19:48:12
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:32:15 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@E: CG243 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":22:1:22:6|Expecting ) or comma delimiter
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:24:58:24|Expecting ;
@E: CG429 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:25:58:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":81:0:81:8|Expecting endmodule
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:32:16 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:32:16 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:32:38 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:24:58:24|Expecting ;
@E: CG429 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:25:58:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":81:0:81:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:32:39 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:32:39 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:39:14 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:24:58:24|Expecting ;
@E: CG429 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:25:58:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":81:0:81:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:39:14 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:39:14 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:47:30 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:24:58:24|Expecting ;
@E: CG429 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:25:58:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":81:0:81:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:47:30 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:47:30 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:49:02 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:24:58:24|Expecting ;
@E: CG429 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":58:25:58:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":81:0:81:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:49:02 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:49:02 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:53:17 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@E: CG906 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":54:18:54:25|Reference to unknown variable v_couter.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:53:17 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:53:17 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:53:38 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":16:11:16:16|Removing wire h_sync, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":17:11:17:16|Removing wire v_sync, as there is no assignment to it.
@E: CL123 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":35:4:35:9|Logic for rst_sys does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:53:39 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:53:39 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:54:47 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":16:11:16:16|Removing wire h_sync, as there is no assignment to it.
@E: CL123 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":35:4:35:9|Logic for rst_sys does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:54:47 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:54:47 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:55:03 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@E: CL123 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":35:4:35:9|Logic for rst_sys does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:55:03 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:55:03 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:55:43 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@E: CL123 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":35:4:35:9|Logic for rst_sys does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:55:43 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:55:43 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:57:45 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@E: CL123 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":35:4:35:9|Logic for rst_sys does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:57:45 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:57:45 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 20:59:51 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@E: CL123 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":35:4:35:9|Logic for rst_sys does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:59:51 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 20:59:51 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:01:26 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Synthesizing module test_pattern in library work.

@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":80:10:80:13|Removing redundant assignment.
@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":80:22:80:25|Removing redundant assignment.
@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":80:34:80:37|Removing redundant assignment.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Removing wire o_VGA_Blu_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Removing wire o_VGA_Blu_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Removing wire o_VGA_Blu_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Removing wire o_VGA_Grn_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Removing wire o_VGA_Grn_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Removing wire o_VGA_Grn_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Removing wire o_VGA_Red_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Removing wire o_VGA_Red_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Removing wire o_VGA_Red_2, as there is no assignment to it.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Pruning register bits 2 to 1 of b_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Pruning register bits 2 to 1 of g_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|*Output o_VGA_Blu_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|*Output o_VGA_Blu_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|*Output o_VGA_Blu_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|*Output o_VGA_Grn_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|*Output o_VGA_Grn_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|*Output o_VGA_Grn_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|*Output o_VGA_Red_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|*Output o_VGA_Red_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|*Output o_VGA_Red_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:01:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:01:27 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:01:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:01:28 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:01:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Removing sequential instance r_px[2:0] (in view: work.test_pattern(verilog)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Removing sequential instance b_px[0] (in view: work.test_pattern(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Removing sequential instance g_px[0] (in view: work.test_pattern(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     155.0 MHz     6.452         inferred     Autoconstr_clkgroup_0     22   
===============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Found inferred clock test_pattern|i_Clk which controls 22 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:01:29 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:01:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.45ns		  59 /        22
   2		0h:00m:00s		    -2.45ns		  59 /        22
   3		0h:00m:00s		    -2.45ns		  59 /        22

   4		0h:00m:00s		    -2.45ns		  59 /        22


   5		0h:00m:00s		    -2.45ns		  59 /        22
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance       
-----------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               22         vga_controller.rst_sys
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock test_pattern|i_Clk with period 8.99ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 21:01:31 2020
#


Top view:               test_pattern
Requested Frequency:    111.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.586

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     111.3 MHz     94.6 MHz      8.989         10.575        -1.586     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  8.989       -1.586  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_pattern|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference              Type       Pin     Net              Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
vga_controller.h_counter[1]     test_pattern|i_Clk     SB_DFF     Q       h_counter[1]     0.540       -1.586
vga_controller.h_counter[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter[5]     0.540       -1.537
vga_controller.h_counter[0]     test_pattern|i_Clk     SB_DFF     Q       h_counter[0]     0.540       -1.523
vga_controller.h_counter[8]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto8      0.540       -1.516
vga_controller.h_counter[6]     test_pattern|i_Clk     SB_DFF     Q       h_counter[6]     0.540       -1.474
vga_controller.h_counter[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter[7]     0.540       -1.453
vga_controller.h_counter[9]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto9      0.540       -1.453
vga_controller.h_counter[4]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto4      0.540       -1.390
vga_controller.h_counter[2]     test_pattern|i_Clk     SB_DFF     Q       h_counter[2]     0.540       0.164 
vga_controller.h_counter[3]     test_pattern|i_Clk     SB_DFF     Q       h_counter[3]     0.540       0.213 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                       Required           
Instance                        Reference              Type       Pin     Net                  Time         Slack 
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[9]     8.883        -1.586
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[3]     8.883        -0.745
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[2]     8.883        -0.605
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[0]     8.883        -0.418
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[8]     8.883        0.325 
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[7]     8.883        0.465 
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[6]     8.883        0.605 
vga_controller.v_counter[5]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[5]     8.883        0.745 
vga_controller.v_counter[4]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[4]     8.883        0.885 
vga_controller.v_counter[1]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[1]     8.883        1.306 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.586

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[1] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[1]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[1]                               Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIFFGN[9]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNIFFGN[9]        SB_LUT4      O        Out     0.449     2.588       -         
m9_4                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      I2       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      O        Out     0.379     4.338       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.963       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.470      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.537

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[5] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[5]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[5]                               Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIFFGN[9]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNIFFGN[9]        SB_LUT4      O        Out     0.400     2.539       -         
m9_4                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      I2       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      O        Out     0.379     4.288       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.193       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.320       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.334       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.460       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.474       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.600       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.614       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.740       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.754       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.880       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.894       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.021       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.035       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.161       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.175       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.301       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.315       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.441       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.827       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.143       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.514       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.914       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.421      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.526 is 3.275(31.1%) logic and 7.251(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.523

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[0] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[0]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI99GN[7]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNI99GN[7]        SB_LUT4      O        Out     0.449     2.588       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      I3       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      O        Out     0.316     4.274       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.179       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.306       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.320       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.446       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.460       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.586       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.600       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.726       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.740       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.866       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.880       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.007       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.021       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.147       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.161       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.287       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.301       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.427       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.813       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.129       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.500       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.899       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.406      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.512 is 3.261(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.516

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[8] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[8]                SB_DFF       Q        Out     0.540     0.540       -         
h_sync2lto8                                Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIFFGN[9]        SB_LUT4      I2       In      -         2.139       -         
vga_controller.h_counter_RNIFFGN[9]        SB_LUT4      O        Out     0.379     2.518       -         
m9_4                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      I2       In      -         3.889       -         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      O        Out     0.379     4.267       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.172       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.299       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.313       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.439       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.453       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.579       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.593       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.719       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.733       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.859       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.873       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.000       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.014       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.140       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.154       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.280       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.294       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.420       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.806       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.122       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.493       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.893       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.400      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.505 is 3.254(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.474

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[6] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[6]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[6]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI99GN[7]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNI99GN[7]        SB_LUT4      O        Out     0.400     2.539       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      I3       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[2]       SB_LUT4      O        Out     0.316     4.225       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.130       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.257       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.271       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.397       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.411       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.537       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.551       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.677       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.691       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.817       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.831       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     5.957       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         5.971       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.098       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.112       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.238       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.252       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.378       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.764       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.080       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.451       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.850       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.357      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.463 is 3.212(30.7%) logic and 7.251(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for test_pattern 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          22 uses
VCC             1 use
SB_LUT4         43 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (1%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 43 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:01:31 2020

###########################################################]


Synthesis exit by 0.
Current Implementation vga_controller_Implmnt its sbt path: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf " "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
sdc_reader OK C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern...
Warning: The terminal o_VGA_Red_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test_pattern

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --outdir C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern
SDC file             - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.8 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk | Frequency: 162.63 MHz | Target: 111.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 72
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 72
used logic cells: 46
Translating sdc file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc --outdir C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design test_pattern
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design test_pattern
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --report-file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:04:46 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v changed - recompiling
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Synthesizing module test_pattern in library work.

@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":80:10:80:13|Removing redundant assignment.
@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":80:22:80:25|Removing redundant assignment.
@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":80:34:80:37|Removing redundant assignment.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Removing wire o_VGA_Blu_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Removing wire o_VGA_Blu_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Removing wire o_VGA_Blu_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Removing wire o_VGA_Grn_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Removing wire o_VGA_Grn_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Removing wire o_VGA_Grn_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Removing wire o_VGA_Red_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Removing wire o_VGA_Red_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Removing wire o_VGA_Red_2, as there is no assignment to it.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Pruning register bits 2 to 1 of b_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Pruning register bits 2 to 1 of g_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|*Output o_VGA_Blu_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|*Output o_VGA_Blu_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|*Output o_VGA_Blu_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|*Output o_VGA_Grn_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|*Output o_VGA_Grn_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|*Output o_VGA_Grn_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|*Output o_VGA_Red_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|*Output o_VGA_Red_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|*Output o_VGA_Red_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:04:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:04:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:04:47 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:04:48 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:04:48 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Removing sequential instance r_px[2:0] (in view: work.test_pattern(verilog)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Removing sequential instance b_px[0] (in view: work.test_pattern(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":53:0:53:5|Removing sequential instance g_px[0] (in view: work.test_pattern(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     155.0 MHz     6.452         inferred     Autoconstr_clkgroup_0     22   
===============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Found inferred clock test_pattern|i_Clk which controls 22 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:04:49 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:04:49 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.45ns		  59 /        22
   2		0h:00m:00s		    -2.45ns		  59 /        22
   3		0h:00m:00s		    -2.45ns		  59 /        22

   4		0h:00m:00s		    -2.45ns		  59 /        22


   5		0h:00m:00s		    -2.45ns		  59 /        22
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance       
-----------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               22         vga_controller.rst_sys
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock test_pattern|i_Clk with period 8.99ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 21:04:50 2020
#


Top view:               test_pattern
Requested Frequency:    111.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.586

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     111.3 MHz     94.6 MHz      8.989         10.575        -1.586     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  8.989       -1.586  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_pattern|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference              Type       Pin     Net              Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]     test_pattern|i_Clk     SB_DFF     Q       h_counter[0]     0.540       -1.586
vga_controller.h_counter[1]     test_pattern|i_Clk     SB_DFF     Q       h_counter[1]     0.540       -1.537
vga_controller.h_counter[2]     test_pattern|i_Clk     SB_DFF     Q       h_counter[2]     0.540       -1.523
vga_controller.h_counter[8]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto8      0.540       -1.516
vga_controller.h_counter[3]     test_pattern|i_Clk     SB_DFF     Q       h_counter[3]     0.540       -1.474
vga_controller.h_counter[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter[5]     0.540       -1.453
vga_controller.h_counter[9]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto9      0.540       -1.453
vga_controller.h_counter[6]     test_pattern|i_Clk     SB_DFF     Q       h_counter[6]     0.540       -1.390
vga_controller.h_counter[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter[7]     0.540       0.164 
vga_controller.h_counter[4]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto4      0.540       0.213 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                       Required           
Instance                        Reference              Type       Pin     Net                  Time         Slack 
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[9]     8.883        -1.586
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[3]     8.883        -0.745
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[2]     8.883        -0.605
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[0]     8.883        -0.418
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[8]     8.883        0.325 
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[7]     8.883        0.465 
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[6]     8.883        0.605 
vga_controller.v_counter[5]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[5]     8.883        0.745 
vga_controller.v_counter[4]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[4]     8.883        0.885 
vga_controller.v_counter[1]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[1]     8.883        1.306 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.586

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[0] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[0]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.449     2.588       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.338       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.963       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.470      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.537

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[1] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[1]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[1]                               Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.400     2.539       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.288       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.193       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.320       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.334       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.460       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.474       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.600       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.614       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.740       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.754       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.880       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.894       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.021       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.035       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.161       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.175       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.301       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.315       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.441       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.827       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.143       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.514       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.914       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.421      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.526 is 3.275(31.1%) logic and 7.251(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.523

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[2]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.449     2.588       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.274       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.179       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.306       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.320       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.446       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.460       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.586       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.600       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.726       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.740       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.866       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.880       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.007       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.021       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.147       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.161       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.287       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.301       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.427       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.813       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.129       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.500       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.899       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.406      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.512 is 3.261(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.516

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[8] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[8]                SB_DFF       Q        Out     0.540     0.540       -         
h_sync2lto8                                Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I2       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.379     2.518       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.889       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.267       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.172       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.299       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.313       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.439       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.453       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.579       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.593       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.719       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.733       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.859       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.873       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.000       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.014       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.140       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.154       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.280       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.294       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.420       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.806       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.122       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.493       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.893       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.400      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.505 is 3.254(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.474

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[3] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[3]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[3]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.400     2.539       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.225       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.130       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.257       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.271       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.397       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.411       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.537       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.551       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.677       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.691       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.817       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.831       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     5.957       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         5.971       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.098       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.112       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.238       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.252       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.378       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.764       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.080       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.451       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.850       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.357      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.463 is 3.212(30.7%) logic and 7.251(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for test_pattern 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          22 uses
VCC             1 use
SB_LUT4         43 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (1%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 43 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:04:50 2020

###########################################################]


Synthesis exit by 0.
Current Implementation vga_controller_Implmnt its sbt path: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf " "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
sdc_reader OK C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern...
Warning: The terminal o_VGA_Red_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test_pattern

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --outdir C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern
SDC file             - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.1 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk | Frequency: 162.63 MHz | Target: 111.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 72
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 72
used logic cells: 46
Translating sdc file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc --outdir C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design test_pattern
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design test_pattern
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --report-file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:07:12 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CG103 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":85:15:85:15|Expecting expression
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":91:0:91:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:07:13 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:07:13 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:08:18 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CG103 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":85:15:85:15|Expecting expression
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":91:0:91:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:08:19 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:08:19 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:10:22 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CG342 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":53:1:53:5|Expecting target variable, found rx_px -- possible misspelling
@E: CS187 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":87:0:87:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:10:22 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:10:22 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:10:42 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Synthesizing module test_pattern in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Removing wire o_VGA_Blu_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Removing wire o_VGA_Blu_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Removing wire o_VGA_Blu_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Removing wire o_VGA_Grn_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Removing wire o_VGA_Grn_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Removing wire o_VGA_Grn_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Removing wire o_VGA_Red_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Removing wire o_VGA_Red_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Removing wire o_VGA_Red_2, as there is no assignment to it.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[2] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[1] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[0] is always 1.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Pruning register bits 2 to 1 of r_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Pruning register bits 2 to 1 of g_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Pruning register bits 2 to 1 of b_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[0] is always 1.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|*Output o_VGA_Blu_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|*Output o_VGA_Blu_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|*Output o_VGA_Blu_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|*Output o_VGA_Grn_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|*Output o_VGA_Grn_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|*Output o_VGA_Grn_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|*Output o_VGA_Red_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|*Output o_VGA_Red_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|*Output o_VGA_Red_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:10:42 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:10:42 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:10:42 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:10:44 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:10:44 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     155.0 MHz     6.452         inferred     Autoconstr_clkgroup_0     22   
===============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Found inferred clock test_pattern|i_Clk which controls 22 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:10:45 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:10:45 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.45ns		  59 /        22
   2		0h:00m:00s		    -2.45ns		  59 /        22
   3		0h:00m:00s		    -2.45ns		  59 /        22

   4		0h:00m:00s		    -2.45ns		  59 /        22


   5		0h:00m:00s		    -2.45ns		  59 /        22
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance       
-----------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               22         vga_controller.rst_sys
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock test_pattern|i_Clk with period 8.99ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 21:10:46 2020
#


Top view:               test_pattern
Requested Frequency:    111.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.586

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     111.3 MHz     94.6 MHz      8.989         10.575        -1.586     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  8.989       -1.586  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_pattern|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference              Type       Pin     Net              Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]     test_pattern|i_Clk     SB_DFF     Q       h_counter[0]     0.540       -1.586
vga_controller.h_counter[1]     test_pattern|i_Clk     SB_DFF     Q       h_counter[1]     0.540       -1.537
vga_controller.h_counter[2]     test_pattern|i_Clk     SB_DFF     Q       h_counter[2]     0.540       -1.523
vga_controller.h_counter[8]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto8      0.540       -1.516
vga_controller.h_counter[3]     test_pattern|i_Clk     SB_DFF     Q       h_counter[3]     0.540       -1.474
vga_controller.h_counter[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter[5]     0.540       -1.453
vga_controller.h_counter[9]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto9      0.540       -1.453
vga_controller.h_counter[6]     test_pattern|i_Clk     SB_DFF     Q       h_counter[6]     0.540       -1.390
vga_controller.h_counter[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter[7]     0.540       0.164 
vga_controller.h_counter[4]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto4      0.540       0.213 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                       Required           
Instance                        Reference              Type       Pin     Net                  Time         Slack 
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[9]     8.883        -1.586
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[3]     8.883        -0.745
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[2]     8.883        -0.605
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[0]     8.883        -0.418
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[8]     8.883        0.325 
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[7]     8.883        0.465 
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[6]     8.883        0.605 
vga_controller.v_counter[5]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[5]     8.883        0.745 
vga_controller.v_counter[4]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[4]     8.883        0.885 
vga_controller.v_counter[1]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[1]     8.883        1.306 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.586

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[0] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[0]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.449     2.588       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.338       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.963       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.470      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.537

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[1] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[1]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[1]                               Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.400     2.539       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.288       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.193       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.320       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.334       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.460       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.474       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.600       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.614       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.740       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.754       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.880       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.894       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.021       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.035       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.161       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.175       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.301       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.315       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.441       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.827       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.143       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.514       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.914       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.421      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.526 is 3.275(31.1%) logic and 7.251(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.523

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[2]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.449     2.588       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.274       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.179       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.306       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.320       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.446       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.460       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.586       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.600       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.726       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.740       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.866       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.880       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.007       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.021       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.147       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.161       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.287       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.301       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.427       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.813       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.129       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.500       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.899       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.406      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.512 is 3.261(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.516

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[8] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[8]                SB_DFF       Q        Out     0.540     0.540       -         
h_sync2lto8                                Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I2       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.379     2.518       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.889       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.267       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.172       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.299       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.313       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.439       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.453       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.579       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.593       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.719       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.733       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.859       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.873       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.000       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.014       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.140       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.154       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.280       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.294       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.420       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.806       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.122       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.493       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.893       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.400      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.505 is 3.254(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.474

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[3] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[3]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[3]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.400     2.539       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.225       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.130       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.257       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.271       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.397       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.411       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.537       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.551       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.677       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.691       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.817       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.831       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     5.957       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         5.971       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.098       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.112       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.238       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.252       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.378       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.764       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.080       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.451       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.850       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.357      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.463 is 3.212(30.7%) logic and 7.251(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for test_pattern 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          22 uses
VCC             1 use
SB_LUT4         43 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (1%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 43 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:10:46 2020

###########################################################]


Synthesis exit by 0.
Current Implementation vga_controller_Implmnt its sbt path: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf " "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
sdc_reader OK C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern...
Warning: The terminal o_VGA_Red_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test_pattern

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --outdir C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern
SDC file             - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.4 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk | Frequency: 162.63 MHz | Target: 111.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 46
Translating sdc file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc --outdir C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design test_pattern
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 66 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design test_pattern
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --report-file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:15:27 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v changed - recompiling
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Synthesizing module test_pattern in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Removing wire o_VGA_Blu_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Removing wire o_VGA_Blu_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Removing wire o_VGA_Blu_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Removing wire o_VGA_Grn_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Removing wire o_VGA_Grn_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Removing wire o_VGA_Grn_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Removing wire o_VGA_Red_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Removing wire o_VGA_Red_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Removing wire o_VGA_Red_2, as there is no assignment to it.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[2] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[1] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[0] is always 1.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Pruning register bits 2 to 1 of r_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Pruning register bits 2 to 1 of g_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Pruning register bits 2 to 1 of b_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit b_px[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit g_px[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":52:0:52:5|Register bit r_px[0] is always 1.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|*Output o_VGA_Blu_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|*Output o_VGA_Blu_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|*Output o_VGA_Blu_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|*Output o_VGA_Grn_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|*Output o_VGA_Grn_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|*Output o_VGA_Grn_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|*Output o_VGA_Red_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|*Output o_VGA_Red_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|*Output o_VGA_Red_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:15:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:15:27 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:15:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:15:28 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:15:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     155.0 MHz     6.452         inferred     Autoconstr_clkgroup_0     22   
===============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Found inferred clock test_pattern|i_Clk which controls 22 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:15:29 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:15:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.45ns		  59 /        22
   2		0h:00m:00s		    -2.45ns		  59 /        22
   3		0h:00m:00s		    -2.45ns		  59 /        22

   4		0h:00m:00s		    -2.45ns		  59 /        22


   5		0h:00m:00s		    -2.45ns		  59 /        22
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance       
-----------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               22         vga_controller.rst_sys
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock test_pattern|i_Clk with period 8.99ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 21:15:30 2020
#


Top view:               test_pattern
Requested Frequency:    111.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.586

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     111.3 MHz     94.6 MHz      8.989         10.575        -1.586     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  8.989       -1.586  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_pattern|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference              Type       Pin     Net              Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]     test_pattern|i_Clk     SB_DFF     Q       h_counter[0]     0.540       -1.586
vga_controller.h_counter[1]     test_pattern|i_Clk     SB_DFF     Q       h_counter[1]     0.540       -1.537
vga_controller.h_counter[2]     test_pattern|i_Clk     SB_DFF     Q       h_counter[2]     0.540       -1.523
vga_controller.h_counter[8]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto8      0.540       -1.516
vga_controller.h_counter[3]     test_pattern|i_Clk     SB_DFF     Q       h_counter[3]     0.540       -1.474
vga_controller.h_counter[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter[5]     0.540       -1.453
vga_controller.h_counter[9]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto9      0.540       -1.453
vga_controller.h_counter[6]     test_pattern|i_Clk     SB_DFF     Q       h_counter[6]     0.540       -1.390
vga_controller.h_counter[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter[7]     0.540       0.164 
vga_controller.h_counter[4]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto4      0.540       0.213 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                       Required           
Instance                        Reference              Type       Pin     Net                  Time         Slack 
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[9]     8.883        -1.586
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[3]     8.883        -0.745
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[2]     8.883        -0.605
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[0]     8.883        -0.418
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[8]     8.883        0.325 
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[7]     8.883        0.465 
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[6]     8.883        0.605 
vga_controller.v_counter[5]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[5]     8.883        0.745 
vga_controller.v_counter[4]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[4]     8.883        0.885 
vga_controller.v_counter[1]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[1]     8.883        1.306 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.586

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[0] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[0]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.449     2.588       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.338       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.963       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.470      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.537

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[1] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[1]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[1]                               Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.400     2.539       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.288       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.193       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.320       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.334       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.460       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.474       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.600       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.614       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.740       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.754       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.880       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.894       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.021       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.035       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.161       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.175       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.301       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.315       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.441       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.827       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.143       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.514       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.914       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.421      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.526 is 3.275(31.1%) logic and 7.251(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.523

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[2]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.449     2.588       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.274       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.179       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.306       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.320       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.446       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.460       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.586       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.600       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.726       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.740       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.866       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.880       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.007       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.021       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.147       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.161       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.287       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.301       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.427       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.813       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.129       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.500       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.899       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.406      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.512 is 3.261(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.516

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[8] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[8]                SB_DFF       Q        Out     0.540     0.540       -         
h_sync2lto8                                Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I2       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.379     2.518       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.889       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.267       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.172       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.299       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.313       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.439       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.453       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.579       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.593       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.719       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.733       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.859       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.873       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.000       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.014       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.140       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.154       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.280       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.294       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.420       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.806       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.122       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.493       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.893       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.400      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.505 is 3.254(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.474

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[3] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[3]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[3]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.400     2.539       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.225       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.130       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.257       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.271       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.397       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.411       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.537       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.551       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.677       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.691       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.817       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.831       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     5.957       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         5.971       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.098       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.112       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.238       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.252       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.378       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.764       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.080       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.451       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.850       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.357      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.463 is 3.212(30.7%) logic and 7.251(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for test_pattern 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          22 uses
VCC             1 use
SB_LUT4         43 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (1%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 43 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:15:30 2020

###########################################################]


Synthesis exit by 0.
Current Implementation vga_controller_Implmnt its sbt path: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf " "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
sdc_reader OK C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern...
Warning: The terminal o_VGA_Red_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test_pattern

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --outdir C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern
SDC file             - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.1 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk | Frequency: 162.63 MHz | Target: 111.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 46
Translating sdc file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc --outdir C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design test_pattern
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 66 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design test_pattern
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --report-file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:24:54 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
@E: CS179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":32:7:32:10|Assignment target r_px must be a net type
@E: CS179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":33:7:33:10|Assignment target g_px must be a net type
@E: CS179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":34:7:34:10|Assignment target b_px must be a net type
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:24:54 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:24:54 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:25:37 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Synthesizing module test_pattern in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Removing wire o_VGA_Blu_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Removing wire o_VGA_Blu_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Removing wire o_VGA_Blu_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Removing wire o_VGA_Grn_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Removing wire o_VGA_Grn_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Removing wire o_VGA_Grn_2, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Removing wire o_VGA_Red_0, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Removing wire o_VGA_Red_1, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Removing wire o_VGA_Red_2, as there is no assignment to it.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit b_px_r[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit b_px_r[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit b_px_r[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit g_px_r[2] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit g_px_r[1] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit g_px_r[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit r_px_r[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit r_px_r[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit r_px_r[0] is always 1.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Pruning register bits 2 to 1 of r_px_r[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Pruning register bits 2 to 1 of g_px_r[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Pruning register bits 2 to 1 of b_px_r[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit b_px_r[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit g_px_r[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":56:0:56:5|Register bit r_px_r[0] is always 1.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":5:8:5:18|*Output o_VGA_Blu_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":6:8:6:18|*Output o_VGA_Blu_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":7:8:7:18|*Output o_VGA_Blu_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":8:8:8:18|*Output o_VGA_Grn_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":9:8:9:18|*Output o_VGA_Grn_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":10:8:10:18|*Output o_VGA_Grn_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":11:8:11:18|*Output o_VGA_Red_0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":12:8:12:18|*Output o_VGA_Red_1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":13:8:13:18|*Output o_VGA_Red_2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:25:37 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:25:37 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:25:37 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:25:38 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:25:38 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     155.0 MHz     6.452         inferred     Autoconstr_clkgroup_0     22   
===============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Found inferred clock test_pattern|i_Clk which controls 22 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:25:39 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:25:39 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":13:8:13:18|Tristate driver o_VGA_Red_2 (in view: work.test_pattern(verilog)) on net o_VGA_Red_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":12:8:12:18|Tristate driver o_VGA_Red_1 (in view: work.test_pattern(verilog)) on net o_VGA_Red_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":11:8:11:18|Tristate driver o_VGA_Red_0 (in view: work.test_pattern(verilog)) on net o_VGA_Red_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":10:8:10:18|Tristate driver o_VGA_Grn_2 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":9:8:9:18|Tristate driver o_VGA_Grn_1 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":8:8:8:18|Tristate driver o_VGA_Grn_0 (in view: work.test_pattern(verilog)) on net o_VGA_Grn_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":7:8:7:18|Tristate driver o_VGA_Blu_2 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_2 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":6:8:6:18|Tristate driver o_VGA_Blu_1 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_1 (in view: work.test_pattern(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":5:8:5:18|Tristate driver o_VGA_Blu_0 (in view: work.test_pattern(verilog)) on net o_VGA_Blu_0 (in view: work.test_pattern(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.45ns		  59 /        22
   2		0h:00m:00s		    -2.45ns		  59 /        22
   3		0h:00m:00s		    -2.45ns		  59 /        22

   4		0h:00m:00s		    -2.45ns		  59 /        22


   5		0h:00m:00s		    -2.45ns		  59 /        22
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance       
-----------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               22         vga_controller.rst_sys
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock test_pattern|i_Clk with period 8.99ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 21:25:40 2020
#


Top view:               test_pattern
Requested Frequency:    111.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.586

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     111.3 MHz     94.6 MHz      8.989         10.575        -1.586     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  8.989       -1.586  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_pattern|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference              Type       Pin     Net              Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]     test_pattern|i_Clk     SB_DFF     Q       h_counter[0]     0.540       -1.586
vga_controller.h_counter[1]     test_pattern|i_Clk     SB_DFF     Q       h_counter[1]     0.540       -1.537
vga_controller.h_counter[2]     test_pattern|i_Clk     SB_DFF     Q       h_counter[2]     0.540       -1.523
vga_controller.h_counter[8]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto8      0.540       -1.516
vga_controller.h_counter[3]     test_pattern|i_Clk     SB_DFF     Q       h_counter[3]     0.540       -1.474
vga_controller.h_counter[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter[5]     0.540       -1.453
vga_controller.h_counter[9]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto9      0.540       -1.453
vga_controller.h_counter[6]     test_pattern|i_Clk     SB_DFF     Q       h_counter[6]     0.540       -1.390
vga_controller.h_counter[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter[7]     0.540       0.164 
vga_controller.h_counter[4]     test_pattern|i_Clk     SB_DFF     Q       h_sync2lto4      0.540       0.213 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                       Required           
Instance                        Reference              Type       Pin     Net                  Time         Slack 
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[9]     8.883        -1.586
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[3]     8.883        -0.745
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[2]     8.883        -0.605
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[0]     8.883        -0.418
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[8]     8.883        0.325 
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[7]     8.883        0.465 
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[6]     8.883        0.605 
vga_controller.v_counter[5]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[5]     8.883        0.745 
vga_controller.v_counter[4]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[4]     8.883        0.885 
vga_controller.v_counter[1]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[1]     8.883        1.306 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.586

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[0] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[0]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.449     2.588       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.338       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.963       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.470      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.537

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[1] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[1]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[1]                               Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.400     2.539       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.288       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.193       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.320       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.334       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.460       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.474       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.600       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.614       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.740       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.754       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.880       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.894       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.021       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.035       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.161       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.175       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.301       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.315       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.441       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.827       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.143       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.514       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.914       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.421      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.526 is 3.275(31.1%) logic and 7.251(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.523

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[2]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.449     2.588       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.959       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.274       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.179       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.306       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.320       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.446       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.460       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.586       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.600       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.726       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.740       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.866       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.880       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.007       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.021       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.147       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.161       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.287       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.301       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.427       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.813       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.129       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.500       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.899       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.406      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.512 is 3.261(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.516

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[8] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[8]                SB_DFF       Q        Out     0.540     0.540       -         
h_sync2lto8                                Net          -        -       1.599     -           4         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      I2       In      -         2.139       -         
vga_controller.h_counter_RNIAAGN[9]        SB_LUT4      O        Out     0.379     2.518       -         
m9_5                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I2       In      -         3.889       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.379     4.267       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.172       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.299       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.313       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.439       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.453       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.579       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.593       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.719       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.733       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.859       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.873       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.000       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.014       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.140       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.154       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.280       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.294       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.420       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.806       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.122       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.493       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.893       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.400      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.505 is 3.254(31.0%) logic and 7.251(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.989
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.883

    - Propagation time:                      10.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.474

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[3] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[3]                SB_DFF       Q        Out     0.540     0.540       -         
h_counter[3]                               Net          -        -       1.599     -           5         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_RNI88GN[6]        SB_LUT4      O        Out     0.400     2.539       -         
m9_6                                       Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      I3       In      -         3.910       -         
vga_controller.h_counter_RNIPPOQ1[7]       SB_LUT4      O        Out     0.316     4.225       -         
h_counter11                                Net          -        -       0.905     -           9         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.130       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.257       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.271       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.397       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.411       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.537       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.551       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.677       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.691       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.817       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.831       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     5.957       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         5.971       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.098       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.112       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.238       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.252       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.378       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.764       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.080       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.451       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.850       -         
v_counter_RNO[9]                           Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.357      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.463 is 3.212(30.7%) logic and 7.251(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for test_pattern 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          22 uses
VCC             1 use
SB_LUT4         43 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (1%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 43 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:25:40 2020

###########################################################]


Synthesis exit by 0.
Current Implementation vga_controller_Implmnt its sbt path: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf " "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
sdc_reader OK C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern...
Warning: The terminal o_VGA_Red_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Blu_0_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Red_1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_VGA_Grn_2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test_pattern

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --outdir C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern
SDC file             - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.8 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk | Frequency: 162.63 MHz | Target: 111.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 46
Translating sdc file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc --outdir C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design test_pattern
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 66 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design test_pattern
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --report-file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:45:26 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v changed - recompiling
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Synthesizing module test_pattern in library work.

@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit b_px[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit b_px[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit b_px[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit g_px[2] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit g_px[1] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit g_px[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit r_px[2] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit r_px[1] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit r_px[0] is always 1.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Pruning register bits 2 to 1 of r_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Pruning register bits 2 to 1 of g_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Pruning register bits 2 to 1 of b_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit b_px[0] is always 1.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit g_px[0] is always 0.
@N: CL189 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Register bit r_px[0] is always 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:45:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:45:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:45:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:45:28 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:45:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     154.1 MHz     6.488         inferred     Autoconstr_clkgroup_0     22   
===============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Found inferred clock test_pattern|i_Clk which controls 22 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:45:28 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:45:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.83ns		  67 /        22
   2		0h:00m:00s		    -2.83ns		  67 /        22

   3		0h:00m:00s		    -1.43ns		  70 /        22


   4		0h:00m:00s		    -1.43ns		  70 /        22
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance       
-----------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               22         vga_controller.rst_sys
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock test_pattern|i_Clk with period 8.07ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 21:45:30 2020
#


Top view:               test_pattern
Requested Frequency:    123.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.425

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     123.9 MHz     105.3 MHz     8.073         9.498         -1.425     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  8.073       -1.425  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_pattern|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference              Type       Pin     Net              Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]     test_pattern|i_Clk     SB_DFF     Q       h_counter[2]     0.540       -1.425
vga_controller.h_counter[3]     test_pattern|i_Clk     SB_DFF     Q       h_counter[3]     0.540       -1.376
vga_controller.h_counter[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter[7]     0.540       -1.242
vga_controller.v_counter[5]     test_pattern|i_Clk     SB_DFF     Q       v_counter[5]     0.540       -1.193
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF     Q       v_counter[6]     0.540       -1.172
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF     Q       v_counter[7]     0.540       -1.109
vga_controller.h_counter[1]     test_pattern|i_Clk     SB_DFF     Q       h_counter[1]     0.540       -0.885
vga_controller.h_counter[0]     test_pattern|i_Clk     SB_DFF     Q       h_counter[0]     0.540       -0.836
vga_controller.h_counter[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter[5]     0.540       -0.787
vga_controller.h_counter[6]     test_pattern|i_Clk     SB_DFF     Q       h_counter[6]     0.540       -0.766
=============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                       Required           
Instance                        Reference              Type       Pin     Net                  Time         Slack 
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF     D       N_6_i                7.968        -1.425
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF     D       N_8_i                7.968        -1.425
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF     D       N_10_i               7.968        -1.425
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF     D       N_12_i               7.968        -1.425
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[8]     7.968        -0.661
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[7]     7.968        -0.520
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[6]     7.968        -0.380
vga_controller.v_counter[5]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[5]     7.968        -0.240
vga_controller.v_counter[4]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[4]     7.968        -0.100
vga_controller.v_counter[1]     test_pattern|i_Clk     SB_DFF     D       v_counter_RNO[1]     7.968        0.321 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.073
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.425

    Number of logic level(s):                4
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[0] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]              SB_DFF      Q        Out     0.540     0.540       -         
h_counter[2]                             Net         -        -       1.599     -           6         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     I0       In      -         2.139       -         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     O        Out     0.449     2.588       -         
g0_1                                     Net         -        -       1.371     -           1         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     I0       In      -         3.959       -         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     O        Out     0.449     4.408       -         
N_54                                     Net         -        -       1.371     -           2         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     I0       In      -         5.779       -         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     O        Out     0.449     6.227       -         
N_88                                     Net         -        -       1.371     -           4         
vga_controller.v_counter_RNO[0]          SB_LUT4     I3       In      -         7.598       -         
vga_controller.v_counter_RNO[0]          SB_LUT4     O        Out     0.287     7.886       -         
N_6_i                                    Net         -        -       1.507     -           1         
vga_controller.v_counter[0]              SB_DFF      D        In      -         9.393       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.498 is 2.279(24.0%) logic and 7.219(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.073
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.425

    Number of logic level(s):                4
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[3] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]              SB_DFF      Q        Out     0.540     0.540       -         
h_counter[2]                             Net         -        -       1.599     -           6         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     I0       In      -         2.139       -         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     O        Out     0.449     2.588       -         
g0_1                                     Net         -        -       1.371     -           1         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     I0       In      -         3.959       -         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     O        Out     0.449     4.408       -         
N_54                                     Net         -        -       1.371     -           2         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     I0       In      -         5.779       -         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     O        Out     0.449     6.227       -         
N_88                                     Net         -        -       1.371     -           4         
vga_controller.v_counter_RNO[3]          SB_LUT4     I3       In      -         7.598       -         
vga_controller.v_counter_RNO[3]          SB_LUT4     O        Out     0.287     7.886       -         
N_10_i                                   Net         -        -       1.507     -           1         
vga_controller.v_counter[3]              SB_DFF      D        In      -         9.393       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.498 is 2.279(24.0%) logic and 7.219(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.073
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.425

    Number of logic level(s):                4
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[2] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]              SB_DFF      Q        Out     0.540     0.540       -         
h_counter[2]                             Net         -        -       1.599     -           6         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     I0       In      -         2.139       -         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     O        Out     0.449     2.588       -         
g0_1                                     Net         -        -       1.371     -           1         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     I0       In      -         3.959       -         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     O        Out     0.449     4.408       -         
N_54                                     Net         -        -       1.371     -           2         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     I0       In      -         5.779       -         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     O        Out     0.449     6.227       -         
N_88                                     Net         -        -       1.371     -           4         
vga_controller.v_counter_RNO[2]          SB_LUT4     I3       In      -         7.598       -         
vga_controller.v_counter_RNO[2]          SB_LUT4     O        Out     0.287     7.886       -         
N_8_i                                    Net         -        -       1.507     -           1         
vga_controller.v_counter[2]              SB_DFF      D        In      -         9.393       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.498 is 2.279(24.0%) logic and 7.219(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.073
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.425

    Number of logic level(s):                4
    Starting point:                          vga_controller.h_counter[2] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
vga_controller.h_counter[2]              SB_DFF      Q        Out     0.540     0.540       -         
h_counter[2]                             Net         -        -       1.599     -           6         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     I0       In      -         2.139       -         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     O        Out     0.449     2.588       -         
g0_1                                     Net         -        -       1.371     -           1         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     I0       In      -         3.959       -         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     O        Out     0.449     4.408       -         
N_54                                     Net         -        -       1.371     -           2         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     I0       In      -         5.779       -         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     O        Out     0.449     6.227       -         
N_88                                     Net         -        -       1.371     -           4         
vga_controller.v_counter_RNO[9]          SB_LUT4     I3       In      -         7.598       -         
vga_controller.v_counter_RNO[9]          SB_LUT4     O        Out     0.287     7.886       -         
N_12_i                                   Net         -        -       1.507     -           1         
vga_controller.v_counter[9]              SB_DFF      D        In      -         9.393       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.498 is 2.279(24.0%) logic and 7.219(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.073
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.376

    Number of logic level(s):                4
    Starting point:                          vga_controller.h_counter[3] / Q
    Ending point:                            vga_controller.v_counter[0] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
vga_controller.h_counter[3]              SB_DFF      Q        Out     0.540     0.540       -         
h_counter[3]                             Net         -        -       1.599     -           6         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     I1       In      -         2.139       -         
vga_controller.h_counter_RNI11OB[2]      SB_LUT4     O        Out     0.400     2.539       -         
g0_1                                     Net         -        -       1.371     -           1         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     I0       In      -         3.910       -         
vga_controller.h_counter_RNI00CT[1]      SB_LUT4     O        Out     0.449     4.359       -         
N_54                                     Net         -        -       1.371     -           2         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     I0       In      -         5.729       -         
vga_controller.v_counter_RNIURL33[0]     SB_LUT4     O        Out     0.449     6.178       -         
N_88                                     Net         -        -       1.371     -           4         
vga_controller.v_counter_RNO[0]          SB_LUT4     I3       In      -         7.549       -         
vga_controller.v_counter_RNO[0]          SB_LUT4     O        Out     0.287     7.837       -         
N_6_i                                    Net         -        -       1.507     -           1         
vga_controller.v_counter[0]              SB_DFF      D        In      -         9.344       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.449 is 2.230(23.6%) logic and 7.219(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for test_pattern 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          22 uses
VCC             1 use
SB_LUT4         51 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (1%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:45:30 2020

###########################################################]


Synthesis exit by 0.
Current Implementation vga_controller_Implmnt its sbt path: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf " "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
sdc_reader OK C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern...

write Timing Constraint to C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test_pattern

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --outdir C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern
SDC file             - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	51
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	56
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	5
    LogicCells                  :	57/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.0 (sec)

Final Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	57/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk | Frequency: 162.27 MHz | Target: 123.92 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 97
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 97
used logic cells: 57
Translating sdc file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc --outdir C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design test_pattern
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    24 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design test_pattern
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --report-file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vga_controller_syn.prj" -log "vga_controller_Implmnt/vga_controller.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vga_controller_Implmnt/vga_controller.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:47:13 2020

#Implementation: vga_controller_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v changed - recompiling
Selecting top level module test_pattern
@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v":1:7:1:20|Synthesizing module vga_controller in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Synthesizing module test_pattern in library work.

@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":78:10:78:13|Removing redundant assignment.
@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":78:22:78:25|Removing redundant assignment.
@N: CG179 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":78:34:78:37|Removing redundant assignment.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Pruning register bits 2 to 1 of b_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Pruning register bits 2 to 1 of g_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v":1:7:1:18|Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:15 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:47:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     131.6 MHz     7.600         inferred     Autoconstr_clkgroup_0     27   
===============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Found inferred clock test_pattern|i_Clk which controls 27 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:47:15 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:47:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Removing instance r_px[2] because it is equivalent to instance r_px[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":51:0:51:5|Removing instance r_px[1] because it is equivalent to instance r_px[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  84 /        25
   2		0h:00m:00s		    -2.54ns		  83 /        25
   3		0h:00m:00s		    -1.95ns		  83 /        25
   4		0h:00m:00s		    -1.95ns		  83 /        25
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[4] (in view: work.test_pattern(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[5] (in view: work.test_pattern(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[7] (in view: work.test_pattern(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[8] (in view: work.test_pattern(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:00s		    -1.95ns		  87 /        29


   6		0h:00m:00s		    -1.95ns		  87 /        29
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               29         r_px[0]        
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock test_pattern|i_Clk with period 9.05ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 05 21:47:16 2020
#


Top view:               test_pattern
Requested Frequency:    110.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.597

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     110.5 MHz     93.9 MHz      9.048         10.645        -1.597     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  9.048       -1.597  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_pattern|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                        Arrival           
Instance                             Reference              Type       Pin     Net                   Time        Slack 
                                     Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[5]     0.540       -1.597
vga_controller.h_counter_fast[4]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[4]     0.540       -1.548
vga_controller.h_counter_fast[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[7]     0.540       -1.548
vga_controller.h_counter[0]          test_pattern|i_Clk     SB_DFF     Q       x_pos[0]              0.540       -1.527
vga_controller.h_counter[9]          test_pattern|i_Clk     SB_DFF     Q       x_pos[9]              0.540       -1.527
vga_controller.h_counter_fast[8]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[8]     0.540       -1.498
vga_controller.h_counter[1]          test_pattern|i_Clk     SB_DFF     Q       x_pos[1]              0.540       -1.478
vga_controller.h_counter[2]          test_pattern|i_Clk     SB_DFF     Q       x_pos[2]              0.540       -1.456
vga_controller.h_counter[3]          test_pattern|i_Clk     SB_DFF     Q       x_pos[3]              0.540       -1.393
vga_controller.h_counter[5]          test_pattern|i_Clk     SB_DFF     Q       x_pos[5]              0.540       -0.401
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                         Required           
Instance                        Reference              Type         Pin     Net                  Time         Slack 
                                Clock                                                                               
--------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF       D       N_24_i               8.943        -1.597
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF       D       N_22_i               8.943        -0.755
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF       D       N_20_i               8.943        -0.615
b_px[0]                         test_pattern|i_Clk     SB_DFF       D       b_px_0               8.943        -0.541
g_px[0]                         test_pattern|i_Clk     SB_DFF       D       g_px_0               8.943        -0.541
r_px[0]                         test_pattern|i_Clk     SB_DFFSR     D       r_px_set[0]          8.943        -0.541
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF       D       N_18_i               8.943        -0.429
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF       D       v_counter_RNO[8]     8.943        0.314 
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF       D       v_counter_RNO[7]     8.943        0.454 
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF       D       v_counter_RNO[6]     8.943        0.595 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.597

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter_fast[5] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[5]             SB_DFF       Q        Out     0.540     0.540       -         
h_counter_fast[5]                            Net          -        -       1.599     -           3         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      O        Out     0.449     2.588       -         
h_counter11_0_a2_0                           Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I0       In      -         3.959       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.449     4.408       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.313       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.439       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.453       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.579       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.593       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.719       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.733       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.859       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.873       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     6.000       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         6.014       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.140       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.154       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.280       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.294       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.420       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.434       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.560       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.946       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.262       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.633       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     9.033       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.540      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.645 is 3.394(31.9%) logic and 7.251(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.548

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter_fast[4] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[4]             SB_DFF       Q        Out     0.540     0.540       -         
h_counter_fast[4]                            Net          -        -       1.599     -           3         
vga_controller.h_counter_fast_RNI2PID[8]     SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_fast_RNI2PID[8]     SB_LUT4      O        Out     0.449     2.588       -         
h_counter11_0_a2_1_0                         Net          -        -       1.371     -           2         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I1       In      -         3.959       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.400     4.359       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.263       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.390       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.404       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.530       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.544       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.670       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.684       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.810       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.824       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     5.950       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         5.965       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.091       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.105       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.231       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.245       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.371       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.385       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.511       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.897       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.213       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.584       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     8.984       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.491      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.596 is 3.345(31.6%) logic and 7.251(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.548

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter_fast[7] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[7]             SB_DFF       Q        Out     0.540     0.540       -         
h_counter_fast[7]                            Net          -        -       1.599     -           2         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      O        Out     0.400     2.539       -         
h_counter11_0_a2_0                           Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I0       In      -         3.910       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.449     4.359       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.263       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.390       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.404       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.530       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.544       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.670       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.684       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.810       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.824       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     5.950       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         5.965       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.091       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.105       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.231       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.245       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.371       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.385       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.511       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.897       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.213       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.584       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     8.984       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.491      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.596 is 3.345(31.6%) logic and 7.251(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.527

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[0] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]                SB_DFF       Q        Out     0.540     0.540       -         
x_pos[0]                                   Net          -        -       1.599     -           6         
vga_controller.h_counter_RNIUTFN_0[1]      SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNIUTFN_0[1]      SB_LUT4      O        Out     0.449     2.588       -         
un5_activelt8_0_4                          Net          -        -       1.371     -           2         
vga_controller.h_counter_RNIDRDU1[6]       SB_LUT4      I2       In      -         3.959       -         
vga_controller.h_counter_RNIDRDU1[6]       SB_LUT4      O        Out     0.379     4.338       -         
h_counter11                                Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.963       -         
N_24_i                                     Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.470      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.527

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[9] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter[9]                  SB_DFF       Q        Out     0.540     0.540       -         
x_pos[9]                                     Net          -        -       1.599     -           7         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      I2       In      -         2.139       -         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      O        Out     0.379     2.518       -         
h_counter11_0_a2_0                           Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I0       In      -         3.889       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.449     4.338       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     8.963       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.470      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for test_pattern 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          28 uses
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         77 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (2%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 77 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 77 = 77 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:47:16 2020

###########################################################]


Synthesis exit by 0.
Current Implementation vga_controller_Implmnt its sbt path: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf " "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
sdc_reader OK C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/vga_controller.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern...

write Timing Constraint to C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test_pattern

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --outdir C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern
SDC file             - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	77
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	78
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	9
    Combinational LogicCells
        Only LUT         	:	42
        CARRY Only       	:	1
        LUT with CARRY   	:	7
    LogicCells                  :	79/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.9 (sec)

Final Design Statistics
    Number of LUTs      	:	78
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	79/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test_pattern|i_Clk | Frequency: 159.18 MHz | Target: 110.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 79
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 79
Translating sdc file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\placer\test_pattern_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\netlist\oadb-test_pattern C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc --outdir C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design test_pattern
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 103 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design test_pattern
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\packer\test_pattern_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.v
Writing C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt/sbt/outputs/simulation_netlist\test_pattern_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\netlister\test_pattern_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\simulation_netlist\test_pattern_sbt.sdf --report-file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\sbt\outputs\timer\test_pattern_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\netlist\oadb-test_pattern" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/vga_controller/vga_controller_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
21:50:19
