set verilog_files {\
	aes_128.v\
	round.v\
	table.v\
	TSC.v\
)

set clk clk

set top_des_name aes_128

set dont_touch_module_name TSC
