
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 344.191 ; gain = 101.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:46]
INFO: [Synth 8-3491] module 'hourlybi' declared at 'D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/hourlybi.vhd:8' bound to instance 'u51' of component 'hourlybi' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:245]
INFO: [Synth 8-638] synthesizing module 'hourlybi' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/hourlybi.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'hourlybi' (1#1) [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/hourlybi.vhd:14]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u55' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:246]
INFO: [Synth 8-638] synthesizing module 'divider' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'divider' (2#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:41]
INFO: [Synth 8-3491] module 'alarmbi' declared at 'D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/alarmbi.vhd:6' bound to instance 'u52' of component 'alarmbi' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:247]
INFO: [Synth 8-638] synthesizing module 'alarmbi' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/alarmbi.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alarmbi' (3#1) [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/alarmbi.vhd:15]
INFO: [Synth 8-3491] module 'blzzer' declared at 'D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:6' bound to instance 'u50' of component 'blzzer' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:251]
INFO: [Synth 8-638] synthesizing module 'blzzer' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:15]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u1' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:27]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u2' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'blzzer' (4#1) [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:15]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u8' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:252]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u20' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:253]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u22' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:254]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u2' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:255]
INFO: [Synth 8-3491] module 'seccounter' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/seccounter.vhd:34' bound to instance 'u9' of component 'seccounter' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-638] synthesizing module 'seccounter' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/seccounter.vhd:47]
WARNING: [Synth 8-614] signal 'inputsec1' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/seccounter.vhd:51]
WARNING: [Synth 8-614] signal 'inputsec0' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/seccounter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'seccounter' (5#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/seccounter.vhd:47]
INFO: [Synth 8-3491] module 'mincounter' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/mincounter.vhd:35' bound to instance 'u10' of component 'mincounter' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:257]
INFO: [Synth 8-638] synthesizing module 'mincounter' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/mincounter.vhd:48]
WARNING: [Synth 8-614] signal 'inputmin0' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/mincounter.vhd:52]
WARNING: [Synth 8-614] signal 'inputmin1' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/mincounter.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'mincounter' (6#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/mincounter.vhd:48]
INFO: [Synth 8-3491] module 'hourcounter' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/hourcounter.vhd:35' bound to instance 'u12' of component 'hourcounter' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:258]
INFO: [Synth 8-638] synthesizing module 'hourcounter' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/hourcounter.vhd:47]
WARNING: [Synth 8-614] signal 'inputhour0' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/hourcounter.vhd:51]
WARNING: [Synth 8-614] signal 'inputhour1' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/hourcounter.vhd:51]
WARNING: [Synth 8-3848] Net cout in module/entity hourcounter does not have driver. [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/hourcounter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'hourcounter' (7#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/hourcounter.vhd:47]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u17' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:259]
INFO: [Synth 8-638] synthesizing module 'bit_trans_mos' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'bit_trans_mos' (8#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:42]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u18' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:260]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u19' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:261]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u110' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:262]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u111' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:263]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u112' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:264]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u113' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:265]
INFO: [Synth 8-3491] module 'bit_trans_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/bit_trans_mos.vhd:36' bound to instance 'u114' of component 'bit_trans_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:266]
INFO: [Synth 8-3491] module 'show_mos' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:36' bound to instance 'u115' of component 'show_mos' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:268]
INFO: [Synth 8-638] synthesizing module 'show_mos' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:47]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q0' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q1' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q2' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q3' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q4' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q5' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q6' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'q7' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'whichbling' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tempwhich' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq0' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq1' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq2' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq3' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq4' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq5' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq6' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
WARNING: [Synth 8-614] signal 'tq7' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'show_mos' (9#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:47]
INFO: [Synth 8-3491] module 'divider' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:34' bound to instance 'u101' of component 'divider' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:272]
INFO: [Synth 8-3491] module 'choosebit' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosebit.vhd:34' bound to instance 'u7' of component 'choosebit' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:273]
INFO: [Synth 8-638] synthesizing module 'choosebit' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosebit.vhd:45]
WARNING: [Synth 8-614] signal 'init' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosebit.vhd:49]
WARNING: [Synth 8-614] signal 'inputchoose' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosebit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'choosebit' (10#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosebit.vhd:45]
INFO: [Synth 8-3491] module 'martixInput' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/martixinput.vhd:27' bound to instance 'u5' of component 'martixInput' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:275]
INFO: [Synth 8-638] synthesizing module 'martixInput' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/martixinput.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'martixInput' (11#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/martixinput.vhd:37]
INFO: [Synth 8-3491] module 'choosemodel' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosemodel.vhd:34' bound to instance 'u66' of component 'choosemodel' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:276]
INFO: [Synth 8-638] synthesizing module 'choosemodel' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosemodel.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'choosemodel' (12#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/choosemodel.vhd:43]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:136]
INFO: [Synth 8-3491] module 'inputbit' declared at 'D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:34' bound to instance 'u13' of component 'inputbit' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'inputbit' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:43]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'inputbit' (13#1) [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:43]
WARNING: [Synth 8-614] signal 'tq1' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'tq2' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'tq3' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'tq4' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'tq5' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'tq6' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'nq1' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'nq2' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'nq3' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'nq4' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'nq5' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'nq6' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:280]
WARNING: [Synth 8-614] signal 'tempchoose' is read in the process but is not in the sensitivity list [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'main' (14#1) [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:46]
WARNING: [Synth 8-3331] design inputbit has unconnected port clk
WARNING: [Synth 8-3331] design hourcounter has unconnected port cout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 397.016 ; gain = 153.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 397.016 ; gain = 153.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg_num[3]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_num[2]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_num[1]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_num[0]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'confirm'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pressed'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_num[3]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_num[2]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_num[1]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_num[0]'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'confirm'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pressed'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'setalarmmodel'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'settimemodel'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'setalarmmodel'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'settimemodel'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'confirm'. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/project/electronic/test/test.srcs/constrs_1/new/mian.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 746.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 746.801 ; gain = 503.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 746.801 ; gain = 503.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 746.801 ; gain = 503.676
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_0_reg was removed.  [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:74]
INFO: [Synth 8-5544] ROM "q8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "settime" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'tempoutput_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'tq7_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'tq6_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'tq5_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'tq4_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'tq3_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'tq2_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'tq1_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'tq0_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'q1_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'q2_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'q3_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'q4_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'q5_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'q6_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'q7_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'q8_reg' [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/inputbit.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'aq2_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:248]
WARNING: [Synth 8-327] inferring latch for variable 'aq1_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:248]
WARNING: [Synth 8-327] inferring latch for variable 'aq4_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:248]
WARNING: [Synth 8-327] inferring latch for variable 'aq3_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:248]
WARNING: [Synth 8-327] inferring latch for variable 'setq6_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:256]
WARNING: [Synth 8-327] inferring latch for variable 'setq5_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:256]
WARNING: [Synth 8-327] inferring latch for variable 'setq4_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:257]
WARNING: [Synth 8-327] inferring latch for variable 'setq3_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:257]
WARNING: [Synth 8-327] inferring latch for variable 'setq2_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:258]
WARNING: [Synth 8-327] inferring latch for variable 'setq1_reg' [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/main.vhd:258]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 746.801 ; gain = 503.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 70    
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
Module divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module alarmbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module blzzer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module seccounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mincounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module hourcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module show_mos 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module choosebit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
Module martixInput 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 38    
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module choosemodel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element u1/cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element u2/cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_0_reg was removed.  [D:/Xilinx/project/electronic/test/test.srcs/sources_1/new/blzzer.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
INFO: [Synth 8-5544] ROM "tempwhich0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/show_mos.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Xilinx/project/electronic/main/main.srcs/sources_1/new/divider.vhd:48]
WARNING: [Synth 8-3331] design inputbit has unconnected port clk
WARNING: [Synth 8-3331] design hourcounter has unconnected port cout
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u7/tempoutputchoose_reg[0] )
INFO: [Synth 8-3886] merging instance 'u115/tq1_reg[0]' (LDP) to 'u115/tq1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u115/tq1_reg[1]' (LDP) to 'u115/tq1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u115/tq1_reg[2]' (LDP) to 'u115/tq1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u115/tq1_reg[3]' (LDP) to 'u115/tq1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u115/tq1_reg[4]' (LDP) to 'u115/tq1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u115/tq1_reg[5]' (LDP) to 'u115/tq1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u115/tq1_reg[6]' (LDP) to 'u115/tq1_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq7_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq6_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq5_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq4_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq3_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq2_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tq0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u115/tempoutput_reg[7] )
WARNING: [Synth 8-3332] Sequential element (u115/tempoutput_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq7_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq6_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq5_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq4_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq3_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq2_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq1_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u115/tq0_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/cnt_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u101/tempoutput_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u7/tempoutputchoose_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u5/temprow_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u5/temprow_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u5/temprow_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u5/temprow_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q7_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q7_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q7_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q7_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q8_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q8_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q8_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u13/q8_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (u50/output_reg) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 746.801 ; gain = 503.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 746.801 ; gain = 503.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 746.801 ; gain = 503.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    77|
|3     |LUT1   |    14|
|4     |LUT2   |    57|
|5     |LUT3   |   134|
|6     |LUT4   |    77|
|7     |LUT5   |    33|
|8     |LUT6   |   110|
|9     |FDCE   |    49|
|10    |FDPE   |    36|
|11    |FDRE   |   264|
|12    |FDSE   |     6|
|13    |LD     |    71|
|14    |LDC    |    24|
|15    |LDP    |    49|
|16    |IBUF   |    10|
|17    |OBUF   |    45|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  1059|
|2     |  u10    |mincounter    |    88|
|3     |  u114   |bit_trans_mos |     7|
|4     |  u115   |show_mos      |   107|
|5     |  u12    |hourcounter   |    78|
|6     |  u13    |inputbit      |    24|
|7     |  u2     |divider       |    58|
|8     |  u20    |divider_0     |    57|
|9     |  u22    |divider_1     |    57|
|10    |  u5     |martixInput   |    93|
|11    |  u50    |blzzer        |   137|
|12    |    u1   |divider_4     |    58|
|13    |    u2   |divider_5     |    57|
|14    |  u55    |divider_2     |    57|
|15    |  u66    |choosemodel   |    11|
|16    |  u7     |choosebit     |    28|
|17    |  u8     |divider_3     |    57|
|18    |  u9     |seccounter    |    78|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 771.684 ; gain = 178.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 771.684 ; gain = 528.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  LD => LDCE: 71 instances
  LDC => LDCE: 24 instances
  LDP => LDPE: 49 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 161 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 771.684 ; gain = 541.320
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/project/electronic/test/test.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 771.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  7 15:10:08 2023...
