

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Thu Apr 15 01:17:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      398|      398|  3.980 us|  3.980 us|  398|  398|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_347_1                   |      172|      172|         3|          1|          1|   171|       yes|
        |- VITIS_LOOP_351_2_VITIS_LOOP_352_3  |      121|      121|         3|          1|          1|   120|       yes|
        |- VITIS_LOOP_357_4                   |       81|       81|         3|          1|          1|    80|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in" [GIN_compute.cpp:347]   --->   Operation 32 'read' 'node_feature_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63" [GIN_compute.cpp:347]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln347 = sext i62 %trunc_ln" [GIN_compute.cpp:347]   --->   Operation 34 'sext' 'sext_ln347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln347" [GIN_compute.cpp:347]   --->   Operation 35 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171" [GIN_compute.cpp:347]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171" [GIN_compute.cpp:347]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171" [GIN_compute.cpp:347]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 39 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171" [GIN_compute.cpp:347]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171" [GIN_compute.cpp:347]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171" [GIN_compute.cpp:347]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr_0, i32 %edge_attr_1, i32 %edge_attr_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_28, i32 0, i32 100000, void @empty_11, void @empty_26, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in" [GIN_compute.cpp:347]   --->   Operation 46 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in" [GIN_compute.cpp:347]   --->   Operation 47 'read' 'edge_list_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171" [GIN_compute.cpp:347]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln347 = br void" [GIN_compute.cpp:347]   --->   Operation 49 'br' 'br_ln347' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln347, void %.split8, i8 0, void" [GIN_compute.cpp:347]   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln347 = add i8 %i, i8 1" [GIN_compute.cpp:347]   --->   Operation 51 'add' 'add_ln347' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln347 = icmp_eq  i8 %i, i8 171" [GIN_compute.cpp:347]   --->   Operation 53 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 171, i64 171, i64 171"   --->   Operation 54 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %icmp_ln347, void %.split8, void" [GIN_compute.cpp:347]   --->   Operation 55 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 56 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GIN_compute.cpp:348]   --->   Operation 56 'read' 'mem_addr_read' <Predicate = (!icmp_ln347)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.20>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [GIN_compute.cpp:347]   --->   Operation 57 'zext' 'i_cast' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln347 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [GIN_compute.cpp:347]   --->   Operation 58 'specloopname' 'specloopname_ln347' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %i_cast" [GIN_compute.cpp:348]   --->   Operation 59 'getelementptr' 'node_feature_addr' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (1.20ns)   --->   "%store_ln348 = store i32 %mem_addr_read, i11 %node_feature_addr" [GIN_compute.cpp:348]   --->   Operation 60 'store' 'store_ln348' <Predicate = (!icmp_ln347)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln347)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_attr_in_read, i32 2, i32 63" [GIN_compute.cpp:351]   --->   Operation 62 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln351 = sext i62 %trunc_ln1" [GIN_compute.cpp:351]   --->   Operation 63 'sext' 'sext_ln351' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln351" [GIN_compute.cpp:351]   --->   Operation 64 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [7/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120" [GIN_compute.cpp:351]   --->   Operation 65 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 66 [6/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120" [GIN_compute.cpp:351]   --->   Operation 66 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 67 [5/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120" [GIN_compute.cpp:351]   --->   Operation 67 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 68 [4/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120" [GIN_compute.cpp:351]   --->   Operation 68 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 69 [3/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120" [GIN_compute.cpp:351]   --->   Operation 69 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 70 [2/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120" [GIN_compute.cpp:351]   --->   Operation 70 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 71 [1/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120" [GIN_compute.cpp:351]   --->   Operation 71 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln351 = br void" [GIN_compute.cpp:351]   --->   Operation 72 'br' 'br_ln351' <Predicate = true> <Delay = 0.38>

State 18 <SV = 15> <Delay = 1.12>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %add_ln351_1, void %.split43" [GIN_compute.cpp:351]   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%e = phi i6 0, void, i6 %select_ln351_1, void %.split43" [GIN_compute.cpp:351]   --->   Operation 74 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%i_2 = phi i2 0, void, i2 %add_ln352, void %.split43" [GIN_compute.cpp:353]   --->   Operation 75 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln351_1 = add i7 %indvar_flatten, i7 1" [GIN_compute.cpp:351]   --->   Operation 76 'add' 'add_ln351_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (0.59ns)   --->   "%icmp_ln351 = icmp_eq  i7 %indvar_flatten, i7 120" [GIN_compute.cpp:351]   --->   Operation 78 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %icmp_ln351, void %.split6, void" [GIN_compute.cpp:351]   --->   Operation 79 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln351 = add i6 %e, i6 1" [GIN_compute.cpp:351]   --->   Operation 80 'add' 'add_ln351' <Predicate = (!icmp_ln351)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.34ns)   --->   "%icmp_ln352 = icmp_eq  i2 %i_2, i2 3" [GIN_compute.cpp:352]   --->   Operation 81 'icmp' 'icmp_ln352' <Predicate = (!icmp_ln351)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln351 = select i1 %icmp_ln352, i2 0, i2 %i_2" [GIN_compute.cpp:351]   --->   Operation 82 'select' 'select_ln351' <Predicate = (!icmp_ln351)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (0.29ns)   --->   "%select_ln351_1 = select i1 %icmp_ln352, i6 %add_ln351, i6 %e" [GIN_compute.cpp:351]   --->   Operation 83 'select' 'select_ln351_1' <Predicate = (!icmp_ln351)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 84 [1/1] (0.49ns)   --->   "%switch_ln353 = switch i2 %select_ln351, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [GIN_compute.cpp:353]   --->   Operation 84 'switch' 'switch_ln353' <Predicate = (!icmp_ln351)> <Delay = 0.49>
ST_18 : Operation 85 [1/1] (0.43ns)   --->   "%add_ln352 = add i2 %select_ln351, i2 1" [GIN_compute.cpp:352]   --->   Operation 85 'add' 'add_ln352' <Predicate = (!icmp_ln351)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln351)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 87 [1/1] (7.30ns)   --->   "%mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_1" [GIN_compute.cpp:353]   --->   Operation 87 'read' 'mem_addr_1_read' <Predicate = (!icmp_ln351)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 1.19>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_351_2_VITIS_LOOP_352_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 89 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i6 %select_ln351_1" [GIN_compute.cpp:351]   --->   Operation 90 'zext' 'zext_ln351' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [GIN_compute.cpp:352]   --->   Operation 92 'specloopname' 'specloopname_ln352' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%edge_attr_1_addr = getelementptr i32 %edge_attr_1, i64 0, i64 %zext_ln351" [GIN_compute.cpp:353]   --->   Operation 93 'getelementptr' 'edge_attr_1_addr' <Predicate = (select_ln351 == 1)> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (1.19ns)   --->   "%store_ln353 = store i32 %mem_addr_1_read, i9 %edge_attr_1_addr" [GIN_compute.cpp:353]   --->   Operation 94 'store' 'store_ln353' <Predicate = (select_ln351 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln353 = br void %.split43" [GIN_compute.cpp:353]   --->   Operation 95 'br' 'br_ln353' <Predicate = (select_ln351 == 1)> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%edge_attr_0_addr = getelementptr i32 %edge_attr_0, i64 0, i64 %zext_ln351" [GIN_compute.cpp:353]   --->   Operation 96 'getelementptr' 'edge_attr_0_addr' <Predicate = (select_ln351 == 0)> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (1.19ns)   --->   "%store_ln353 = store i32 %mem_addr_1_read, i9 %edge_attr_0_addr" [GIN_compute.cpp:353]   --->   Operation 97 'store' 'store_ln353' <Predicate = (select_ln351 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln353 = br void %.split43" [GIN_compute.cpp:353]   --->   Operation 98 'br' 'br_ln353' <Predicate = (select_ln351 == 0)> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%edge_attr_2_addr = getelementptr i32 %edge_attr_2, i64 0, i64 %zext_ln351" [GIN_compute.cpp:353]   --->   Operation 99 'getelementptr' 'edge_attr_2_addr' <Predicate = (select_ln351 != 0 & select_ln351 != 1)> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (1.19ns)   --->   "%store_ln353 = store i32 %mem_addr_1_read, i9 %edge_attr_2_addr" [GIN_compute.cpp:353]   --->   Operation 100 'store' 'store_ln353' <Predicate = (select_ln351 != 0 & select_ln351 != 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln353 = br void %.split43" [GIN_compute.cpp:353]   --->   Operation 101 'br' 'br_ln353' <Predicate = (select_ln351 != 0 & select_ln351 != 1)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63" [GIN_compute.cpp:357]   --->   Operation 102 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln357 = sext i62 %trunc_ln2" [GIN_compute.cpp:357]   --->   Operation 103 'sext' 'sext_ln357' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln357" [GIN_compute.cpp:357]   --->   Operation 104 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [7/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80" [GIN_compute.cpp:357]   --->   Operation 105 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 106 [6/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80" [GIN_compute.cpp:357]   --->   Operation 106 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 107 [5/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80" [GIN_compute.cpp:357]   --->   Operation 107 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 108 [4/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80" [GIN_compute.cpp:357]   --->   Operation 108 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 109 [3/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80" [GIN_compute.cpp:357]   --->   Operation 109 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 110 [2/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80" [GIN_compute.cpp:357]   --->   Operation 110 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 111 [1/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80" [GIN_compute.cpp:357]   --->   Operation 111 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln357 = br void" [GIN_compute.cpp:357]   --->   Operation 112 'br' 'br_ln357' <Predicate = true> <Delay = 0.38>

State 28 <SV = 23> <Delay = 0.70>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln357, void %.split, i7 0, void" [GIN_compute.cpp:357]   --->   Operation 113 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln357 = add i7 %i_1, i7 1" [GIN_compute.cpp:357]   --->   Operation 114 'add' 'add_ln357' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 116 [1/1] (0.59ns)   --->   "%icmp_ln357 = icmp_eq  i7 %i_1, i7 80" [GIN_compute.cpp:357]   --->   Operation 116 'icmp' 'icmp_ln357' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 117 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 117 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln357 = br i1 %icmp_ln357, void %.split, void" [GIN_compute.cpp:357]   --->   Operation 118 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 119 [1/1] (7.30ns)   --->   "%mem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_2" [GIN_compute.cpp:358]   --->   Operation 119 'read' 'mem_addr_2_read' <Predicate = (!icmp_ln357)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 1.20>
ST_30 : Operation 120 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [GIN_compute.cpp:357]   --->   Operation 120 'zext' 'i_1_cast' <Predicate = (!icmp_ln357)> <Delay = 0.00>
ST_30 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [GIN_compute.cpp:357]   --->   Operation 121 'specloopname' 'specloopname_ln357' <Predicate = (!icmp_ln357)> <Delay = 0.00>
ST_30 : Operation 122 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_1_cast" [GIN_compute.cpp:358]   --->   Operation 122 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln357)> <Delay = 0.00>
ST_30 : Operation 123 [1/1] (1.20ns)   --->   "%store_ln358 = store i32 %mem_addr_2_read, i10 %edge_list_addr" [GIN_compute.cpp:358]   --->   Operation 123 'store' 'store_ln358' <Predicate = (!icmp_ln357)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_30 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln357)> <Delay = 0.00>

State 31 <SV = 24> <Delay = 0.00>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln360 = ret" [GIN_compute.cpp:360]   --->   Operation 125 'ret' 'ret_ln360' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read on port 'node_feature_in' (GIN_compute.cpp:347) [19]  (0 ns)
	'getelementptr' operation ('mem_addr', GIN_compute.cpp:347) [22]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:347) [23]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:347) [23]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:347) [23]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:347) [23]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:347) [23]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:347) [23]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:347) [23]  (7.3 ns)

 <State 8>: 0.705ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:347) with incoming values : ('add_ln347', GIN_compute.cpp:347) [26]  (0 ns)
	'add' operation ('add_ln347', GIN_compute.cpp:347) [27]  (0.705 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:348) [35]  (7.3 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('node_feature_addr', GIN_compute.cpp:348) [36]  (0 ns)
	'store' operation ('store_ln348', GIN_compute.cpp:348) of variable 'mem_addr_read', GIN_compute.cpp:348 on array 'node_feature' [37]  (1.2 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', GIN_compute.cpp:351) [42]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:351) [43]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:351) [43]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:351) [43]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:351) [43]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:351) [43]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:351) [43]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:351) [43]  (7.3 ns)

 <State 18>: 1.12ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:353) with incoming values : ('add_ln352', GIN_compute.cpp:352) [48]  (0 ns)
	'icmp' operation ('icmp_ln352', GIN_compute.cpp:352) [57]  (0.343 ns)
	'select' operation ('select_ln351', GIN_compute.cpp:351) [58]  (0.278 ns)
	blocking operation 0.5 ns on control path)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:353) [63]  (7.3 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('edge_attr_1_addr', GIN_compute.cpp:353) [66]  (0 ns)
	'store' operation ('store_ln353', GIN_compute.cpp:353) of variable 'mem_addr_1_read', GIN_compute.cpp:353 on array 'edge_attr_1' [67]  (1.2 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', GIN_compute.cpp:357) [83]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:357) [84]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:357) [84]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:357) [84]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:357) [84]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:357) [84]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:357) [84]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:357) [84]  (7.3 ns)

 <State 28>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:357) with incoming values : ('add_ln357', GIN_compute.cpp:357) [87]  (0 ns)
	'add' operation ('add_ln357', GIN_compute.cpp:357) [88]  (0.706 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:358) [96]  (7.3 ns)

 <State 30>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('edge_list_addr', GIN_compute.cpp:358) [97]  (0 ns)
	'store' operation ('store_ln358', GIN_compute.cpp:358) of variable 'mem_addr_2_read', GIN_compute.cpp:358 on array 'edge_list' [98]  (1.2 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
