
obj/zond_cvc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001684  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000434  40000000  00001684  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000148  40000434  00001ab8  00020434  2**1
                  ALLOC
  3 .stack        00000a14  4000057c  00001c00  00020434  2**2
                  ALLOC
  4 .usbram       00000000  7fd00000  7fd00000  00020434  2**0
                  CONTENTS
  5 .etherram     00000000  7fe00000  7fe00000  00020434  2**0
                  CONTENTS
  6 .batteryram   00000000  e0084000  e0084000  00020434  2**0
                  CONTENTS
  7 .comment      00000070  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  8 .ARM.attributes 0000002e  00000000  00000000  000204a4  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000240  00000000  00000000  000204d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00003838  00000000  00000000  00020718  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000106b  00000000  00000000  00023f50  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000010b6  00000000  00000000  00024fbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000054c  00000000  00000000  00026074  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000b78  00000000  00000000  000265c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00001384  00000000  00000000  00027138  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000000a8  00000000  00000000  000284c0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <reset_handler-0x300>:
@-----------------------------------------------------------@

.section .VECTOR, "ax"
.arm

	LDR	PC, =reset_handler	@ Reset entry
       0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <B_Thumb>
	LDR	PC, =trap		@ Undef entry
       4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <VIC_SWPriorityMask>
	LDR	PC, =swi_handler	@ SWI entry
       8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <VIC_SWPriorityMask+0x4>
	LDR	PC, =trap		@ PAbt entry
       c:	e59ff010 	ldr	pc, [pc, #16]	; 24 <VIC_SWPriorityMask>
	LDR	PC, =trap		@ DAbt entry
      10:	e59ff00c 	ldr	pc, [pc, #12]	; 24 <VIC_SWPriorityMask>
      14:	00000000 	.word	0x00000000
	.word	0			@ Check sum (set by flash programmer)
	LDR	PC, =irq_handler	@ IRQ entry
      18:	e59ff00c 	ldr	pc, [pc, #12]	; 2c <VIC_SWPriorityMask+0x8>
	LDR     PC, =fiq_handler	@ FIQ entry
      1c:	e59ff00c 	ldr	pc, [pc, #12]	; 30 <VIC_SWPriorityMask+0xc>
@-----------------------------------------------------------@

.section .VECTOR, "ax"
.arm

	LDR	PC, =reset_handler	@ Reset entry
      20:	00000300 	.word	0x00000300
	LDR	PC, =trap		@ Undef entry
      24:	0000038c 	.word	0x0000038c
	LDR	PC, =swi_handler	@ SWI entry
      28:	000003fc 	.word	0x000003fc
	LDR	PC, =trap		@ PAbt entry
	LDR	PC, =trap		@ DAbt entry
	.word	0			@ Check sum (set by flash programmer)
	LDR	PC, =irq_handler	@ IRQ entry
      2c:	000003ac 	.word	0x000003ac
	LDR     PC, =fiq_handler	@ FIQ entry
      30:	000003f4 	.word	0x000003f4
	...

00000300 <reset_handler>:
@	LDR	R0, =TargetResetInit
@	MOV	LR, PC
@	BX	R0

@ Setup Stack for each mode
	LDR	R0, =stack_end
     300:	e59f0088 	ldr	r0, [pc, #136]	; 390 <trap+0x4>

@ Enter Undefined Instruction Mode and set its Stack Pointer
	MSR	CPSR_c, #M_UND | B_Irq | B_Fiq
     304:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	MOV	SP, R0
     308:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #UND_Stack_Size
     30c:	e2400000 	sub	r0, r0, #0

@ Enter Abort Mode and set its Stack Pointer
	MSR	CPSR_c, #M_ABT | B_Irq | B_Fiq
     310:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	MOV	SP, R0
     314:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #ABT_Stack_Size
     318:	e2400000 	sub	r0, r0, #0

@ Enter FIQ Mode and set its Stack Pointer
	MSR	CPSR_c, #M_FIQ | B_Irq | B_Fiq
     31c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	MOV	SP, R0
     320:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #FIQ_Stack_Size
     324:	e2400010 	sub	r0, r0, #16

@ Enter IRQ Mode and set its Stack Pointer
	MSR	CPSR_c, #M_IRQ | B_Irq | B_Fiq
     328:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	MOV	SP, R0
     32c:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #IRQ_Stack_Size
     330:	e2400c01 	sub	r0, r0, #256	; 0x100

@ Enter Supervisor Mode and set its Stack Pointer
	MSR	CPSR_c, #M_SVC | B_Irq | B_Fiq
     334:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
	MOV	SP, R0
     338:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #SVC_Stack_Size
     33c:	e2400c01 	sub	r0, r0, #256	; 0x100

@ Enter User Mode and set its Stack Pointer
	MSR	CPSR_c, #M_USR | B_Irq | B_Fiq
     340:	e321f0d0 	msr	CPSR_c, #208	; 0xd0
	MOV	SP, R0
     344:	e1a0d000 	mov	sp, r0
	SUB	SL, SP, #USR_Stack_Size
     348:	e24dab02 	sub	sl, sp, #2048	; 0x800

@ Initialize .data section (Copy ROM data)
	LDR	R1, =_sidata
     34c:	e59f1040 	ldr	r1, [pc, #64]	; 394 <trap+0x8>
	LDR	R2, =_sdata
     350:	e59f2040 	ldr	r2, [pc, #64]	; 398 <trap+0xc>
	LDR	R3, =_edata
     354:	e59f3040 	ldr	r3, [pc, #64]	; 39c <trap+0x10>
1:	CMP	R2, R3
     358:	e1520003 	cmp	r2, r3
	LDRLO	R0, [R1], #4
     35c:	34910004 	ldrcc	r0, [r1], #4
	STRLO	R0, [R2], #4
     360:	34820004 	strcc	r0, [r2], #4
	BLO	1b
     364:	3afffffb 	bcc	358 <reset_handler+0x58>

@ Initialize .bss section (Fill with 0)
	MOV	R0, #0
     368:	e3a00000 	mov	r0, #0
	LDR	R1, =_sbss
     36c:	e59f102c 	ldr	r1, [pc, #44]	; 3a0 <trap+0x14>
	LDR	R2, =_ebss
     370:	e59f202c 	ldr	r2, [pc, #44]	; 3a4 <trap+0x18>
3:	CMP	R1, R2
     374:	e1510002 	cmp	r1, r2
	STRLO	R0, [R1], #4
     378:	34810004 	strcc	r0, [r1], #4
	BLO	3b
     37c:	3afffffc 	bcc	374 <reset_handler+0x74>

@ Start main()
.extern main
	LDR	R0, =main
     380:	e59f0020 	ldr	r0, [pc, #32]	; 3a8 <trap+0x1c>
	MOV	LR, PC
     384:	e1a0e00f 	mov	lr, pc
	BX	R0
     388:	e12fff10 	bx	r0

0000038c <trap>:

@ Trap (infinite loop)
trap:
	B	trap
     38c:	eafffffe 	b	38c <trap>
@	LDR	R0, =TargetResetInit
@	MOV	LR, PC
@	BX	R0

@ Setup Stack for each mode
	LDR	R0, =stack_end
     390:	40000f90 	.word	0x40000f90
	MSR	CPSR_c, #M_USR | B_Irq | B_Fiq
	MOV	SP, R0
	SUB	SL, SP, #USR_Stack_Size

@ Initialize .data section (Copy ROM data)
	LDR	R1, =_sidata
     394:	00001684 	.word	0x00001684
	LDR	R2, =_sdata
     398:	40000000 	.word	0x40000000
	LDR	R3, =_edata
     39c:	40000434 	.word	0x40000434
	STRLO	R0, [R2], #4
	BLO	1b

@ Initialize .bss section (Fill with 0)
	MOV	R0, #0
	LDR	R1, =_sbss
     3a0:	40000434 	.word	0x40000434
	LDR	R2, =_ebss
     3a4:	4000057c 	.word	0x4000057c
	STRLO	R0, [R1], #4
	BLO	3b

@ Start main()
.extern main
	LDR	R0, =main
     3a8:	000007cd 	.word	0x000007cd

000003ac <irq_handler>:
.equ VIC_VectAddr0,	0x100
.equ VIC_VectPriority0,	0x200
.equ VIC_VectAddr,	0xF00

irq_handler:
	SUB	LR, LR, #4		@ Adjust LR_irq and push it
     3ac:	e24ee004 	sub	lr, lr, #4
	STMFD	SP!, {LR}
     3b0:	e92d4000 	stmfd	sp!, {lr}

	MRS	LR, SPSR		@ Save SPSR need to be saved for nested interrupt
     3b4:	e14fe000 	mrs	lr, SPSR
	STMFD	SP!, {R0-R3,IP,LR}	@ Push scratch/used registers and SPSR
     3b8:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	LDR	R0, =LPC_BASE_VIC	@ Get the ISR address pointed by VIC_VectAddr
     3bc:	e59f002c 	ldr	r0, [pc, #44]	; 3f0 <irq_handler+0x44>
	LDR	R0, [R0, #VIC_VectAddr]
     3c0:	e5900f00 	ldr	r0, [r0, #3840]	; 0xf00
	MSR	CPSR_c, #M_SVC		@ Enter SVC mode and enable Irq and Fiq
     3c4:	e321f013 	msr	CPSR_c, #19

	STMFD	SP!, {LR}		@ Call the ISR
     3c8:	e92d4000 	stmfd	sp!, {lr}
	MOV	LR, PC
     3cc:	e1a0e00f 	mov	lr, pc
	BX	R0
     3d0:	e12fff10 	bx	r0
	LDMIA	SP!, {LR}
     3d4:	e8bd4000 	ldmfd	sp!, {lr}

	MSR	CPSR_c, #M_IRQ | B_Irq	@ Enter IRQ mode and disable Irq
     3d8:	e321f092 	msr	CPSR_c, #146	; 0x92
	LDMIA	SP!, {R0-R3,IP,LR}	@ Restore scratch/used registers and SPSR
     3dc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	MSR	SPSR_cxsf, LR		@ Restore SPSR_irq
     3e0:	e16ff00e 	msr	SPSR_fsxc, lr

	LDR	LR, =LPC_BASE_VIC	@ Issue EOI command to the VIC
     3e4:	e59fe004 	ldr	lr, [pc, #4]	; 3f0 <irq_handler+0x44>
	STR	LR, [LR, #VIC_VectAddr]
     3e8:	e58eef00 	str	lr, [lr, #3840]	; 0xf00

	LDMIA	SP!, {PC}^		@ Reruen from the IRQ handler
     3ec:	e8fd8000 	ldm	sp!, {pc}^
	SUB	LR, LR, #4		@ Adjust LR_irq and push it
	STMFD	SP!, {LR}

	MRS	LR, SPSR		@ Save SPSR need to be saved for nested interrupt
	STMFD	SP!, {R0-R3,IP,LR}	@ Push scratch/used registers and SPSR
	LDR	R0, =LPC_BASE_VIC	@ Get the ISR address pointed by VIC_VectAddr
     3f0:	fffff000 	.word	0xfffff000

000003f4 <fiq_handler>:
@ FIQ Handler
@ FIQ routine is typically written in assembler
@-----------------------------------------------------------@

fiq_handler:
	SUB	LR, LR, #4		@ Adjust LR_fiq
     3f4:	e24ee004 	sub	lr, lr, #4

	@ Put the FIQ service here

	MOVS	PC, LR			@ Return from FIQ
     3f8:	e1b0f00e 	movs	pc, lr

000003fc <swi_handler>:
@-----------------------------------------------------------@
@ SWI Service (declared in interrupt.h)
@-----------------------------------------------------------@

swi_handler:
	MRS	IP, SPSR
     3fc:	e14fc000 	mrs	ip, SPSR
	TST	IP, #B_Thumb		@ Check caller's state, ARM or Thumb
     400:	e31c0020 	tst	ip, #32
	LDRNEH	IP, [LR, #-2]		@ Get swi instruction code (on Thumb state)
     404:	115ec0b2 	ldrhne	ip, [lr, #-2]
	LDREQ	IP, [LR, #-4]		@ Get swi instruction code (on ARM state)
     408:	051ec004 	ldreq	ip, [lr, #-4]
	AND	IP, #0xFF		@ Get swi comment field (lower 8 bit)
     40c:	e20cc0ff 	and	ip, ip, #255	; 0xff
	CMP	IP, #7			@ Check range
     410:	e35c0007 	cmp	ip, #7
	LDRLO	PC, [PC, IP, LSL #2]	@ Jump to each service function when code is valid
     414:	379ff10c 	ldrcc	pc, [pc, ip, lsl #2]
	MOVS	PC, LR			@ Otherwise return
     418:	e1b0f00e 	movs	pc, lr
     41c:	00000438 	.word	0x00000438
     420:	00000448 	.word	0x00000448
     424:	00000458 	.word	0x00000458
     428:	0000047c 	.word	0x0000047c
     42c:	000004b4 	.word	0x000004b4
     430:	000004d4 	.word	0x000004d4
     434:	000004e4 	.word	0x000004e4

00000438 <irq_disable>:
	.word	sel_fiq		@ 4 Select FIQ interrupt
	.word	load_fiq	@ 5 Load FIQ shadow regs from memory
	.word	store_fiq	@ 6 Store FIQ shadow regs to memory

irq_disable:
	MRS	R0, SPSR
     438:	e14f0000 	mrs	r0, SPSR
	ORR	R0, R0, #B_Irq | B_Fiq
     43c:	e38000c0 	orr	r0, r0, #192	; 0xc0
	MSR	SPSR_c, R0
     440:	e161f000 	msr	SPSR_c, r0
	MOVS	PC, LR
     444:	e1b0f00e 	movs	pc, lr

00000448 <irq_enable>:

irq_enable:
	MRS	R0, SPSR
     448:	e14f0000 	mrs	r0, SPSR
	BIC	R0, R0, #B_Irq | B_Fiq
     44c:	e3c000c0 	bic	r0, r0, #192	; 0xc0
	MSR	SPSR_c, R0
     450:	e161f000 	msr	SPSR_c, r0
	MOVS	PC, LR
     454:	e1b0f00e 	movs	pc, lr

00000458 <clear_vect>:

clear_vect:
	LDR	IP, =LPC_BASE_VIC
     458:	e59fc094 	ldr	ip, [pc, #148]	; 4f4 <store_fiq+0x10>
	MVN	R0, #0				@ Disable all interrupts
     45c:	e3e00000 	mvn	r0, #0
	STR	R0, [IP, #VIC_IntEnClear]
     460:	e58c0014 	str	r0, [ip, #20]
	MOV	R0, R0, LSR #16			@ Unmask all interrupt levels
     464:	e1a00820 	lsr	r0, r0, #16
	STR	R0, [IP, #VIC_SWPriorityMask]
     468:	e58c0024 	str	r0, [ip, #36]	; 0x24
	MOV	R0, #1				@ Enable protection
     46c:	e3a00001 	mov	r0, #1
	STR	R0, [IP, #VIC_Protection]
     470:	e58c0020 	str	r0, [ip, #32]
	STR	R0, [IP, #VIC_VectAddr]		@ Issule EOI command
     474:	e58c0f00 	str	r0, [ip, #3840]	; 0xf00
	MOVS	PC, LR
     478:	e1b0f00e 	movs	pc, lr

0000047c <reg_irq>:

reg_irq:
	CMP	R0, #32				@ Range check
     47c:	e3500020 	cmp	r0, #32
	MOVCSS	PC, LR
     480:	21b0f00e 	movscs	pc, lr
	LDR	IP, =(LPC_BASE_VIC+VIC_VectAddr0)
     484:	e59fc06c 	ldr	ip, [pc, #108]	; 4f8 <store_fiq+0x14>
	STR	R1, [IP, R0, LSL #2]		@ Set VICVectVectAddr<n>
     488:	e78c1100 	str	r1, [ip, r0, lsl #2]
	LDR	IP, =(LPC_BASE_VIC+VIC_VectPriority0)
     48c:	e59fc068 	ldr	ip, [pc, #104]	; 4fc <store_fiq+0x18>
	STR	R2, [IP, R0, LSL #2]		@ Set VICVectPriority<n>
     490:	e78c2100 	str	r2, [ip, r0, lsl #2]
	MOV	R1, #1
     494:	e3a01001 	mov	r1, #1
	MOV	R1, R1, LSL R0
     498:	e1a01011 	lsl	r1, r1, r0
	LDR	IP, =LPC_BASE_VIC
     49c:	e59fc050 	ldr	ip, [pc, #80]	; 4f4 <store_fiq+0x10>
	LDR	R2, [IP, #VIC_IntSelect]	@ Clear corresponding bit in the VICIntSelect
     4a0:	e59c200c 	ldr	r2, [ip, #12]
	BIC	R2, R1
     4a4:	e1c22001 	bic	r2, r2, r1
	STR	R2, [IP, #VIC_IntSelect]
     4a8:	e58c200c 	str	r2, [ip, #12]
	STR	R1, [IP, #VIC_IntEnable]	@ Enable corresponding interrupt
     4ac:	e58c1010 	str	r1, [ip, #16]
	MOVS	PC, LR
     4b0:	e1b0f00e 	movs	pc, lr

000004b4 <sel_fiq>:

sel_fiq:
	CMP	R0, #32				@ Range check
     4b4:	e3500020 	cmp	r0, #32
	MOVCSS	PC, LR
     4b8:	21b0f00e 	movscs	pc, lr
	LDR	IP, =LPC_BASE_VIC
     4bc:	e59fc030 	ldr	ip, [pc, #48]	; 4f4 <store_fiq+0x10>
	MOV	R1, #1				@ Set corresponding bit in the VICIntSelect
     4c0:	e3a01001 	mov	r1, #1
	MOV	R1, R1, LSL R0
     4c4:	e1a01011 	lsl	r1, r1, r0
	STR	R1, [IP, #VIC_IntSelect]
     4c8:	e58c100c 	str	r1, [ip, #12]
	STR	R1, [IP, #VIC_IntEnable]	@ Enable corresponding interrupt
     4cc:	e58c1010 	str	r1, [ip, #16]
	MOVS	PC, LR
     4d0:	e1b0f00e 	movs	pc, lr

000004d4 <load_fiq>:

load_fiq:
	MSR	CPSR_c, #M_FIQ | B_Fiq
     4d4:	e321f051 	msr	CPSR_c, #81	; 0x51
	LDMIA	R0!, {R8-R12}			@ Load the memory to five shadow registers
     4d8:	e8b01f00 	ldm	r0!, {r8, r9, sl, fp, ip}
	MSR	CPSR_c, #M_SVC
     4dc:	e321f013 	msr	CPSR_c, #19
	MOVS	PC, LR
     4e0:	e1b0f00e 	movs	pc, lr

000004e4 <store_fiq>:

store_fiq:
	MSR	CPSR_c, #M_FIQ | B_Fiq
     4e4:	e321f051 	msr	CPSR_c, #81	; 0x51
	STMIA	R0!, {R8-R12}			@ Store five shadow registers to the memory
     4e8:	e8a01f00 	stmia	r0!, {r8, r9, sl, fp, ip}
	MSR	CPSR_c, #M_SVC
     4ec:	e321f013 	msr	CPSR_c, #19
	MOVS	PC, LR
     4f0:	e1b0f00e 	movs	pc, lr
	BIC	R0, R0, #B_Irq | B_Fiq
	MSR	SPSR_c, R0
	MOVS	PC, LR

clear_vect:
	LDR	IP, =LPC_BASE_VIC
     4f4:	fffff000 	.word	0xfffff000
	MOVS	PC, LR

reg_irq:
	CMP	R0, #32				@ Range check
	MOVCSS	PC, LR
	LDR	IP, =(LPC_BASE_VIC+VIC_VectAddr0)
     4f8:	fffff100 	.word	0xfffff100
	STR	R1, [IP, R0, LSL #2]		@ Set VICVectVectAddr<n>
	LDR	IP, =(LPC_BASE_VIC+VIC_VectPriority0)
     4fc:	fffff200 	.word	0xfffff200

00000500 <Copy_un2al>:
@ void Copy_un2al (DWORD *dst, const BYTE *src, int count);
.global Copy_un2al
.type Copy_un2al, %function
.func Copy_un2al
Copy_un2al:
	STMFD	SP!, {R4-R8}
     500:	e92d01f0 	push	{r4, r5, r6, r7, r8}
	ANDS	IP, R1, #3
     504:	e211c003 	ands	ip, r1, #3
	BEQ	lb_align
     508:	0a000012 	beq	558 <lb_align>

	BIC	R1, #3
     50c:	e3c11003 	bic	r1, r1, #3
	MOV	IP, IP, LSL #3
     510:	e1a0c18c 	lsl	ip, ip, #3
	RSB	R8, IP, #32
     514:	e26c8020 	rsb	r8, ip, #32
	LDMIA	R1!, {R7}
     518:	e8b10080 	ldm	r1!, {r7}
1:	MOV	R3, R7
     51c:	e1a03007 	mov	r3, r7
	LDMIA	R1!, {R4-R7}
     520:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
	MOV	R3, R3, LSR IP
     524:	e1a03c33 	lsr	r3, r3, ip
	ORR	R3, R3, R4, LSL R8
     528:	e1833814 	orr	r3, r3, r4, lsl r8
	MOV	R4, R4, LSR IP
     52c:	e1a04c34 	lsr	r4, r4, ip
	ORR	R4, R4, R5, LSL R8
     530:	e1844815 	orr	r4, r4, r5, lsl r8
	MOV	R5, R5, LSR IP
     534:	e1a05c35 	lsr	r5, r5, ip
	ORR	R5, R5, R6, LSL R8
     538:	e1855816 	orr	r5, r5, r6, lsl r8
	MOV	R6, R6, LSR IP
     53c:	e1a06c36 	lsr	r6, r6, ip
	ORR	R6, R6, R7, LSL R8
     540:	e1866817 	orr	r6, r6, r7, lsl r8
	SUBS	R2, R2, #16
     544:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
     548:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	1b
     54c:	1afffff2 	bne	51c <Copy_un2al+0x1c>
	LDMFD	SP!, {R4-R8}
     550:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
     554:	e12fff1e 	bx	lr

00000558 <lb_align>:

lb_align:
	LDMIA	R1!, {R3-R6}
     558:	e8b10078 	ldm	r1!, {r3, r4, r5, r6}
	SUBS	R2, R2, #16
     55c:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
     560:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	lb_align
     564:	1afffffb 	bne	558 <lb_align>
	LDMFD	SP!, {R4-R8}
     568:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
     56c:	e12fff1e 	bx	lr

00000570 <Copy_al2un>:
@ void Copy_al2un (BYTE *dst, const DWORD *src, int count);
.global Copy_al2un
.type Copy_al2un, %function
.func Copy_al2un
Copy_al2un:
	STMFD	SP!, {R4-R8}
     570:	e92d01f0 	push	{r4, r5, r6, r7, r8}
	ANDS	IP, R0, #3
     574:	e210c003 	ands	ip, r0, #3
	BEQ	sb_align
     578:	0a000021 	beq	604 <sb_align>

	MOV	IP, IP, LSL #3
     57c:	e1a0c18c 	lsl	ip, ip, #3
	RSB	R8, IP, #32
     580:	e26c8020 	rsb	r8, ip, #32

	LDMIA	R1!, {R4-R7}
     584:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
1:	STRB	R4, [R0], #1
     588:	e4c04001 	strb	r4, [r0], #1
	MOV	R4, R4, LSR #8
     58c:	e1a04424 	lsr	r4, r4, #8
	TST	R0, #3
     590:	e3100003 	tst	r0, #3
	BNE	1b
     594:	1afffffb 	bne	588 <Copy_al2un+0x18>
	ORR	R4, R4, R5, LSL IP
     598:	e1844c15 	orr	r4, r4, r5, lsl ip
	MOV	R5, R5, LSR R8
     59c:	e1a05835 	lsr	r5, r5, r8
	ORR	R5, R5, R6, LSL IP
     5a0:	e1855c16 	orr	r5, r5, r6, lsl ip
	MOV	R6, R6, LSR R8
     5a4:	e1a06836 	lsr	r6, r6, r8
	ORR	R6, R6, R7, LSL IP
     5a8:	e1866c17 	orr	r6, r6, r7, lsl ip
	SUBS	R2, R2, #16
     5ac:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R4-R6}
     5b0:	e8a00070 	stmia	r0!, {r4, r5, r6}

2:	MOV	R3, R7
     5b4:	e1a03007 	mov	r3, r7
	LDMIA	R1!, {R4-R7}
     5b8:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
	MOV	R3, R3, LSR R8
     5bc:	e1a03833 	lsr	r3, r3, r8
	ORR	R3, R3, R4, LSL IP
     5c0:	e1833c14 	orr	r3, r3, r4, lsl ip
	MOV	R4, R4, LSR R8
     5c4:	e1a04834 	lsr	r4, r4, r8
	ORR	R4, R4, R5, LSL IP
     5c8:	e1844c15 	orr	r4, r4, r5, lsl ip
	MOV	R5, R5, LSR R8
     5cc:	e1a05835 	lsr	r5, r5, r8
	ORR	R5, R5, R6, LSL IP
     5d0:	e1855c16 	orr	r5, r5, r6, lsl ip
	MOV	R6, R6, LSR R8
     5d4:	e1a06836 	lsr	r6, r6, r8
	ORR	R6, R6, R7, LSL IP
     5d8:	e1866c17 	orr	r6, r6, r7, lsl ip
	SUBS	R2, R2, #16
     5dc:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
     5e0:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	2b
     5e4:	1afffff2 	bne	5b4 <Copy_al2un+0x44>

	MOV	R7, R7, LSR R8
     5e8:	e1a07837 	lsr	r7, r7, r8
3:	SUBS	IP, IP, #8
     5ec:	e25cc008 	subs	ip, ip, #8
	STRB	R7, [R0], #1
     5f0:	e4c07001 	strb	r7, [r0], #1
	MOV	R7, R7, LSR #8
     5f4:	e1a07427 	lsr	r7, r7, #8
	BNE	3b
     5f8:	1afffffb 	bne	5ec <Copy_al2un+0x7c>

	LDMFD	SP!, {R4-R8}
     5fc:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
     600:	e12fff1e 	bx	lr

00000604 <sb_align>:

sb_align:
	LDMIA	R1!, {R3-R6}
     604:	e8b10078 	ldm	r1!, {r3, r4, r5, r6}
	SUBS	R2, #16
     608:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
     60c:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	sb_align
     610:	1afffffb 	bne	604 <sb_align>
	LDMFD	SP!, {R4-R8}
     614:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
     618:	e12fff1e 	bx	lr

0000061c <gpio_init>:
#include "adc_dac.h"
uint8_t channel = 1;	//adc channel
uint16_t volts, curr;
void gpio_init (void)
{	
	SCS |= 1;
     61c:	2101      	movs	r1, #1
     61e:	4a0e      	ldr	r2, [pc, #56]	; (658 <gpio_init+0x3c>)
     620:	6813      	ldr	r3, [r2, #0]
     622:	430b      	orrs	r3, r1
     624:	6013      	str	r3, [r2, #0]
	FIO2MASK = 0;
     626:	2200      	movs	r2, #0
	/* Leds to output */
	FIO2DIR |= (1 << LED1) | (1 << LED2);
     628:	2003      	movs	r0, #3
uint8_t channel = 1;	//adc channel
uint16_t volts, curr;
void gpio_init (void)
{	
	SCS |= 1;
	FIO2MASK = 0;
     62a:	4b0c      	ldr	r3, [pc, #48]	; (65c <gpio_init+0x40>)
	/* Leds to output */
	FIO2DIR |= (1 << LED1) | (1 << LED2);
     62c:	490c      	ldr	r1, [pc, #48]	; (660 <gpio_init+0x44>)
uint8_t channel = 1;	//adc channel
uint16_t volts, curr;
void gpio_init (void)
{	
	SCS |= 1;
	FIO2MASK = 0;
     62e:	601a      	str	r2, [r3, #0]
	/* Leds to output */
	FIO2DIR |= (1 << LED1) | (1 << LED2);
     630:	680b      	ldr	r3, [r1, #0]
     632:	4303      	orrs	r3, r0
     634:	600b      	str	r3, [r1, #0]

	/* FIO1MASK = 0xFFFFFFFF & (0 << DAC) | (0 << ADC); */
	FIO1MASK = 0;
     636:	4b0b      	ldr	r3, [pc, #44]	; (664 <gpio_init+0x48>)
     638:	601a      	str	r2, [r3, #0]
	FIO1DIR |=  (1 << DAC) | (1 << ADC) | (1 << ADC_DIN) | (1 << ADC_SCLK);	/*  Slave select pins  */
     63a:	4b0b      	ldr	r3, [pc, #44]	; (668 <gpio_init+0x4c>)
     63c:	490b      	ldr	r1, [pc, #44]	; (66c <gpio_init+0x50>)
     63e:	681a      	ldr	r2, [r3, #0]
     640:	430a      	orrs	r2, r1
     642:	601a      	str	r2, [r3, #0]
	FIO1DIR &= ~(1 << ADC_DOUT);
     644:	4a0a      	ldr	r2, [pc, #40]	; (670 <gpio_init+0x54>)
     646:	6819      	ldr	r1, [r3, #0]
     648:	400a      	ands	r2, r1
     64a:	601a      	str	r2, [r3, #0]
	/* FIO1DIR |=  (1 << DAC) | (1 << ADC);[> 	Slave select pins  <] */
	FIO1SET |= (1 << ADC) | (1 << DAC) | (1 << ADC_SCLK);	 /*  Set hight level  */
     64c:	4a09      	ldr	r2, [pc, #36]	; (674 <gpio_init+0x58>)
     64e:	490a      	ldr	r1, [pc, #40]	; (678 <gpio_init+0x5c>)
     650:	6813      	ldr	r3, [r2, #0]
     652:	430b      	orrs	r3, r1
     654:	6013      	str	r3, [r2, #0]
}
     656:	4770      	bx	lr
     658:	e01fc1a0 	.word	0xe01fc1a0
     65c:	3fffc050 	.word	0x3fffc050
     660:	3fffc040 	.word	0x3fffc040
     664:	3fffc030 	.word	0x3fffc030
     668:	3fffc020 	.word	0x3fffc020
     66c:	21140000 	.word	0x21140000
     670:	ff7fffff 	.word	0xff7fffff
     674:	3fffc038 	.word	0x3fffc038
     678:	20140000 	.word	0x20140000

0000067c <led_set>:
void led_set(uint8_t led)
{
	FIO2SET |= (1 << led);
     67c:	2201      	movs	r2, #1
     67e:	4082      	lsls	r2, r0
     680:	1c10      	adds	r0, r2, #0
     682:	4902      	ldr	r1, [pc, #8]	; (68c <led_set+0x10>)
     684:	680b      	ldr	r3, [r1, #0]
     686:	4318      	orrs	r0, r3
     688:	6008      	str	r0, [r1, #0]
}
     68a:	4770      	bx	lr
     68c:	3fffc058 	.word	0x3fffc058

00000690 <led_clear>:
void led_clear(uint8_t led)
{
	FIO2CLR |= (1 << led);
     690:	2201      	movs	r2, #1
     692:	4082      	lsls	r2, r0
     694:	1c10      	adds	r0, r2, #0
     696:	4902      	ldr	r1, [pc, #8]	; (6a0 <led_clear+0x10>)
     698:	680b      	ldr	r3, [r1, #0]
     69a:	4318      	orrs	r0, r3
     69c:	6008      	str	r0, [r1, #0]
}
     69e:	4770      	bx	lr
     6a0:	3fffc05c 	.word	0x3fffc05c

000006a4 <gpio_set>:
void gpio_set(uint8_t port, uint8_t pin)
{
     6a4:	b510      	push	{r4, lr}
	switch (port)
     6a6:	2801      	cmp	r0, #1
     6a8:	d00f      	beq.n	6ca <gpio_set+0x26>
     6aa:	2800      	cmp	r0, #0
     6ac:	d009      	beq.n	6c2 <gpio_set+0x1e>
     6ae:	2802      	cmp	r0, #2
     6b0:	d110      	bne.n	6d4 <gpio_set+0x30>
			break;
		case 1:
			FIO1SET |= (1 << pin);
			break;
		case 2:
			FIO2SET |= (1 << pin);
     6b2:	2201      	movs	r2, #1
     6b4:	408a      	lsls	r2, r1
     6b6:	1c10      	adds	r0, r2, #0
     6b8:	4c08      	ldr	r4, [pc, #32]	; (6dc <gpio_set+0x38>)
     6ba:	6823      	ldr	r3, [r4, #0]
     6bc:	4318      	orrs	r0, r3
     6be:	6020      	str	r0, [r4, #0]
			break;
     6c0:	e008      	b.n	6d4 <gpio_set+0x30>
void gpio_set(uint8_t port, uint8_t pin)
{
	switch (port)
	{
		case 0:
			FIO0SET |= (1 << pin);
     6c2:	4a07      	ldr	r2, [pc, #28]	; (6e0 <gpio_set+0x3c>)
     6c4:	2001      	movs	r0, #1
     6c6:	6813      	ldr	r3, [r2, #0]
     6c8:	e001      	b.n	6ce <gpio_set+0x2a>
			break;
		case 1:
			FIO1SET |= (1 << pin);
     6ca:	4a06      	ldr	r2, [pc, #24]	; (6e4 <gpio_set+0x40>)
     6cc:	6813      	ldr	r3, [r2, #0]
     6ce:	4088      	lsls	r0, r1
     6d0:	4318      	orrs	r0, r3
     6d2:	6010      	str	r0, [r2, #0]
			FIO2SET |= (1 << pin);
			break;
		default:
			break;	
	}
}
     6d4:	bc10      	pop	{r4}
     6d6:	bc01      	pop	{r0}
     6d8:	4700      	bx	r0
     6da:	46c0      	nop			; (mov r8, r8)
     6dc:	3fffc058 	.word	0x3fffc058
     6e0:	3fffc018 	.word	0x3fffc018
     6e4:	3fffc038 	.word	0x3fffc038

000006e8 <gpio_clear>:
void gpio_clear(uint8_t port, uint8_t pin)
{
     6e8:	b510      	push	{r4, lr}
	switch (port)
     6ea:	2801      	cmp	r0, #1
     6ec:	d00f      	beq.n	70e <gpio_clear+0x26>
     6ee:	2800      	cmp	r0, #0
     6f0:	d009      	beq.n	706 <gpio_clear+0x1e>
     6f2:	2802      	cmp	r0, #2
     6f4:	d110      	bne.n	718 <gpio_clear+0x30>
			break;
		case 1:
			FIO1CLR |= (1 << pin);
			break;
		case 2:
			FIO2CLR |= (1 << pin);
     6f6:	2201      	movs	r2, #1
     6f8:	408a      	lsls	r2, r1
     6fa:	1c10      	adds	r0, r2, #0
     6fc:	4c08      	ldr	r4, [pc, #32]	; (720 <gpio_clear+0x38>)
     6fe:	6823      	ldr	r3, [r4, #0]
     700:	4318      	orrs	r0, r3
     702:	6020      	str	r0, [r4, #0]
			break;
     704:	e008      	b.n	718 <gpio_clear+0x30>
void gpio_clear(uint8_t port, uint8_t pin)
{
	switch (port)
	{
		case 0:
			FIO0CLR |= (1 << pin);
     706:	4a07      	ldr	r2, [pc, #28]	; (724 <gpio_clear+0x3c>)
     708:	2001      	movs	r0, #1
     70a:	6813      	ldr	r3, [r2, #0]
     70c:	e001      	b.n	712 <gpio_clear+0x2a>
			break;
		case 1:
			FIO1CLR |= (1 << pin);
     70e:	4a06      	ldr	r2, [pc, #24]	; (728 <gpio_clear+0x40>)
     710:	6813      	ldr	r3, [r2, #0]
     712:	4088      	lsls	r0, r1
     714:	4318      	orrs	r0, r3
     716:	6010      	str	r0, [r2, #0]
			FIO2CLR |= (1 << pin);
			break;
		default:
			break;	
	}
}
     718:	bc10      	pop	{r4}
     71a:	bc01      	pop	{r0}
     71c:	4700      	bx	r0
     71e:	46c0      	nop			; (mov r8, r8)
     720:	3fffc05c 	.word	0x3fffc05c
     724:	3fffc01c 	.word	0x3fffc01c
     728:	3fffc03c 	.word	0x3fffc03c

0000072c <pll_init>:
void pll_init(void)
{
	// 1. Init OSC
	SCS = (1 << 5);
     72c:	2220      	movs	r2, #32
     72e:	4b1d      	ldr	r3, [pc, #116]	; (7a4 <pll_init+0x78>)
		default:
			break;	
	}
}
void pll_init(void)
{
     730:	b570      	push	{r4, r5, r6, lr}
	// 1. Init OSC
	SCS = (1 << 5);
     732:	601a      	str	r2, [r3, #0]
	// 2.  Wait for OSC ready
	while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
     734:	681a      	ldr	r2, [r3, #0]
     736:	0652      	lsls	r2, r2, #25
     738:	d5fc      	bpl.n	734 <pll_init+0x8>
	// 3. Disconnect PLL
	PLLCON = 1; 
	PLLFEED = 0xAA;
     73a:	20aa      	movs	r0, #170	; 0xaa
	PLLFEED = 0x55;
     73c:	2155      	movs	r1, #85	; 0x55
	// 1. Init OSC
	SCS = (1 << 5);
	// 2.  Wait for OSC ready
	while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
	// 3. Disconnect PLL
	PLLCON = 1; 
     73e:	2501      	movs	r5, #1
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 4. Disable PLL
	PLLCON = 0;
     740:	2400      	movs	r4, #0
	SCS = (1 << 5);
	// 2.  Wait for OSC ready
	while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
	// 3. Disconnect PLL
	PLLCON = 1; 
	PLLFEED = 0xAA;
     742:	4b19      	ldr	r3, [pc, #100]	; (7a8 <pll_init+0x7c>)
	// 1. Init OSC
	SCS = (1 << 5);
	// 2.  Wait for OSC ready
	while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
	// 3. Disconnect PLL
	PLLCON = 1; 
     744:	4a19      	ldr	r2, [pc, #100]	; (7ac <pll_init+0x80>)
     746:	6015      	str	r5, [r2, #0]
	PLLFEED = 0xAA;
     748:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
     74a:	6019      	str	r1, [r3, #0]
	// 4. Disable PLL
	PLLCON = 0;
     74c:	6014      	str	r4, [r2, #0]
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 5. Select source clock for PLL
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
     74e:	4c18      	ldr	r4, [pc, #96]	; (7b0 <pll_init+0x84>)
	PLLCON = 1; 
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 4. Disable PLL
	PLLCON = 0;
	PLLFEED = 0xAA;
     750:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
	// 5. Select source clock for PLL
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
	// 6. Set PLL settings 288 MHz
	PLLCFG = ((2 - 1) << 16) | (24 - 1);	/* Re-configure PLL */
     752:	4e18      	ldr	r6, [pc, #96]	; (7b4 <pll_init+0x88>)
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 4. Disable PLL
	PLLCON = 0;
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
     754:	6019      	str	r1, [r3, #0]
	// 5. Select source clock for PLL
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
     756:	6025      	str	r5, [r4, #0]
	// 6. Set PLL settings 288 MHz
	PLLCFG = ((2 - 1) << 16) | (24 - 1);	/* Re-configure PLL */
     758:	4c17      	ldr	r4, [pc, #92]	; (7b8 <pll_init+0x8c>)
     75a:	6026      	str	r6, [r4, #0]
	PLLFEED = 0xAA;
     75c:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
     75e:	6019      	str	r1, [r3, #0]
	// 7. Enable PLL
	PLLCON |= 1 << 0; 
     760:	6814      	ldr	r4, [r2, #0]
     762:	432c      	orrs	r4, r5
     764:	6014      	str	r4, [r2, #0]
	PLLFEED = 0xAA;
     766:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
     768:	6019      	str	r1, [r3, #0]
	// 8. Wait for the PLL to achieve lock
	while ((PLLSTAT & (1 << 26)) == 0);	/* Wait for PLL locked */
     76a:	4914      	ldr	r1, [pc, #80]	; (7bc <pll_init+0x90>)
     76c:	6809      	ldr	r1, [r1, #0]
     76e:	0149      	lsls	r1, r1, #5
     770:	d5fb      	bpl.n	76a <pll_init+0x3e>
	// 9. Set clk divider settings
	CCLKCFG   = 4-1;            // 1/4 Fpll - 72 MHz; 1/5 - 60
     772:	2003      	movs	r0, #3
     774:	4912      	ldr	r1, [pc, #72]	; (7c0 <pll_init+0x94>)
     776:	6008      	str	r0, [r1, #0]
	//USBCLKCFG = 6-1;            // 1/6 Fpll - 48 MHz
	PCLKSEL0 = PCLKSEL1 = 0;    // other peripherals
     778:	2000      	movs	r0, #0
     77a:	4912      	ldr	r1, [pc, #72]	; (7c4 <pll_init+0x98>)
     77c:	4c12      	ldr	r4, [pc, #72]	; (7c8 <pll_init+0x9c>)
     77e:	6008      	str	r0, [r1, #0]
     780:	6020      	str	r0, [r4, #0]


	PCLKSEL1 = 1 << 2;	//GPIO: 0 - 1/4; 1 - 1; 2 - 1/2; 3 - 1/8
     782:	3004      	adds	r0, #4
     784:	6008      	str	r0, [r1, #0]

	// 10. Connect the PLL
	PLLCON |= 1 << 1;
     786:	6811      	ldr	r1, [r2, #0]
     788:	3802      	subs	r0, #2
     78a:	4301      	orrs	r1, r0
     78c:	6011      	str	r1, [r2, #0]
	PLLFEED = 0xAA;
     78e:	22aa      	movs	r2, #170	; 0xaa
     790:	601a      	str	r2, [r3, #0]
	PLLFEED = 0x55;
     792:	3a55      	subs	r2, #85	; 0x55
     794:	601a      	str	r2, [r3, #0]

	ClearVector();			/* Initialie VIC */
     796:	f000 f82f 	bl	7f8 <ClearVector>
	/* GPIOInit(); */
	IrqEnable();			/* Enable Irq */
     79a:	f000 f82b 	bl	7f4 <IrqEnable>

}
     79e:	bc70      	pop	{r4, r5, r6}
     7a0:	bc01      	pop	{r0}
     7a2:	4700      	bx	r0
     7a4:	e01fc1a0 	.word	0xe01fc1a0
     7a8:	e01fc08c 	.word	0xe01fc08c
     7ac:	e01fc080 	.word	0xe01fc080
     7b0:	e01fc10c 	.word	0xe01fc10c
     7b4:	00010017 	.word	0x00010017
     7b8:	e01fc084 	.word	0xe01fc084
     7bc:	e01fc088 	.word	0xe01fc088
     7c0:	e01fc104 	.word	0xe01fc104
     7c4:	e01fc1ac 	.word	0xe01fc1ac
     7c8:	e01fc1a8 	.word	0xe01fc1a8

000007cc <main>:


int main (void)
{
     7cc:	b508      	push	{r3, lr}
	uint16_t i, j, rise; 
	pll_init();
     7ce:	f7ff ffad 	bl	72c <pll_init>
	uart0_init();	
     7d2:	f000 f89d 	bl	910 <uart0_init>
	/* SPI0_init(); */
	timer0_init();
     7d6:	f000 fbd1 	bl	f7c <timer0_init>
	gpio_init();
     7da:	f7ff ff1f 	bl	61c <gpio_init>
	adc_init();
     7de:	f000 fa6a 	bl	cb6 <adc_init>
	UART0_send("\nLPC initialized\n", 17);
     7e2:	4802      	ldr	r0, [pc, #8]	; (7ec <main+0x20>)
     7e4:	2111      	movs	r1, #17
     7e6:	f000 f907 	bl	9f8 <UART0_send>

	while(1)
	{
	}
     7ea:	e7fe      	b.n	7ea <main+0x1e>
     7ec:	000014f7 	.word	0x000014f7

000007f0 <IrqDisable>:


/* Disable/Enable Irq */
void IrqDisable (void)
{
	asm ("swi 0\n");
     7f0:	df00      	svc	0
}
     7f2:	4770      	bx	lr

000007f4 <IrqEnable>:

void IrqEnable (void)
{
	asm ("swi 1\n");
     7f4:	df01      	svc	1
}
     7f6:	4770      	bx	lr

000007f8 <ClearVector>:


/* Unregister all ISRs */
void ClearVector (void)
{
	asm ("swi 2\n");
     7f8:	df02      	svc	2
}
     7fa:	4770      	bx	lr

000007fc <RegisterIrq>:
	int irq,
	void(*isr)(void),
	int pri
)
{
	asm (
     7fc:	df03      	svc	3
	"@ MOV R0, %0\n"
	"@ MOV R1, %1\n"
	"@ MOV R2, %2\n"
	"swi 3\n" : : "r" (irq), "r" (isr), "r" (pri)
	);
}
     7fe:	4770      	bx	lr

00000800 <SelectFiq>:
/* Switch an interrtupt source as FIQ */
void SelectFiq (
	int irq
)
{
	asm (
     800:	df04      	svc	4
	"@ MOV R0, %0\n"
	"swi 4\n" : : "r" (irq)
	);
}
     802:	4770      	bx	lr

00000804 <LoadFiqRegs>:
/* Load shadow regs R8-R12 from memory */
void LoadFiqRegs (
	long *regs
)
{
	asm (
     804:	df05      	svc	5
	"@ MOV R0, %0\n"
	"swi 5\n" : : "r" (regs)
	);
}
     806:	4770      	bx	lr

00000808 <StoreFiqRegs>:
/* Store shadow regs R8-R12 to memory */
void StoreFiqRegs (
	long *regs
)
{
	asm (
     808:	df06      	svc	6
	"@ MOV R0, %0\n"
	"swi 6\n" : : "r" (regs)
	);
}
     80a:	4770      	bx	lr

0000080c <Isr_UART0>:
	uint16_t	ri, wi, ct;
	uint8_t		buff[UART0_RXB];
} RxBuff0;

void Isr_UART0 (void)
{
     80c:	b538      	push	{r3, r4, r5, lr}

	uint8_t iir, d;
	int i;

	iir = U0LSR;		/* 	[> [> Get interrupt ID <] <] */
     80e:	4b14      	ldr	r3, [pc, #80]	; (860 <Isr_UART0+0x54>)
     810:	681a      	ldr	r2, [r3, #0]
     812:	4b14      	ldr	r3, [pc, #80]	; (864 <Isr_UART0+0x58>)
	if(iir & 1 != 0)
	{	
		d = U0RBR;
     814:	681b      	ldr	r3, [r3, #0]
     816:	061b      	lsls	r3, r3, #24
     818:	0e1b      	lsrs	r3, r3, #24

	uint8_t iir, d;
	int i;

	iir = U0LSR;		/* 	[> [> Get interrupt ID <] <] */
	if(iir & 1 != 0)
     81a:	07d2      	lsls	r2, r2, #31
     81c:	d510      	bpl.n	840 <Isr_UART0+0x34>
     81e:	4c12      	ldr	r4, [pc, #72]	; (868 <Isr_UART0+0x5c>)
     820:	4812      	ldr	r0, [pc, #72]	; (86c <Isr_UART0+0x60>)
	{	
		d = U0RBR;
		if (d == '\n')
     822:	2b0a      	cmp	r3, #10
     824:	d108      	bne.n	838 <Isr_UART0+0x2c>
		{
			resiever[rec_len++] = 0;	/* Make null-terminated string */
     826:	2500      	movs	r5, #0
     828:	7823      	ldrb	r3, [r4, #0]
     82a:	1c5a      	adds	r2, r3, #1
     82c:	7022      	strb	r2, [r4, #0]
     82e:	54c5      	strb	r5, [r0, r3]
			process_command(resiever);
     830:	f000 f904 	bl	a3c <process_command>
			rec_len = 0;
     834:	7025      	strb	r5, [r4, #0]
     836:	e00d      	b.n	854 <Isr_UART0+0x48>
		}else{
			resiever[rec_len++] = d;
     838:	7822      	ldrb	r2, [r4, #0]
     83a:	1c51      	adds	r1, r2, #1
     83c:	7021      	strb	r1, [r4, #0]
     83e:	5483      	strb	r3, [r0, r2]
		}
	}else{
		d = U0RBR;
	}
	if (d == 'L')
     840:	2b4c      	cmp	r3, #76	; 0x4c
     842:	d102      	bne.n	84a <Isr_UART0+0x3e>
	{
		FIO2SET = (1 << LED1) | (1 << LED2);
     844:	2203      	movs	r2, #3
     846:	4b0a      	ldr	r3, [pc, #40]	; (870 <Isr_UART0+0x64>)
     848:	e003      	b.n	852 <Isr_UART0+0x46>
	}else if (d == 'O')
     84a:	2b4f      	cmp	r3, #79	; 0x4f
     84c:	d102      	bne.n	854 <Isr_UART0+0x48>
	{
		FIO2CLR = (1 << LED1) | (1 << LED2);
     84e:	2203      	movs	r2, #3
     850:	4b08      	ldr	r3, [pc, #32]	; (874 <Isr_UART0+0x68>)
     852:	601a      	str	r2, [r3, #0]

	}
	VICVectAddr = 0;
     854:	2200      	movs	r2, #0
     856:	4b08      	ldr	r3, [pc, #32]	; (878 <Isr_UART0+0x6c>)
     858:	601a      	str	r2, [r3, #0]

}
     85a:	bc38      	pop	{r3, r4, r5}
     85c:	bc01      	pop	{r0}
     85e:	4700      	bx	r0
     860:	e000c014 	.word	0xe000c014
     864:	e000c000 	.word	0xe000c000
     868:	40000434 	.word	0x40000434
     86c:	40000548 	.word	0x40000548
     870:	3fffc058 	.word	0x3fffc058
     874:	3fffc05c 	.word	0x3fffc05c
     878:	ffffff00 	.word	0xffffff00

0000087c <uart0_test>:


int uart0_test (void)
{
	return RxBuff0.ct;
     87c:	4b01      	ldr	r3, [pc, #4]	; (884 <uart0_test+0x8>)
     87e:	88d8      	ldrh	r0, [r3, #6]
}
     880:	4770      	bx	lr
     882:	46c0      	nop			; (mov r8, r8)
     884:	40000434 	.word	0x40000434

00000888 <uart0_getc>:
{
	uint8_t d;
	int i;

	/* Wait while Rx buffer is empty */
	while (!RxBuff0.ct) ;
     888:	4b0b      	ldr	r3, [pc, #44]	; (8b8 <uart0_getc+0x30>)
     88a:	88da      	ldrh	r2, [r3, #6]
     88c:	3302      	adds	r3, #2
     88e:	2a00      	cmp	r2, #0
     890:	d0fa      	beq.n	888 <uart0_getc>

	i = RxBuff0.ri;	/* Get a byte from Rx buffer */
     892:	881a      	ldrh	r2, [r3, #0]
	d = RxBuff0.buff[i++];
     894:	1899      	adds	r1, r3, r2
     896:	7988      	ldrb	r0, [r1, #6]
	RxBuff0.ri = i % UART0_RXB;
     898:	217f      	movs	r1, #127	; 0x7f

	/* Wait while Rx buffer is empty */
	while (!RxBuff0.ct) ;

	i = RxBuff0.ri;	/* Get a byte from Rx buffer */
	d = RxBuff0.buff[i++];
     89a:	3201      	adds	r2, #1
	RxBuff0.ri = i % UART0_RXB;
     89c:	400a      	ands	r2, r1
     89e:	801a      	strh	r2, [r3, #0]
	U0IER = 0;		/* Disable interrupts */
     8a0:	2200      	movs	r2, #0
     8a2:	4906      	ldr	r1, [pc, #24]	; (8bc <uart0_getc+0x34>)
     8a4:	600a      	str	r2, [r1, #0]
	RxBuff0.ct--;
     8a6:	889a      	ldrh	r2, [r3, #4]
     8a8:	3a01      	subs	r2, #1
     8aa:	0412      	lsls	r2, r2, #16
     8ac:	0c12      	lsrs	r2, r2, #16
     8ae:	809a      	strh	r2, [r3, #4]
	U0IER = 0x07;	/* Reenable interrupt */
     8b0:	2307      	movs	r3, #7
     8b2:	600b      	str	r3, [r1, #0]

	return d;
}
     8b4:	4770      	bx	lr
     8b6:	46c0      	nop			; (mov r8, r8)
     8b8:	40000434 	.word	0x40000434
     8bc:	e000c004 	.word	0xe000c004

000008c0 <uart0_putc>:


void uart0_putc (uint8_t d)
{
     8c0:	b510      	push	{r4, lr}
	int i;

	/* Wait for Tx buffer ready */
	while (TxBuff0.ct >= UART0_TXB) ;
     8c2:	4b10      	ldr	r3, [pc, #64]	; (904 <uart0_putc+0x44>)
     8c4:	899a      	ldrh	r2, [r3, #12]
     8c6:	2a7f      	cmp	r2, #127	; 0x7f
     8c8:	d8fb      	bhi.n	8c2 <uart0_putc+0x2>

	U0IER = 0x05;		/* Disable Tx Interrupt */
     8ca:	2205      	movs	r2, #5
     8cc:	490e      	ldr	r1, [pc, #56]	; (908 <uart0_putc+0x48>)
     8ce:	600a      	str	r2, [r1, #0]
	if (TxBuff0.act) {
     8d0:	89da      	ldrh	r2, [r3, #14]
     8d2:	2a00      	cmp	r2, #0
     8d4:	d00c      	beq.n	8f0 <uart0_putc+0x30>
		i = TxBuff0.wi;	/* Put a byte into Tx byffer */
     8d6:	895a      	ldrh	r2, [r3, #10]
		TxBuff0.buff[i++] = d;
     8d8:	189c      	adds	r4, r3, r2
     8da:	7420      	strb	r0, [r4, #16]
		TxBuff0.wi = i % UART0_TXB;
     8dc:	207f      	movs	r0, #127	; 0x7f
	while (TxBuff0.ct >= UART0_TXB) ;

	U0IER = 0x05;		/* Disable Tx Interrupt */
	if (TxBuff0.act) {
		i = TxBuff0.wi;	/* Put a byte into Tx byffer */
		TxBuff0.buff[i++] = d;
     8de:	3201      	adds	r2, #1
		TxBuff0.wi = i % UART0_TXB;
     8e0:	4002      	ands	r2, r0
     8e2:	815a      	strh	r2, [r3, #10]
		TxBuff0.ct++;
     8e4:	899a      	ldrh	r2, [r3, #12]
     8e6:	3201      	adds	r2, #1
     8e8:	0412      	lsls	r2, r2, #16
     8ea:	0c12      	lsrs	r2, r2, #16
     8ec:	819a      	strh	r2, [r3, #12]
     8ee:	e003      	b.n	8f8 <uart0_putc+0x38>
	} else {
		U0THR = d;		/* Trigger Tx sequense */
     8f0:	4a06      	ldr	r2, [pc, #24]	; (90c <uart0_putc+0x4c>)
     8f2:	6010      	str	r0, [r2, #0]
		TxBuff0.act = 1;
     8f4:	2201      	movs	r2, #1
     8f6:	81da      	strh	r2, [r3, #14]
	}
	U0IER = 0x07;		/* Reenable Tx Interrupt */
     8f8:	2307      	movs	r3, #7
     8fa:	600b      	str	r3, [r1, #0]
}
     8fc:	bc10      	pop	{r4}
     8fe:	bc01      	pop	{r0}
     900:	4700      	bx	r0
     902:	46c0      	nop			; (mov r8, r8)
     904:	400004b4 	.word	0x400004b4
     908:	e000c004 	.word	0xe000c004
     90c:	e000c000 	.word	0xe000c000

00000910 <uart0_init>:


void uart0_init (void)
{
	//UART0
	PCONP |= 1 << PCUART0; // Питание на UART0
     910:	2108      	movs	r1, #8
     912:	4a16      	ldr	r2, [pc, #88]	; (96c <uart0_init+0x5c>)
	U0IER = 0x07;		/* Reenable Tx Interrupt */
}


void uart0_init (void)
{
     914:	b508      	push	{r3, lr}
	//UART0
	PCONP |= 1 << PCUART0; // Питание на UART0
     916:	6813      	ldr	r3, [r2, #0]
     918:	430b      	orrs	r3, r1
     91a:	6013      	str	r3, [r2, #0]
	//PCLKSEL0 |= 1 << PINSEL_UART0_0;      // PCLK = CCLK

	//8 bit lenght word,1 stop bit,disable parity generation,disable breake transmission, enable access to Divisor Latches
	U0LCR |= (1 << word_len_0)|(1 << word_len_1)|(1 << DLAB);
     91c:	4b14      	ldr	r3, [pc, #80]	; (970 <uart0_init+0x60>)
     91e:	681a      	ldr	r2, [r3, #0]
     920:	317b      	adds	r1, #123	; 0x7b
     922:	430a      	orrs	r2, r1
     924:	601a      	str	r2, [r3, #0]
	//f = 18 mGz,Baud = 115200.
	U0FDR = 0xC1;
     926:	4a13      	ldr	r2, [pc, #76]	; (974 <uart0_init+0x64>)
     928:	313e      	adds	r1, #62	; 0x3e
     92a:	6011      	str	r1, [r2, #0]
	U0DLL = 0x09;
     92c:	4a12      	ldr	r2, [pc, #72]	; (978 <uart0_init+0x68>)
     92e:	39b8      	subs	r1, #184	; 0xb8
     930:	6011      	str	r1, [r2, #0]
	U0DLM = 0x00;
     932:	2100      	movs	r1, #0
	U0LCR &= ~(1 << DLAB);//DLAB = 0
     934:	2080      	movs	r0, #128	; 0x80
	//8 bit lenght word,1 stop bit,disable parity generation,disable breake transmission, enable access to Divisor Latches
	U0LCR |= (1 << word_len_0)|(1 << word_len_1)|(1 << DLAB);
	//f = 18 mGz,Baud = 115200.
	U0FDR = 0xC1;
	U0DLL = 0x09;
	U0DLM = 0x00;
     936:	4a11      	ldr	r2, [pc, #68]	; (97c <uart0_init+0x6c>)
     938:	6011      	str	r1, [r2, #0]
	U0LCR &= ~(1 << DLAB);//DLAB = 0
     93a:	6819      	ldr	r1, [r3, #0]
     93c:	4381      	bics	r1, r0
     93e:	6019      	str	r1, [r3, #0]

	//UART FIFO Нужно ли оно?
	U0FCR |= ((1 << FIFO_Enable )|(1 << RX_FIFO_Reset)|(1 << TX_FIFO_Reset));//Enable and reset TX and RX FIFO
     940:	490f      	ldr	r1, [pc, #60]	; (980 <uart0_init+0x70>)
     942:	680b      	ldr	r3, [r1, #0]
     944:	3879      	subs	r0, #121	; 0x79
     946:	4303      	orrs	r3, r0
     948:	600b      	str	r3, [r1, #0]

	//Настройка ножек мк: P0(2) - TxD,P0(3) - RxD.
	//P0.02,P0.03 - pull-up mode
	PINSEL0 |= (1 << 4)|(1 << 6);
     94a:	490e      	ldr	r1, [pc, #56]	; (984 <uart0_init+0x74>)
     94c:	680b      	ldr	r3, [r1, #0]
     94e:	3049      	adds	r0, #73	; 0x49
     950:	4303      	orrs	r3, r0
     952:	600b      	str	r3, [r1, #0]

	//Interrupts
	/* InstallIRQ( UART0_INT, (void *)UART0_INT_Handler, 0x0E); */
	/* U0IER |= ((1 << RBR_Enable )|(1 << THRE_Enable)|(1 << RLS_Enable));[> Enable UART0 interrupt <] */
	U0IER |= (1 << RBR_Enable );/* Enable UART0 interrupt */
     954:	2101      	movs	r1, #1
     956:	6813      	ldr	r3, [r2, #0]
     958:	430b      	orrs	r3, r1
     95a:	6013      	str	r3, [r2, #0]
	/* [> Enable Tx/Rx/Error interrupts <] */
	RegisterIrq(UART0_IRQn, (void *)Isr_UART0, PRI_LOWEST);
     95c:	384a      	subs	r0, #74	; 0x4a
     95e:	490a      	ldr	r1, [pc, #40]	; (988 <uart0_init+0x78>)
     960:	220f      	movs	r2, #15
     962:	f7ff ff4b 	bl	7fc <RegisterIrq>

}
     966:	bc08      	pop	{r3}
     968:	bc01      	pop	{r0}
     96a:	4700      	bx	r0
     96c:	e01fc0c4 	.word	0xe01fc0c4
     970:	e000c00c 	.word	0xe000c00c
     974:	e000c028 	.word	0xe000c028
     978:	e000c000 	.word	0xe000c000
     97c:	e000c004 	.word	0xe000c004
     980:	e000c008 	.word	0xe000c008
     984:	e002c000 	.word	0xe002c000
     988:	0000080d 	.word	0x0000080d

0000098c <hex_to_int>:


uint16_t hex_to_int(uint8_t c){
	uint16_t first = c / 16 - 3;
	uint16_t second = c % 16;
	uint16_t result = first*10 + second;
     98c:	220a      	movs	r2, #10
unsigned char RxCount,Index;
const char help_msg[] = "Plazma probe controller\n Usage:\n    start - start measurements\n    stop - finish measurements\n    set <voltage> - probe voltage setup\n";


uint16_t hex_to_int(uint8_t c){
	uint16_t first = c / 16 - 3;
     98e:	0903      	lsrs	r3, r0, #4
     990:	3b03      	subs	r3, #3
	uint16_t second = c % 16;
	uint16_t result = first*10 + second;
     992:	4353      	muls	r3, r2
const char help_msg[] = "Plazma probe controller\n Usage:\n    start - start measurements\n    stop - finish measurements\n    set <voltage> - probe voltage setup\n";


uint16_t hex_to_int(uint8_t c){
	uint16_t first = c / 16 - 3;
	uint16_t second = c % 16;
     994:	3205      	adds	r2, #5
     996:	4010      	ands	r0, r2
	uint16_t result = first*10 + second;
     998:	18c0      	adds	r0, r0, r3
     99a:	0400      	lsls	r0, r0, #16
     99c:	0c00      	lsrs	r0, r0, #16
	if(result > 9) result--;
     99e:	2809      	cmp	r0, #9
     9a0:	d902      	bls.n	9a8 <hex_to_int+0x1c>
     9a2:	3801      	subs	r0, #1
     9a4:	0400      	lsls	r0, r0, #16
     9a6:	0c00      	lsrs	r0, r0, #16
	return result;
}
     9a8:	4770      	bx	lr

000009aa <hex_to_ascii>:

uint16_t hex_to_ascii(uint16_t c){
     9aa:	b538      	push	{r3, r4, r5, lr}
     9ac:	1c05      	adds	r5, r0, #0
	uint16_t high = hex_to_int(c >> 8) * 16;
     9ae:	0a00      	lsrs	r0, r0, #8
     9b0:	f7ff ffec 	bl	98c <hex_to_int>
     9b4:	1c04      	adds	r4, r0, #0
	uint16_t low = hex_to_int(c & 0xFF);
     9b6:	0628      	lsls	r0, r5, #24
     9b8:	0e00      	lsrs	r0, r0, #24
     9ba:	f7ff ffe7 	bl	98c <hex_to_int>
	if(result > 9) result--;
	return result;
}

uint16_t hex_to_ascii(uint16_t c){
	uint16_t high = hex_to_int(c >> 8) * 16;
     9be:	0124      	lsls	r4, r4, #4
	uint16_t low = hex_to_int(c & 0xFF);
	return high+low;
     9c0:	1900      	adds	r0, r0, r4
     9c2:	0400      	lsls	r0, r0, #16
     9c4:	0c00      	lsrs	r0, r0, #16
}
     9c6:	bc38      	pop	{r3, r4, r5}
     9c8:	bc02      	pop	{r1}
     9ca:	4708      	bx	r1

000009cc <UART0_send_byte>:
#endif
}
void UART0_send_byte(uint8_t byte)
{

	U0IER &= ~(1 << RBR_Enable );     // Disable RBR
     9cc:	2101      	movs	r1, #1
     9ce:	4b07      	ldr	r3, [pc, #28]	; (9ec <UART0_send_byte+0x20>)
     9d0:	681a      	ldr	r2, [r3, #0]
     9d2:	438a      	bics	r2, r1
     9d4:	601a      	str	r2, [r3, #0]
	while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
     9d6:	4a06      	ldr	r2, [pc, #24]	; (9f0 <UART0_send_byte+0x24>)
     9d8:	6812      	ldr	r2, [r2, #0]
     9da:	0692      	lsls	r2, r2, #26
     9dc:	d5fb      	bpl.n	9d6 <UART0_send_byte+0xa>
	U0THR = byte;
	U0IER |= (1 << RBR_Enable );      // Re-enable RBR 
     9de:	2101      	movs	r1, #1
void UART0_send_byte(uint8_t byte)
{

	U0IER &= ~(1 << RBR_Enable );     // Disable RBR
	while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
	U0THR = byte;
     9e0:	4a04      	ldr	r2, [pc, #16]	; (9f4 <UART0_send_byte+0x28>)
     9e2:	6010      	str	r0, [r2, #0]
	U0IER |= (1 << RBR_Enable );      // Re-enable RBR 
     9e4:	681a      	ldr	r2, [r3, #0]
     9e6:	430a      	orrs	r2, r1
     9e8:	601a      	str	r2, [r3, #0]
}
     9ea:	4770      	bx	lr
     9ec:	e000c004 	.word	0xe000c004
     9f0:	e000c014 	.word	0xe000c014
     9f4:	e000c000 	.word	0xe000c000

000009f8 <UART0_send>:
void UART0_send(unsigned char *BufferPtr, unsigned short Length )
{
     9f8:	b510      	push	{r4, lr}
	U0IER &= ~(1 << RBR_Enable );     // Disable RBR
     9fa:	2401      	movs	r4, #1
     9fc:	4b0c      	ldr	r3, [pc, #48]	; (a30 <Stack_Size+0x20>)
     9fe:	681a      	ldr	r2, [r3, #0]
     a00:	43a2      	bics	r2, r4
     a02:	1c1c      	adds	r4, r3, #0
     a04:	601a      	str	r2, [r3, #0]

	while ( Length != 0 )
     a06:	2900      	cmp	r1, #0
     a08:	d00b      	beq.n	a22 <Stack_Size+0x12>
	{
		// THRE status, contain valid data 
		while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
     a0a:	4b0a      	ldr	r3, [pc, #40]	; (a34 <Stack_Size+0x24>)
     a0c:	681b      	ldr	r3, [r3, #0]
     a0e:	069b      	lsls	r3, r3, #26
     a10:	d5fb      	bpl.n	a0a <UART0_send+0x12>
		U0THR = *BufferPtr;// в сдвиговый регистр положить данные
     a12:	7802      	ldrb	r2, [r0, #0]
     a14:	4b08      	ldr	r3, [pc, #32]	; (a38 <Stack_Size+0x28>)
		BufferPtr++;
		Length--;
     a16:	3901      	subs	r1, #1
     a18:	0409      	lsls	r1, r1, #16

	while ( Length != 0 )
	{
		// THRE status, contain valid data 
		while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
		U0THR = *BufferPtr;// в сдвиговый регистр положить данные
     a1a:	601a      	str	r2, [r3, #0]
		BufferPtr++;
     a1c:	3001      	adds	r0, #1
		Length--;
     a1e:	0c09      	lsrs	r1, r1, #16
     a20:	e7f1      	b.n	a06 <UART0_send+0xe>
	}
	U0IER |= (1 << RBR_Enable );      // Re-enable RBR 
     a22:	2201      	movs	r2, #1
     a24:	6823      	ldr	r3, [r4, #0]
     a26:	4313      	orrs	r3, r2
     a28:	6023      	str	r3, [r4, #0]

	return;
}
     a2a:	bc10      	pop	{r4}
     a2c:	bc01      	pop	{r0}
     a2e:	4700      	bx	r0
     a30:	e000c004 	.word	0xe000c004
     a34:	e000c014 	.word	0xe000c014
     a38:	e000c000 	.word	0xe000c000

00000a3c <process_command>:
	uint16_t high = hex_to_int(c >> 8) * 16;
	uint16_t low = hex_to_int(c & 0xFF);
	return high+low;
}
void process_command(char *cmd)
{
     a3c:	b538      	push	{r3, r4, r5, lr}
	uint16_t num;
	uint8_t lenth;
#ifdef GUI
#else
	if(strncmp(cmd, "start", 5) == 0)
     a3e:	4924      	ldr	r1, [pc, #144]	; (ad0 <process_command+0x94>)
     a40:	2205      	movs	r2, #5
	uint16_t high = hex_to_int(c >> 8) * 16;
	uint16_t low = hex_to_int(c & 0xFF);
	return high+low;
}
void process_command(char *cmd)
{
     a42:	1c04      	adds	r4, r0, #0
	uint16_t num;
	uint8_t lenth;
#ifdef GUI
#else
	if(strncmp(cmd, "start", 5) == 0)
     a44:	f000 fb14 	bl	1070 <strncmp>
     a48:	2800      	cmp	r0, #0
     a4a:	d10c      	bne.n	a66 <process_command+0x2a>
	{
		UART0_send("\nStarted\n", 9);
     a4c:	4821      	ldr	r0, [pc, #132]	; (ad4 <process_command+0x98>)
     a4e:	2109      	movs	r1, #9
     a50:	f7ff ffd2 	bl	9f8 <UART0_send>
		gpio_set(OP_AMP_PORT, OP_AMP_PIN);
     a54:	210d      	movs	r1, #13
     a56:	2002      	movs	r0, #2
     a58:	f7ff fe24 	bl	6a4 <gpio_set>
		led_set(LED2);
     a5c:	2001      	movs	r0, #1
     a5e:	f7ff fe0d 	bl	67c <led_set>
	/* FIO1SET |= 1 << ADC; */
	/* FIO1CLR |= 1 << ADC; */
	/* SPI0_send_1_byte(WRITE_MODE_REG, ADC); */
	/* SPI0_send_2_byte(MODE_REG_VAL, ADC); */
	/* FIO1SET |= 1 << ADC; */
		timer0_start();
     a62:	f000 fabd 	bl	fe0 <timer0_start>
	}    

	/* Turn off amplifier */
	if(strncmp(cmd, "stop", 4) == 0)
     a66:	1c20      	adds	r0, r4, #0
     a68:	491b      	ldr	r1, [pc, #108]	; (ad8 <process_command+0x9c>)
     a6a:	2204      	movs	r2, #4
     a6c:	f000 fb00 	bl	1070 <strncmp>
     a70:	2800      	cmp	r0, #0
     a72:	d10c      	bne.n	a8e <process_command+0x52>
	{
		UART0_send("\nStopped\n", 9);
     a74:	4819      	ldr	r0, [pc, #100]	; (adc <process_command+0xa0>)
     a76:	2109      	movs	r1, #9
     a78:	f7ff ffbe 	bl	9f8 <UART0_send>
		gpio_clear(OP_AMP_PORT, OP_AMP_PIN);
     a7c:	210d      	movs	r1, #13
     a7e:	2002      	movs	r0, #2
     a80:	f7ff fe32 	bl	6e8 <gpio_clear>
		led_clear(LED2);
     a84:	2001      	movs	r0, #1
     a86:	f7ff fe03 	bl	690 <led_clear>
		timer0_stop();
     a8a:	f000 fab9 	bl	1000 <timer0_stop>
	}
	/* Voltage setup  */
	if(strncmp(cmd, "set", 3) == 0)
     a8e:	1c20      	adds	r0, r4, #0
     a90:	4913      	ldr	r1, [pc, #76]	; (ae0 <process_command+0xa4>)
     a92:	2203      	movs	r2, #3
     a94:	f000 faec 	bl	1070 <strncmp>
     a98:	2800      	cmp	r0, #0
     a9a:	d10b      	bne.n	ab4 <process_command+0x78>
	{
	
		lenth = strlen(cmd+4)-1;
		num = atoi(cmd + 4);
     a9c:	1d20      	adds	r0, r4, #4
     a9e:	f000 fabf 	bl	1020 <atoi>
     aa2:	1c05      	adds	r5, r0, #0
		UART0_send("\nOK\n", 4);
     aa4:	2104      	movs	r1, #4
     aa6:	480f      	ldr	r0, [pc, #60]	; (ae4 <process_command+0xa8>)
     aa8:	f7ff ffa6 	bl	9f8 <UART0_send>
		/* UART0_send_byte(num >> 8); */
		/* UART0_send_byte(num); */
		dac_set_voltage(num);
     aac:	0428      	lsls	r0, r5, #16
     aae:	0c00      	lsrs	r0, r0, #16
     ab0:	f000 f95a 	bl	d68 <dac_set_voltage>
	}

	/* Manual  */
	if(strncmp(cmd, "help", 4) == 0)
     ab4:	1c20      	adds	r0, r4, #0
     ab6:	490c      	ldr	r1, [pc, #48]	; (ae8 <process_command+0xac>)
     ab8:	2204      	movs	r2, #4
     aba:	f000 fad9 	bl	1070 <strncmp>
     abe:	2800      	cmp	r0, #0
     ac0:	d103      	bne.n	aca <process_command+0x8e>
	{
		UART0_send(help_msg, sizeof(help_msg)-1);
     ac2:	480a      	ldr	r0, [pc, #40]	; (aec <process_command+0xb0>)
     ac4:	2186      	movs	r1, #134	; 0x86
     ac6:	f7ff ff97 	bl	9f8 <UART0_send>
	}
#endif
}
     aca:	bc38      	pop	{r3, r4, r5}
     acc:	bc01      	pop	{r0}
     ace:	4700      	bx	r0
     ad0:	00001509 	.word	0x00001509
     ad4:	0000150f 	.word	0x0000150f
     ad8:	00001519 	.word	0x00001519
     adc:	0000151e 	.word	0x0000151e
     ae0:	00001528 	.word	0x00001528
     ae4:	0000152c 	.word	0x0000152c
     ae8:	00001531 	.word	0x00001531
     aec:	00001470 	.word	0x00001470

00000af0 <SPI_ADC_data_transfers_16bit>:
	}
	return dat;
}

uint16_t SPI_ADC_data_transfers_16bit (uint16_t data)
{
     af0:	b530      	push	{r4, r5, lr}
     af2:	210f      	movs	r1, #15
     af4:	1c04      	adds	r4, r0, #0
	uint16_t dat = 0;
     af6:	2000      	movs	r0, #0
	//Write
	mask = 0x8000;
	for(i = 16;  i > 0 ; i--)
	{
		//SCLK
		FIO1PIN &= ~(1 << ADC_SCLK);
     af8:	4b12      	ldr	r3, [pc, #72]	; (b44 <SPI_ADC_data_transfers_16bit+0x54>)
     afa:	4a13      	ldr	r2, [pc, #76]	; (b48 <SPI_ADC_data_transfers_16bit+0x58>)
     afc:	681d      	ldr	r5, [r3, #0]
     afe:	402a      	ands	r2, r5
     b00:	601a      	str	r2, [r3, #0]
		/* if(data & mask) */
		if(data & (1 << (i - 1)))
     b02:	1c22      	adds	r2, r4, #0
     b04:	410a      	asrs	r2, r1
     b06:	07d2      	lsls	r2, r2, #31
     b08:	d504      	bpl.n	b14 <SPI_ADC_data_transfers_16bit+0x24>
			FIO1PIN |= 1 << ADC_DIN;
     b0a:	2580      	movs	r5, #128	; 0x80
     b0c:	681a      	ldr	r2, [r3, #0]
     b0e:	046d      	lsls	r5, r5, #17
     b10:	432a      	orrs	r2, r5
     b12:	e002      	b.n	b1a <SPI_ADC_data_transfers_16bit+0x2a>
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     b14:	681d      	ldr	r5, [r3, #0]
     b16:	4a0d      	ldr	r2, [pc, #52]	; (b4c <SPI_ADC_data_transfers_16bit+0x5c>)
     b18:	402a      	ands	r2, r5

		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
     b1a:	2580      	movs	r5, #128	; 0x80
		FIO1PIN &= ~(1 << ADC_SCLK);
		/* if(data & mask) */
		if(data & (1 << (i - 1)))
			FIO1PIN |= 1 << ADC_DIN;
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     b1c:	601a      	str	r2, [r3, #0]

		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
     b1e:	681a      	ldr	r2, [r3, #0]
     b20:	036d      	lsls	r5, r5, #13
     b22:	432a      	orrs	r2, r5
     b24:	601a      	str	r2, [r3, #0]
		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     b26:	681a      	ldr	r2, [r3, #0]
     b28:	2301      	movs	r3, #1
			dat |= 1 << (i - 1);
     b2a:	408b      	lsls	r3, r1
		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     b2c:	0212      	lsls	r2, r2, #8
     b2e:	d503      	bpl.n	b38 <SPI_ADC_data_transfers_16bit+0x48>
			dat |= 1 << (i - 1);
     b30:	4303      	orrs	r3, r0
     b32:	0418      	lsls	r0, r3, #16
     b34:	0c00      	lsrs	r0, r0, #16
     b36:	e000      	b.n	b3a <SPI_ADC_data_transfers_16bit+0x4a>
		else
			dat &= ~(1 << (i - 1));
     b38:	4398      	bics	r0, r3
	uint16_t mask;
	char i, j;

	//Write
	mask = 0x8000;
	for(i = 16;  i > 0 ; i--)
     b3a:	3901      	subs	r1, #1
     b3c:	d2dc      	bcs.n	af8 <SPI_ADC_data_transfers_16bit+0x8>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     b3e:	bc30      	pop	{r4, r5}
     b40:	bc02      	pop	{r1}
     b42:	4708      	bx	r1
     b44:	3fffc034 	.word	0x3fffc034
     b48:	ffefffff 	.word	0xffefffff
     b4c:	feffffff 	.word	0xfeffffff

00000b50 <SPI_ADC_data_transfers_8bit>:

unsigned char SPI_ADC_data_transfers_8bit (unsigned char data)
{
     b50:	b530      	push	{r4, r5, lr}
     b52:	2107      	movs	r1, #7
     b54:	1c04      	adds	r4, r0, #0
	unsigned char dat = 0;
     b56:	2000      	movs	r0, #0
	uint16_t mask = 0x8000;
	//Write
	for(i = 8;  i > 0 ; i--)
	{
		//SCLK
		FIO1PIN &= ~(1 << ADC_SCLK);
     b58:	4b12      	ldr	r3, [pc, #72]	; (ba4 <SPI_ADC_data_transfers_8bit+0x54>)
     b5a:	4a13      	ldr	r2, [pc, #76]	; (ba8 <SPI_ADC_data_transfers_8bit+0x58>)
     b5c:	681d      	ldr	r5, [r3, #0]
     b5e:	402a      	ands	r2, r5
     b60:	601a      	str	r2, [r3, #0]
		if(data & (1 << (i - 1)))
     b62:	1c22      	adds	r2, r4, #0
     b64:	410a      	asrs	r2, r1
     b66:	07d2      	lsls	r2, r2, #31
     b68:	d504      	bpl.n	b74 <SPI_ADC_data_transfers_8bit+0x24>
		/* if(data & mask) */
			FIO1PIN |= 1 << ADC_DIN;
     b6a:	2580      	movs	r5, #128	; 0x80
     b6c:	681a      	ldr	r2, [r3, #0]
     b6e:	046d      	lsls	r5, r5, #17
     b70:	432a      	orrs	r2, r5
     b72:	e002      	b.n	b7a <SPI_ADC_data_transfers_8bit+0x2a>
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     b74:	681d      	ldr	r5, [r3, #0]
     b76:	4a0d      	ldr	r2, [pc, #52]	; (bac <SPI_ADC_data_transfers_8bit+0x5c>)
     b78:	402a      	ands	r2, r5

		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
     b7a:	2580      	movs	r5, #128	; 0x80
		FIO1PIN &= ~(1 << ADC_SCLK);
		if(data & (1 << (i - 1)))
		/* if(data & mask) */
			FIO1PIN |= 1 << ADC_DIN;
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     b7c:	601a      	str	r2, [r3, #0]

		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
     b7e:	681a      	ldr	r2, [r3, #0]
     b80:	036d      	lsls	r5, r5, #13
     b82:	432a      	orrs	r2, r5
     b84:	601a      	str	r2, [r3, #0]
		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     b86:	681a      	ldr	r2, [r3, #0]
     b88:	2301      	movs	r3, #1
			dat |= 1 << (i - 1);
     b8a:	408b      	lsls	r3, r1
		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     b8c:	0212      	lsls	r2, r2, #8
     b8e:	d503      	bpl.n	b98 <SPI_ADC_data_transfers_8bit+0x48>
			dat |= 1 << (i - 1);
     b90:	4303      	orrs	r3, r0
     b92:	0618      	lsls	r0, r3, #24
     b94:	0e00      	lsrs	r0, r0, #24
     b96:	e000      	b.n	b9a <SPI_ADC_data_transfers_8bit+0x4a>
		else
			dat &= ~(1 << (i - 1));
     b98:	4398      	bics	r0, r3
	unsigned char dat = 0;
	char i, j;

	uint16_t mask = 0x8000;
	//Write
	for(i = 8;  i > 0 ; i--)
     b9a:	3901      	subs	r1, #1
     b9c:	d2dc      	bcs.n	b58 <SPI_ADC_data_transfers_8bit+0x8>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     b9e:	bc30      	pop	{r4, r5}
     ba0:	bc02      	pop	{r1}
     ba2:	4708      	bx	r1
     ba4:	3fffc034 	.word	0x3fffc034
     ba8:	ffefffff 	.word	0xffefffff
     bac:	feffffff 	.word	0xfeffffff

00000bb0 <SPI_DAC_data_transfers_16bit>:
uint16_t SPI_DAC_data_transfers_16bit (uint16_t data)
{
     bb0:	b570      	push	{r4, r5, r6, lr}
	uint16_t dat = 0;
	uint16_t mask;
	char i, j;

	//Write
	mask = 0x8000;
     bb2:	2480      	movs	r4, #128	; 0x80

	}  
	return dat;
}
uint16_t SPI_DAC_data_transfers_16bit (uint16_t data)
{
     bb4:	1c05      	adds	r5, r0, #0
     bb6:	210f      	movs	r1, #15
	uint16_t dat = 0;
     bb8:	2000      	movs	r0, #0
	uint16_t mask;
	char i, j;

	//Write
	mask = 0x8000;
     bba:	0224      	lsls	r4, r4, #8
	for(i = 16;  i > 0 ; i--)
	{
		FIO1PIN |= 1 << ADC_SCLK;
     bbc:	2680      	movs	r6, #128	; 0x80
     bbe:	4b12      	ldr	r3, [pc, #72]	; (c08 <SPI_DAC_data_transfers_16bit+0x58>)
     bc0:	681a      	ldr	r2, [r3, #0]
     bc2:	0376      	lsls	r6, r6, #13
     bc4:	4332      	orrs	r2, r6
     bc6:	601a      	str	r2, [r3, #0]
		if(data & mask)
     bc8:	4225      	tst	r5, r4
     bca:	d004      	beq.n	bd6 <SPI_DAC_data_transfers_16bit+0x26>
			FIO1PIN |= 1 << ADC_DIN;
     bcc:	2680      	movs	r6, #128	; 0x80
     bce:	681a      	ldr	r2, [r3, #0]
     bd0:	0476      	lsls	r6, r6, #17
     bd2:	4332      	orrs	r2, r6
     bd4:	e002      	b.n	bdc <SPI_DAC_data_transfers_16bit+0x2c>
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     bd6:	681e      	ldr	r6, [r3, #0]
     bd8:	4a0c      	ldr	r2, [pc, #48]	; (c0c <SPI_DAC_data_transfers_16bit+0x5c>)
     bda:	4032      	ands	r2, r6
     bdc:	601a      	str	r2, [r3, #0]

		//SCLK
		mask = mask >> 1;
		for (j = 0; j < 6; j++);
		FIO1PIN &= ~(1 << ADC_SCLK);
     bde:	4a0c      	ldr	r2, [pc, #48]	; (c10 <SPI_DAC_data_transfers_16bit+0x60>)
     be0:	681e      	ldr	r6, [r3, #0]
     be2:	4032      	ands	r2, r6
     be4:	601a      	str	r2, [r3, #0]

		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     be6:	681a      	ldr	r2, [r3, #0]
     be8:	2301      	movs	r3, #1
			FIO1PIN |= 1 << ADC_DIN;
		else
			FIO1PIN &= ~(1 << ADC_DIN);

		//SCLK
		mask = mask >> 1;
     bea:	0864      	lsrs	r4, r4, #1
		for (j = 0; j < 6; j++);
		FIO1PIN &= ~(1 << ADC_SCLK);

		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
			dat |= 1 << (i - 1);
     bec:	408b      	lsls	r3, r1
		mask = mask >> 1;
		for (j = 0; j < 6; j++);
		FIO1PIN &= ~(1 << ADC_SCLK);

		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     bee:	0212      	lsls	r2, r2, #8
     bf0:	d503      	bpl.n	bfa <SPI_DAC_data_transfers_16bit+0x4a>
			dat |= 1 << (i - 1);
     bf2:	4303      	orrs	r3, r0
     bf4:	0418      	lsls	r0, r3, #16
     bf6:	0c00      	lsrs	r0, r0, #16
     bf8:	e000      	b.n	bfc <SPI_DAC_data_transfers_16bit+0x4c>
		else
			dat &= ~(1 << (i - 1));
     bfa:	4398      	bics	r0, r3
	uint16_t mask;
	char i, j;

	//Write
	mask = 0x8000;
	for(i = 16;  i > 0 ; i--)
     bfc:	3901      	subs	r1, #1
     bfe:	d2dd      	bcs.n	bbc <SPI_DAC_data_transfers_16bit+0xc>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     c00:	bc70      	pop	{r4, r5, r6}
     c02:	bc02      	pop	{r1}
     c04:	4708      	bx	r1
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	3fffc034 	.word	0x3fffc034
     c0c:	feffffff 	.word	0xfeffffff
     c10:	ffefffff 	.word	0xffefffff

00000c14 <SPI0_send_2_byte>:
	}
	return dat;
}

uint16_t SPI0_send_2_byte(uint16_t data, uint8_t slave)
{
     c14:	b508      	push	{r3, lr}
	uint16_t dat;
	if (slave == ADC )
     c16:	2912      	cmp	r1, #18
     c18:	d102      	bne.n	c20 <SPI0_send_2_byte+0xc>
	{
	dat = SPI_ADC_data_transfers_16bit(data);
     c1a:	f7ff ff69 	bl	af0 <SPI_ADC_data_transfers_16bit>
     c1e:	e003      	b.n	c28 <SPI0_send_2_byte+0x14>
	}else if (slave == DAC)
     c20:	291d      	cmp	r1, #29
     c22:	d102      	bne.n	c2a <SPI0_send_2_byte+0x16>
	{
	dat = SPI_DAC_data_transfers_16bit(data);
     c24:	f7ff ffc4 	bl	bb0 <SPI_DAC_data_transfers_16bit>
     c28:	1c03      	adds	r3, r0, #0
	}
	return dat;
}
     c2a:	1c18      	adds	r0, r3, #0
     c2c:	bc08      	pop	{r3}
     c2e:	bc02      	pop	{r1}
     c30:	4708      	bx	r1

00000c32 <SPI_DAC_data_transfers_8bit>:
	}  
	return dat;
}

unsigned char SPI_DAC_data_transfers_8bit (unsigned char data)
{
     c32:	b530      	push	{r4, r5, lr}
     c34:	2107      	movs	r1, #7
     c36:	1c04      	adds	r4, r0, #0
	unsigned char dat = 0;
     c38:	2000      	movs	r0, #0
	char i, j;

	//Write
	for(i = 8;  i > 0 ; i--)
	{
		if(data & (1 << (i - 1)))
     c3a:	1c22      	adds	r2, r4, #0
     c3c:	410a      	asrs	r2, r1
     c3e:	4b12      	ldr	r3, [pc, #72]	; (c88 <SPI_DAC_data_transfers_8bit+0x56>)
     c40:	07d2      	lsls	r2, r2, #31
     c42:	d504      	bpl.n	c4e <SPI_DAC_data_transfers_8bit+0x1c>
			FIO1PIN |= 1 << ADC_DIN;
     c44:	2580      	movs	r5, #128	; 0x80
     c46:	681a      	ldr	r2, [r3, #0]
     c48:	046d      	lsls	r5, r5, #17
     c4a:	432a      	orrs	r2, r5
     c4c:	e002      	b.n	c54 <SPI_DAC_data_transfers_8bit+0x22>
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     c4e:	681d      	ldr	r5, [r3, #0]
     c50:	4a0e      	ldr	r2, [pc, #56]	; (c8c <SPI_DAC_data_transfers_8bit+0x5a>)
     c52:	402a      	ands	r2, r5

		//SCLK
		FIO1PIN |= 1 << ADC_SCLK;
     c54:	2580      	movs	r5, #128	; 0x80
	for(i = 8;  i > 0 ; i--)
	{
		if(data & (1 << (i - 1)))
			FIO1PIN |= 1 << ADC_DIN;
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     c56:	601a      	str	r2, [r3, #0]

		//SCLK
		FIO1PIN |= 1 << ADC_SCLK;
     c58:	681a      	ldr	r2, [r3, #0]
     c5a:	036d      	lsls	r5, r5, #13
     c5c:	432a      	orrs	r2, r5
     c5e:	601a      	str	r2, [r3, #0]
		for (j = 0; j < 6; j++);
		FIO1PIN &= ~(1 << ADC_SCLK);
     c60:	4a0b      	ldr	r2, [pc, #44]	; (c90 <SPI_DAC_data_transfers_8bit+0x5e>)
     c62:	681d      	ldr	r5, [r3, #0]
     c64:	402a      	ands	r2, r5
     c66:	601a      	str	r2, [r3, #0]

		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     c68:	681a      	ldr	r2, [r3, #0]
     c6a:	2301      	movs	r3, #1
			dat |= 1 << (i - 1);
     c6c:	408b      	lsls	r3, r1
		FIO1PIN |= 1 << ADC_SCLK;
		for (j = 0; j < 6; j++);
		FIO1PIN &= ~(1 << ADC_SCLK);

		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     c6e:	0212      	lsls	r2, r2, #8
     c70:	d503      	bpl.n	c7a <SPI_DAC_data_transfers_8bit+0x48>
			dat |= 1 << (i - 1);
     c72:	4303      	orrs	r3, r0
     c74:	0618      	lsls	r0, r3, #24
     c76:	0e00      	lsrs	r0, r0, #24
     c78:	e000      	b.n	c7c <SPI_DAC_data_transfers_8bit+0x4a>
		else
			dat &= ~(1 << (i - 1));
     c7a:	4398      	bics	r0, r3
{
	unsigned char dat = 0;
	char i, j;

	//Write
	for(i = 8;  i > 0 ; i--)
     c7c:	3901      	subs	r1, #1
     c7e:	d2dc      	bcs.n	c3a <SPI_DAC_data_transfers_8bit+0x8>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     c80:	bc30      	pop	{r4, r5}
     c82:	bc02      	pop	{r1}
     c84:	4708      	bx	r1
     c86:	46c0      	nop			; (mov r8, r8)
     c88:	3fffc034 	.word	0x3fffc034
     c8c:	feffffff 	.word	0xfeffffff
     c90:	ffefffff 	.word	0xffefffff

00000c94 <SPI0_send_1_byte>:
#include "spi.h"
/* #define DEBUG_SPI */


uint8_t SPI0_send_1_byte(uint8_t data, uint8_t slave)
{
     c94:	b508      	push	{r3, lr}
	uint8_t dat = 0;
	if (slave == ADC )
     c96:	2912      	cmp	r1, #18
     c98:	d102      	bne.n	ca0 <SPI0_send_1_byte+0xc>
	{
	dat = SPI_ADC_data_transfers_8bit(data);
     c9a:	f7ff ff59 	bl	b50 <SPI_ADC_data_transfers_8bit>
     c9e:	e004      	b.n	caa <SPI0_send_1_byte+0x16>
/* #define DEBUG_SPI */


uint8_t SPI0_send_1_byte(uint8_t data, uint8_t slave)
{
	uint8_t dat = 0;
     ca0:	2300      	movs	r3, #0
	if (slave == ADC )
	{
	dat = SPI_ADC_data_transfers_8bit(data);
	}else if (slave == DAC)
     ca2:	291d      	cmp	r1, #29
     ca4:	d102      	bne.n	cac <SPI0_send_1_byte+0x18>
	{
	dat = SPI_DAC_data_transfers_8bit(data);
     ca6:	f7ff ffc4 	bl	c32 <SPI_DAC_data_transfers_8bit>
     caa:	1c03      	adds	r3, r0, #0
	}
	return dat;
}
     cac:	1c18      	adds	r0, r3, #0
     cae:	bc08      	pop	{r3}
     cb0:	bc02      	pop	{r1}
     cb2:	4708      	bx	r1

00000cb4 <Delay>:
{
	int i, j;
	for(j = 0; j < value; j++)
		for(i = 0; i < 10; i++)
			i = i;
}
     cb4:	4770      	bx	lr

00000cb6 <adc_init>:
void adc_init(void)
{
	uint16_t dat = 0;
	/* ADC needs hight level at sclk in idle */
	FIO1PIN |= (1 << ADC_SCLK);
     cb6:	2180      	movs	r1, #128	; 0x80
	for(j = 0; j < value; j++)
		for(i = 0; i < 10; i++)
			i = i;
}
void adc_init(void)
{
     cb8:	b570      	push	{r4, r5, r6, lr}
	uint16_t dat = 0;
	/* ADC needs hight level at sclk in idle */
	FIO1PIN |= (1 << ADC_SCLK);
	
	/* Reset ADC */
	FIO1CLR |= 1 << ADC;
     cba:	2680      	movs	r6, #128	; 0x80
}
void adc_init(void)
{
	uint16_t dat = 0;
	/* ADC needs hight level at sclk in idle */
	FIO1PIN |= (1 << ADC_SCLK);
     cbc:	4a25      	ldr	r2, [pc, #148]	; (d54 <adc_init+0x9e>)
     cbe:	6813      	ldr	r3, [r2, #0]
     cc0:	0349      	lsls	r1, r1, #13
     cc2:	430b      	orrs	r3, r1
     cc4:	6013      	str	r3, [r2, #0]
	
	/* Reset ADC */
	FIO1CLR |= 1 << ADC;
     cc6:	4d24      	ldr	r5, [pc, #144]	; (d58 <adc_init+0xa2>)
     cc8:	682b      	ldr	r3, [r5, #0]
     cca:	02f6      	lsls	r6, r6, #11
     ccc:	4333      	orrs	r3, r6
     cce:	602b      	str	r3, [r5, #0]
	SPI0_send_1_byte(0xFF, ADC);
     cd0:	2112      	movs	r1, #18
     cd2:	20ff      	movs	r0, #255	; 0xff
     cd4:	f7ff ffde 	bl	c94 <SPI0_send_1_byte>
	SPI0_send_1_byte(0xFF, ADC);
     cd8:	2112      	movs	r1, #18
     cda:	20ff      	movs	r0, #255	; 0xff
	SPI0_send_1_byte(0xFF, ADC);
	SPI0_send_1_byte(0xFF, ADC);
	FIO1SET |= 1 << ADC;
     cdc:	4c1f      	ldr	r4, [pc, #124]	; (d5c <adc_init+0xa6>)
	FIO1PIN |= (1 << ADC_SCLK);
	
	/* Reset ADC */
	FIO1CLR |= 1 << ADC;
	SPI0_send_1_byte(0xFF, ADC);
	SPI0_send_1_byte(0xFF, ADC);
     cde:	f7ff ffd9 	bl	c94 <SPI0_send_1_byte>
	SPI0_send_1_byte(0xFF, ADC);
     ce2:	2112      	movs	r1, #18
     ce4:	20ff      	movs	r0, #255	; 0xff
     ce6:	f7ff ffd5 	bl	c94 <SPI0_send_1_byte>
	SPI0_send_1_byte(0xFF, ADC);
     cea:	2112      	movs	r1, #18
     cec:	20ff      	movs	r0, #255	; 0xff
     cee:	f7ff ffd1 	bl	c94 <SPI0_send_1_byte>
	FIO1SET |= 1 << ADC;
     cf2:	6823      	ldr	r3, [r4, #0]
     cf4:	4333      	orrs	r3, r6
     cf6:	6023      	str	r3, [r4, #0]

	/* Delay because adc needs 500us after reset sequence */
	for (dat = 0; dat < 2000; dat++);

	FIO1CLR |= 1 << ADC;
     cf8:	682b      	ldr	r3, [r5, #0]
     cfa:	4333      	orrs	r3, r6
     cfc:	602b      	str	r3, [r5, #0]
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
     cfe:	2112      	movs	r1, #18
     d00:	2010      	movs	r0, #16
     d02:	f7ff ffc7 	bl	c94 <SPI0_send_1_byte>
	SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);
     d06:	2112      	movs	r1, #18
     d08:	4815      	ldr	r0, [pc, #84]	; (d60 <adc_init+0xaa>)
     d0a:	f7ff ff83 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     d0e:	6823      	ldr	r3, [r4, #0]
     d10:	4333      	orrs	r3, r6
     d12:	6023      	str	r3, [r4, #0]

	for (dat = 0; dat < 2000; dat++);

	FIO1CLR |= 1 << ADC;
     d14:	682b      	ldr	r3, [r5, #0]
     d16:	4333      	orrs	r3, r6
     d18:	602b      	str	r3, [r5, #0]
	SPI0_send_1_byte(WRITE_MODE_REG, ADC);
     d1a:	2112      	movs	r1, #18
     d1c:	2008      	movs	r0, #8
     d1e:	f7ff ffb9 	bl	c94 <SPI0_send_1_byte>
	SPI0_send_2_byte(MODE_REG_VAL, ADC);
     d22:	2112      	movs	r1, #18
     d24:	2001      	movs	r0, #1
     d26:	f7ff ff75 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     d2a:	6823      	ldr	r3, [r4, #0]
     d2c:	431e      	orrs	r6, r3
     d2e:	6026      	str	r6, [r4, #0]

	FIO1CLR |= 1 << DAC;
     d30:	2680      	movs	r6, #128	; 0x80
     d32:	682b      	ldr	r3, [r5, #0]
     d34:	05b6      	lsls	r6, r6, #22
     d36:	4333      	orrs	r3, r6
     d38:	602b      	str	r3, [r5, #0]
	SPI0_send_2_byte((0x1000 | 578), DAC);
     d3a:	211d      	movs	r1, #29
     d3c:	4809      	ldr	r0, [pc, #36]	; (d64 <adc_init+0xae>)
     d3e:	f7ff ff69 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << DAC;
     d42:	6823      	ldr	r3, [r4, #0]
     d44:	4333      	orrs	r3, r6
     d46:	6023      	str	r3, [r4, #0]

	/* Switch on green led to indicate successful  initialization */
	led_set(LED1);
     d48:	2000      	movs	r0, #0
     d4a:	f7ff fc97 	bl	67c <led_set>

}
     d4e:	bc70      	pop	{r4, r5, r6}
     d50:	bc01      	pop	{r0}
     d52:	4700      	bx	r0
     d54:	3fffc034 	.word	0x3fffc034
     d58:	3fffc03c 	.word	0x3fffc03c
     d5c:	3fffc038 	.word	0x3fffc038
     d60:	00001001 	.word	0x00001001
     d64:	00001242 	.word	0x00001242

00000d68 <dac_set_voltage>:

void dac_set_voltage(uint16_t voltage)
{
     d68:	b510      	push	{r4, lr}
	/* SPI0_send_2_byte((voltage | DAC_LOAD_CMD)); */
	FIO1CLR |= 1 << DAC;
     d6a:	2480      	movs	r4, #128	; 0x80
     d6c:	4a08      	ldr	r2, [pc, #32]	; (d90 <dac_set_voltage+0x28>)
     d6e:	6813      	ldr	r3, [r2, #0]
     d70:	05a4      	lsls	r4, r4, #22
     d72:	4323      	orrs	r3, r4
     d74:	6013      	str	r3, [r2, #0]
	SPI0_send_2_byte((0x1000 | voltage), DAC);
     d76:	2380      	movs	r3, #128	; 0x80
     d78:	015b      	lsls	r3, r3, #5
     d7a:	4318      	orrs	r0, r3
     d7c:	211d      	movs	r1, #29
     d7e:	f7ff ff49 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << DAC;
     d82:	4a04      	ldr	r2, [pc, #16]	; (d94 <dac_set_voltage+0x2c>)
     d84:	6813      	ldr	r3, [r2, #0]
     d86:	4323      	orrs	r3, r4
     d88:	6013      	str	r3, [r2, #0]
}
     d8a:	bc10      	pop	{r4}
     d8c:	bc01      	pop	{r0}
     d8e:	4700      	bx	r0
     d90:	3fffc03c 	.word	0x3fffc03c
     d94:	3fffc038 	.word	0x3fffc038

00000d98 <adc_read_current>:

uint16_t adc_read_current(void)
{
     d98:	b570      	push	{r4, r5, r6, lr}
	uint16_t current;
	/* Need to select proper channel */
	FIO1CLR |= 1 << ADC;
     d9a:	2580      	movs	r5, #128	; 0x80
     d9c:	4e11      	ldr	r6, [pc, #68]	; (de4 <adc_read_current+0x4c>)
     d9e:	6833      	ldr	r3, [r6, #0]
     da0:	02ed      	lsls	r5, r5, #11
     da2:	432b      	orrs	r3, r5
     da4:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
     da6:	2112      	movs	r1, #18
     da8:	2010      	movs	r0, #16
     daa:	f7ff ff73 	bl	c94 <SPI0_send_1_byte>
	SPI0_send_2_byte(CONF_REG_VAL, ADC);
     dae:	2080      	movs	r0, #128	; 0x80
	FIO1SET |= 1 << ADC;
     db0:	4c0d      	ldr	r4, [pc, #52]	; (de8 <adc_read_current+0x50>)
{
	uint16_t current;
	/* Need to select proper channel */
	FIO1CLR |= 1 << ADC;
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
	SPI0_send_2_byte(CONF_REG_VAL, ADC);
     db2:	2112      	movs	r1, #18
     db4:	0140      	lsls	r0, r0, #5
     db6:	f7ff ff2d 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     dba:	6823      	ldr	r3, [r4, #0]
     dbc:	432b      	orrs	r3, r5
     dbe:	6023      	str	r3, [r4, #0]

	for (current = 0; current < 200; current++);
	FIO1CLR |= 1 << ADC;
     dc0:	6833      	ldr	r3, [r6, #0]
     dc2:	432b      	orrs	r3, r5
     dc4:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(READ_DATA_REG, ADC);
     dc6:	2112      	movs	r1, #18
     dc8:	2058      	movs	r0, #88	; 0x58
     dca:	f7ff ff63 	bl	c94 <SPI0_send_1_byte>
	current = SPI0_send_2_byte(0xFFFF, ADC);
     dce:	2112      	movs	r1, #18
     dd0:	4806      	ldr	r0, [pc, #24]	; (dec <adc_read_current+0x54>)
     dd2:	f7ff ff1f 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     dd6:	6823      	ldr	r3, [r4, #0]
     dd8:	431d      	orrs	r5, r3
     dda:	6025      	str	r5, [r4, #0]

	return current;
}
     ddc:	bc70      	pop	{r4, r5, r6}
     dde:	bc02      	pop	{r1}
     de0:	4708      	bx	r1
     de2:	46c0      	nop			; (mov r8, r8)
     de4:	3fffc03c 	.word	0x3fffc03c
     de8:	3fffc038 	.word	0x3fffc038
     dec:	0000ffff 	.word	0x0000ffff

00000df0 <adc_read_voltage>:

uint16_t adc_read_voltage(void)
{
     df0:	b570      	push	{r4, r5, r6, lr}
	uint16_t voltage;
	/* Need to select proper channel */
	FIO1CLR |= 1 << ADC;
     df2:	2580      	movs	r5, #128	; 0x80
     df4:	4e10      	ldr	r6, [pc, #64]	; (e38 <adc_read_voltage+0x48>)
     df6:	6833      	ldr	r3, [r6, #0]
     df8:	02ed      	lsls	r5, r5, #11
     dfa:	432b      	orrs	r3, r5
     dfc:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
	SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);	// | 1 - select 2 channel
	FIO1SET |= 1 << ADC;
     dfe:	4c0f      	ldr	r4, [pc, #60]	; (e3c <adc_read_voltage+0x4c>)
uint16_t adc_read_voltage(void)
{
	uint16_t voltage;
	/* Need to select proper channel */
	FIO1CLR |= 1 << ADC;
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
     e00:	2112      	movs	r1, #18
     e02:	2010      	movs	r0, #16
     e04:	f7ff ff46 	bl	c94 <SPI0_send_1_byte>
	SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);	// | 1 - select 2 channel
     e08:	2112      	movs	r1, #18
     e0a:	480d      	ldr	r0, [pc, #52]	; (e40 <adc_read_voltage+0x50>)
     e0c:	f7ff ff02 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     e10:	6823      	ldr	r3, [r4, #0]
     e12:	432b      	orrs	r3, r5
     e14:	6023      	str	r3, [r4, #0]
	for (voltage = 0; voltage < 200; voltage ++);

	FIO1CLR |= 1 << ADC;
     e16:	6833      	ldr	r3, [r6, #0]
     e18:	432b      	orrs	r3, r5
     e1a:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(READ_DATA_REG, ADC);
     e1c:	2112      	movs	r1, #18
     e1e:	2058      	movs	r0, #88	; 0x58
     e20:	f7ff ff38 	bl	c94 <SPI0_send_1_byte>
	voltage = SPI0_send_2_byte(0xFFFF, ADC);
     e24:	2112      	movs	r1, #18
     e26:	4807      	ldr	r0, [pc, #28]	; (e44 <adc_read_voltage+0x54>)
     e28:	f7ff fef4 	bl	c14 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     e2c:	6823      	ldr	r3, [r4, #0]
     e2e:	431d      	orrs	r5, r3
     e30:	6025      	str	r5, [r4, #0]

	return voltage;

}
     e32:	bc70      	pop	{r4, r5, r6}
     e34:	bc02      	pop	{r1}
     e36:	4708      	bx	r1
     e38:	3fffc03c 	.word	0x3fffc03c
     e3c:	3fffc038 	.word	0x3fffc038
     e40:	00001001 	.word	0x00001001
     e44:	0000ffff 	.word	0x0000ffff

00000e48 <Isr_TIM0>:
extern uint8_t channel;
extern uint16_t volts, curr;
void Isr_TIM0(void)
{
	uint16_t dat;
	T0IR = 0x3F;
     e48:	223f      	movs	r2, #63	; 0x3f
	uint8_t data;
	uint8_t num = 5;
	char *volt_ascii[5];
	char *curr_ascii[5];
	FIO1PIN |= (1 << ADC_SCLK);
     e4a:	2180      	movs	r1, #128	; 0x80
extern uint8_t channel;
extern uint16_t volts, curr;
void Isr_TIM0(void)
{
	uint16_t dat;
	T0IR = 0x3F;
     e4c:	4b3e      	ldr	r3, [pc, #248]	; (f48 <VIC_VectAddr+0x48>)
extern void gpio_set(uint8_t port, uint8_t pin);
extern void gpio_clear(uint8_t port, uint8_t pin);
extern uint8_t channel;
extern uint16_t volts, curr;
void Isr_TIM0(void)
{
     e4e:	b570      	push	{r4, r5, r6, lr}
	uint16_t dat;
	T0IR = 0x3F;
     e50:	601a      	str	r2, [r3, #0]
	uint8_t data;
	uint8_t num = 5;
	char *volt_ascii[5];
	char *curr_ascii[5];
	FIO1PIN |= (1 << ADC_SCLK);
     e52:	4a3e      	ldr	r2, [pc, #248]	; (f4c <VIC_VectAddr+0x4c>)
     e54:	6813      	ldr	r3, [r2, #0]
     e56:	0349      	lsls	r1, r1, #13
     e58:	430b      	orrs	r3, r1
	if (channel == 1)
     e5a:	4c3d      	ldr	r4, [pc, #244]	; (f50 <VIC_VectAddr+0x50>)
	T0IR = 0x3F;
	uint8_t data;
	uint8_t num = 5;
	char *volt_ascii[5];
	char *curr_ascii[5];
	FIO1PIN |= (1 << ADC_SCLK);
     e5c:	6013      	str	r3, [r2, #0]
	if (channel == 1)
     e5e:	7823      	ldrb	r3, [r4, #0]
extern void gpio_set(uint8_t port, uint8_t pin);
extern void gpio_clear(uint8_t port, uint8_t pin);
extern uint8_t channel;
extern uint16_t volts, curr;
void Isr_TIM0(void)
{
     e60:	b08a      	sub	sp, #40	; 0x28
     e62:	1c25      	adds	r5, r4, #0
	uint8_t data;
	uint8_t num = 5;
	char *volt_ascii[5];
	char *curr_ascii[5];
	FIO1PIN |= (1 << ADC_SCLK);
	if (channel == 1)
     e64:	2b01      	cmp	r3, #1
     e66:	d14d      	bne.n	f04 <VIC_VectAddr+0x4>
	{
		volts = adc_read_voltage();
     e68:	f7ff ffc2 	bl	df0 <adc_read_voltage>
     e6c:	4c39      	ldr	r4, [pc, #228]	; (f54 <VIC_VectAddr+0x54>)
		UART0_send("\nOutput voltage: ",17 );
     e6e:	2111      	movs	r1, #17
	char *volt_ascii[5];
	char *curr_ascii[5];
	FIO1PIN |= (1 << ADC_SCLK);
	if (channel == 1)
	{
		volts = adc_read_voltage();
     e70:	8020      	strh	r0, [r4, #0]
		UART0_send("\nOutput voltage: ",17 );
     e72:	4839      	ldr	r0, [pc, #228]	; (f58 <VIC_VectAddr+0x58>)
     e74:	f7ff fdc0 	bl	9f8 <UART0_send>

		if (volts < 10000)
     e78:	4e38      	ldr	r6, [pc, #224]	; (f5c <VIC_VectAddr+0x5c>)
     e7a:	8820      	ldrh	r0, [r4, #0]
void Isr_TIM0(void)
{
	uint16_t dat;
	T0IR = 0x3F;
	uint8_t data;
	uint8_t num = 5;
     e7c:	2405      	movs	r4, #5
	if (channel == 1)
	{
		volts = adc_read_voltage();
		UART0_send("\nOutput voltage: ",17 );

		if (volts < 10000)
     e7e:	42b0      	cmp	r0, r6
     e80:	d80c      	bhi.n	e9c <Isr_TIM0+0x54>
			num = 4;
		if (volts < 1000)
     e82:	4b37      	ldr	r3, [pc, #220]	; (f60 <VIC_VectAddr+0x60>)
	{
		volts = adc_read_voltage();
		UART0_send("\nOutput voltage: ",17 );

		if (volts < 10000)
			num = 4;
     e84:	3c01      	subs	r4, #1
		if (volts < 1000)
     e86:	4298      	cmp	r0, r3
     e88:	d808      	bhi.n	e9c <Isr_TIM0+0x54>
			num = 3;
     e8a:	3c01      	subs	r4, #1
		if (volts < 100)
     e8c:	2863      	cmp	r0, #99	; 0x63
     e8e:	d805      	bhi.n	e9c <Isr_TIM0+0x54>
			num = 2;
     e90:	2400      	movs	r4, #0
     e92:	2309      	movs	r3, #9
     e94:	2102      	movs	r1, #2
     e96:	4283      	cmp	r3, r0
     e98:	4164      	adcs	r4, r4
     e9a:	1b0c      	subs	r4, r1, r4
		if (volts < 10)
			num = 1;
		UART0_send(itoa(volts, volt_ascii,10), num);
     e9c:	220a      	movs	r2, #10
     e9e:	4669      	mov	r1, sp
     ea0:	f000 f8e0 	bl	1064 <itoa>
     ea4:	0421      	lsls	r1, r4, #16
     ea6:	0c09      	lsrs	r1, r1, #16
     ea8:	f7ff fda6 	bl	9f8 <UART0_send>
		UART0_send("\nCurrent: ",10 );
     eac:	482d      	ldr	r0, [pc, #180]	; (f64 <VIC_VectAddr+0x64>)
     eae:	210a      	movs	r1, #10
     eb0:	f7ff fda2 	bl	9f8 <UART0_send>
		if (curr < 10000)
     eb4:	4b2c      	ldr	r3, [pc, #176]	; (f68 <VIC_VectAddr+0x68>)
     eb6:	8818      	ldrh	r0, [r3, #0]
     eb8:	42b0      	cmp	r0, r6
     eba:	d80c      	bhi.n	ed6 <Isr_TIM0+0x8e>
			num = 4;
		if (curr < 1000)
     ebc:	4b28      	ldr	r3, [pc, #160]	; (f60 <VIC_VectAddr+0x60>)
		if (volts < 10)
			num = 1;
		UART0_send(itoa(volts, volt_ascii,10), num);
		UART0_send("\nCurrent: ",10 );
		if (curr < 10000)
			num = 4;
     ebe:	2404      	movs	r4, #4
		if (curr < 1000)
     ec0:	4298      	cmp	r0, r3
     ec2:	d808      	bhi.n	ed6 <Isr_TIM0+0x8e>
			num = 3;
     ec4:	3c01      	subs	r4, #1
		if (curr < 100)
     ec6:	2863      	cmp	r0, #99	; 0x63
     ec8:	d805      	bhi.n	ed6 <Isr_TIM0+0x8e>
			num = 2;
     eca:	2400      	movs	r4, #0
     ecc:	2309      	movs	r3, #9
     ece:	2102      	movs	r1, #2
     ed0:	4283      	cmp	r3, r0
     ed2:	4164      	adcs	r4, r4
     ed4:	1b0c      	subs	r4, r1, r4
		if (curr < 10)
			num = 1;
		UART0_send(itoa(curr, curr_ascii,10), num);
     ed6:	220a      	movs	r2, #10
     ed8:	a905      	add	r1, sp, #20
     eda:	f000 f8c3 	bl	1064 <itoa>
     ede:	0421      	lsls	r1, r4, #16
     ee0:	0c09      	lsrs	r1, r1, #16
     ee2:	f7ff fd89 	bl	9f8 <UART0_send>
		channel = 0;
     ee6:	2300      	movs	r3, #0
		/* Need to select proper channel */
		FIO1CLR |= 1 << ADC;
     ee8:	2480      	movs	r4, #128	; 0x80
		if (curr < 100)
			num = 2;
		if (curr < 10)
			num = 1;
		UART0_send(itoa(curr, curr_ascii,10), num);
		channel = 0;
     eea:	702b      	strb	r3, [r5, #0]
		/* Need to select proper channel */
		FIO1CLR |= 1 << ADC;
     eec:	4a1f      	ldr	r2, [pc, #124]	; (f6c <VIC_VectAddr+0x6c>)
     eee:	6813      	ldr	r3, [r2, #0]
     ef0:	02e4      	lsls	r4, r4, #11
     ef2:	4323      	orrs	r3, r4
     ef4:	6013      	str	r3, [r2, #0]
		SPI0_send_1_byte(WRITE_CONF_REG, ADC);
     ef6:	2010      	movs	r0, #16
     ef8:	2112      	movs	r1, #18
     efa:	f7ff fecb 	bl	c94 <SPI0_send_1_byte>
		SPI0_send_2_byte(CONF_REG_VAL, ADC);
     efe:	2080      	movs	r0, #128	; 0x80
     f00:	0140      	lsls	r0, r0, #5
     f02:	e012      	b.n	f2a <VIC_VectAddr+0x2a>
		FIO1SET |= 1 << ADC;
	}else if (channel == 0)
     f04:	2b00      	cmp	r3, #0
     f06:	d117      	bne.n	f38 <VIC_VectAddr+0x38>
	{
		curr = adc_read_current();
     f08:	f7ff ff46 	bl	d98 <adc_read_current>
     f0c:	4b16      	ldr	r3, [pc, #88]	; (f68 <VIC_VectAddr+0x68>)
     f0e:	8018      	strh	r0, [r3, #0]
		channel = 1;
     f10:	2301      	movs	r3, #1
     f12:	7023      	strb	r3, [r4, #0]
		/* Need to select proper channel */
		FIO1CLR |= 1 << ADC;
     f14:	2480      	movs	r4, #128	; 0x80
     f16:	4a15      	ldr	r2, [pc, #84]	; (f6c <VIC_VectAddr+0x6c>)
     f18:	6813      	ldr	r3, [r2, #0]
     f1a:	02e4      	lsls	r4, r4, #11
     f1c:	4323      	orrs	r3, r4
     f1e:	6013      	str	r3, [r2, #0]
		SPI0_send_1_byte(WRITE_CONF_REG, ADC);
     f20:	2010      	movs	r0, #16
     f22:	2112      	movs	r1, #18
     f24:	f7ff feb6 	bl	c94 <SPI0_send_1_byte>
		SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);
     f28:	4811      	ldr	r0, [pc, #68]	; (f70 <VIC_VectAddr+0x70>)
     f2a:	2112      	movs	r1, #18
     f2c:	f7ff fe72 	bl	c14 <SPI0_send_2_byte>
		FIO1SET |= 1 << ADC;
     f30:	4a10      	ldr	r2, [pc, #64]	; (f74 <VIC_VectAddr+0x74>)
     f32:	6813      	ldr	r3, [r2, #0]
     f34:	4323      	orrs	r3, r4
     f36:	6013      	str	r3, [r2, #0]
	}
	VICVectAddr = 0;
     f38:	2200      	movs	r2, #0
     f3a:	4b0f      	ldr	r3, [pc, #60]	; (f78 <VIC_VectAddr+0x78>)
     f3c:	601a      	str	r2, [r3, #0]
}
     f3e:	b00a      	add	sp, #40	; 0x28
     f40:	bc70      	pop	{r4, r5, r6}
     f42:	bc01      	pop	{r0}
     f44:	4700      	bx	r0
     f46:	46c0      	nop			; (mov r8, r8)
     f48:	e0004000 	.word	0xe0004000
     f4c:	3fffc034 	.word	0x3fffc034
     f50:	40000000 	.word	0x40000000
     f54:	40000546 	.word	0x40000546
     f58:	00001536 	.word	0x00001536
     f5c:	0000270f 	.word	0x0000270f
     f60:	000003e7 	.word	0x000003e7
     f64:	00001548 	.word	0x00001548
     f68:	40000544 	.word	0x40000544
     f6c:	3fffc03c 	.word	0x3fffc03c
     f70:	00001001 	.word	0x00001001
     f74:	3fffc038 	.word	0x3fffc038
     f78:	ffffff00 	.word	0xffffff00

00000f7c <timer0_init>:
void timer0_init(void)
{
	PCONP |= (1 << 1);	/* Power on tim0 */
     f7c:	2102      	movs	r1, #2
     f7e:	4a0f      	ldr	r2, [pc, #60]	; (fbc <timer0_init+0x40>)
		FIO1SET |= 1 << ADC;
	}
	VICVectAddr = 0;
}
void timer0_init(void)
{
     f80:	b508      	push	{r3, lr}
	PCONP |= (1 << 1);	/* Power on tim0 */
     f82:	6813      	ldr	r3, [r2, #0]
     f84:	430b      	orrs	r3, r1
     f86:	6013      	str	r3, [r2, #0]
	T0TCR = 0;	/* Disable tim0 */
     f88:	2300      	movs	r3, #0
     f8a:	4a0d      	ldr	r2, [pc, #52]	; (fc0 <timer0_init+0x44>)
     f8c:	6013      	str	r3, [r2, #0]

	T0IR = (1 << 0);	/* Channel 0 match interrupt */
     f8e:	4a0d      	ldr	r2, [pc, #52]	; (fc4 <timer0_init+0x48>)
     f90:	3901      	subs	r1, #1
     f92:	6011      	str	r1, [r2, #0]
	T0MCR = 3;
     f94:	4a0c      	ldr	r2, [pc, #48]	; (fc8 <timer0_init+0x4c>)
     f96:	3102      	adds	r1, #2
     f98:	6011      	str	r1, [r2, #0]
	T0CTCR = 0;
     f9a:	4a0c      	ldr	r2, [pc, #48]	; (fcc <timer0_init+0x50>)
     f9c:	6013      	str	r3, [r2, #0]
	T0PR = 25;	/* Prescaler */
     f9e:	2219      	movs	r2, #25
     fa0:	4b0b      	ldr	r3, [pc, #44]	; (fd0 <timer0_init+0x54>)
     fa2:	601a      	str	r2, [r3, #0]
	T0MR0 = 72000;	/* Top value (5 Hz) */
     fa4:	4a0b      	ldr	r2, [pc, #44]	; (fd4 <timer0_init+0x58>)
     fa6:	4b0c      	ldr	r3, [pc, #48]	; (fd8 <timer0_init+0x5c>)
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
     fa8:	2004      	movs	r0, #4

	T0IR = (1 << 0);	/* Channel 0 match interrupt */
	T0MCR = 3;
	T0CTCR = 0;
	T0PR = 25;	/* Prescaler */
	T0MR0 = 72000;	/* Top value (5 Hz) */
     faa:	601a      	str	r2, [r3, #0]
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
     fac:	490b      	ldr	r1, [pc, #44]	; (fdc <timer0_init+0x60>)
     fae:	220f      	movs	r2, #15
     fb0:	f7ff fc24 	bl	7fc <RegisterIrq>
}
     fb4:	bc08      	pop	{r3}
     fb6:	bc01      	pop	{r0}
     fb8:	4700      	bx	r0
     fba:	46c0      	nop			; (mov r8, r8)
     fbc:	e01fc0c4 	.word	0xe01fc0c4
     fc0:	e0004004 	.word	0xe0004004
     fc4:	e0004000 	.word	0xe0004000
     fc8:	e0004014 	.word	0xe0004014
     fcc:	e0004070 	.word	0xe0004070
     fd0:	e000400c 	.word	0xe000400c
     fd4:	00011940 	.word	0x00011940
     fd8:	e0004018 	.word	0xe0004018
     fdc:	00000e49 	.word	0x00000e49

00000fe0 <timer0_start>:

void timer0_start(void)
{
	T0TCR |= 1;
     fe0:	2101      	movs	r1, #1
     fe2:	4a06      	ldr	r2, [pc, #24]	; (ffc <timer0_start+0x1c>)
	T0MR0 = 72000;	/* Top value (5 Hz) */
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
}

void timer0_start(void)
{
     fe4:	b508      	push	{r3, lr}
	T0TCR |= 1;
     fe6:	6813      	ldr	r3, [r2, #0]
     fe8:	430b      	orrs	r3, r1
     fea:	6013      	str	r3, [r2, #0]
	gpio_set(OP_AMP_PORT, OP_AMP_PIN);
     fec:	2002      	movs	r0, #2
     fee:	310c      	adds	r1, #12
     ff0:	f7ff fb58 	bl	6a4 <gpio_set>
}
     ff4:	bc08      	pop	{r3}
     ff6:	bc01      	pop	{r0}
     ff8:	4700      	bx	r0
     ffa:	46c0      	nop			; (mov r8, r8)
     ffc:	e0004004 	.word	0xe0004004

00001000 <timer0_stop>:

void timer0_stop(void)
{
	T0TCR &= ~1;
    1000:	2101      	movs	r1, #1
    1002:	4a06      	ldr	r2, [pc, #24]	; (101c <timer0_stop+0x1c>)
	T0TCR |= 1;
	gpio_set(OP_AMP_PORT, OP_AMP_PIN);
}

void timer0_stop(void)
{
    1004:	b508      	push	{r3, lr}
	T0TCR &= ~1;
    1006:	6813      	ldr	r3, [r2, #0]
    1008:	438b      	bics	r3, r1
    100a:	6013      	str	r3, [r2, #0]
	gpio_clear(OP_AMP_PORT, OP_AMP_PIN);
    100c:	2002      	movs	r0, #2
    100e:	310c      	adds	r1, #12
    1010:	f7ff fb6a 	bl	6e8 <gpio_clear>
}
    1014:	bc08      	pop	{r3}
    1016:	bc01      	pop	{r0}
    1018:	4700      	bx	r0
    101a:	46c0      	nop			; (mov r8, r8)
    101c:	e0004004 	.word	0xe0004004

00001020 <atoi>:
    1020:	b508      	push	{r3, lr}
    1022:	2100      	movs	r1, #0
    1024:	220a      	movs	r2, #10
    1026:	f000 f92b 	bl	1280 <strtol>
    102a:	bc08      	pop	{r3}
    102c:	bc02      	pop	{r1}
    102e:	4708      	bx	r1

00001030 <__itoa>:
    1030:	1e93      	subs	r3, r2, #2
    1032:	b510      	push	{r4, lr}
    1034:	2b22      	cmp	r3, #34	; 0x22
    1036:	d811      	bhi.n	105c <__itoa+0x2c>
    1038:	2a0a      	cmp	r2, #10
    103a:	d10d      	bne.n	1058 <__itoa+0x28>
    103c:	2800      	cmp	r0, #0
    103e:	da0b      	bge.n	1058 <__itoa+0x28>
    1040:	232d      	movs	r3, #45	; 0x2d
    1042:	4240      	negs	r0, r0
    1044:	700b      	strb	r3, [r1, #0]
    1046:	3b2c      	subs	r3, #44	; 0x2c
    1048:	1c0c      	adds	r4, r1, #0
    104a:	18c9      	adds	r1, r1, r3
    104c:	f000 f928 	bl	12a0 <__utoa>
    1050:	1c20      	adds	r0, r4, #0
    1052:	bc10      	pop	{r4}
    1054:	bc02      	pop	{r1}
    1056:	4708      	bx	r1
    1058:	2300      	movs	r3, #0
    105a:	e7f5      	b.n	1048 <__itoa+0x18>
    105c:	2300      	movs	r3, #0
    105e:	2000      	movs	r0, #0
    1060:	700b      	strb	r3, [r1, #0]
    1062:	e7f6      	b.n	1052 <__itoa+0x22>

00001064 <itoa>:
    1064:	b508      	push	{r3, lr}
    1066:	f7ff ffe3 	bl	1030 <__itoa>
    106a:	bc08      	pop	{r3}
    106c:	bc02      	pop	{r1}
    106e:	4708      	bx	r1

00001070 <strncmp>:
    1070:	1c03      	adds	r3, r0, #0
    1072:	b530      	push	{r4, r5, lr}
    1074:	2000      	movs	r0, #0
    1076:	2a00      	cmp	r2, #0
    1078:	d03a      	beq.n	10f0 <strncmp+0x80>
    107a:	1c1c      	adds	r4, r3, #0
    107c:	430c      	orrs	r4, r1
    107e:	07a4      	lsls	r4, r4, #30
    1080:	d120      	bne.n	10c4 <strncmp+0x54>
    1082:	2a03      	cmp	r2, #3
    1084:	d91e      	bls.n	10c4 <strncmp+0x54>
    1086:	681c      	ldr	r4, [r3, #0]
    1088:	680d      	ldr	r5, [r1, #0]
    108a:	42ac      	cmp	r4, r5
    108c:	d11a      	bne.n	10c4 <strncmp+0x54>
    108e:	3a04      	subs	r2, #4
    1090:	2a00      	cmp	r2, #0
    1092:	d02d      	beq.n	10f0 <strncmp+0x80>
    1094:	4d1a      	ldr	r5, [pc, #104]	; (1100 <strncmp+0x90>)
    1096:	1965      	adds	r5, r4, r5
    1098:	43a5      	bics	r5, r4
    109a:	1c2c      	adds	r4, r5, #0
    109c:	4d19      	ldr	r5, [pc, #100]	; (1104 <strncmp+0x94>)
    109e:	422c      	tst	r4, r5
    10a0:	d00c      	beq.n	10bc <strncmp+0x4c>
    10a2:	e025      	b.n	10f0 <strncmp+0x80>
    10a4:	6818      	ldr	r0, [r3, #0]
    10a6:	680c      	ldr	r4, [r1, #0]
    10a8:	42a0      	cmp	r0, r4
    10aa:	d10b      	bne.n	10c4 <strncmp+0x54>
    10ac:	3a04      	subs	r2, #4
    10ae:	2a00      	cmp	r2, #0
    10b0:	d021      	beq.n	10f6 <strncmp+0x86>
    10b2:	4c13      	ldr	r4, [pc, #76]	; (1100 <strncmp+0x90>)
    10b4:	1904      	adds	r4, r0, r4
    10b6:	4384      	bics	r4, r0
    10b8:	422c      	tst	r4, r5
    10ba:	d11c      	bne.n	10f6 <strncmp+0x86>
    10bc:	3304      	adds	r3, #4
    10be:	3104      	adds	r1, #4
    10c0:	2a03      	cmp	r2, #3
    10c2:	d8ef      	bhi.n	10a4 <strncmp+0x34>
    10c4:	781d      	ldrb	r5, [r3, #0]
    10c6:	7808      	ldrb	r0, [r1, #0]
    10c8:	3a01      	subs	r2, #1
    10ca:	4285      	cmp	r5, r0
    10cc:	d115      	bne.n	10fa <strncmp+0x8a>
    10ce:	2a00      	cmp	r2, #0
    10d0:	d011      	beq.n	10f6 <strncmp+0x86>
    10d2:	2d00      	cmp	r5, #0
    10d4:	d104      	bne.n	10e0 <strncmp+0x70>
    10d6:	e00e      	b.n	10f6 <strncmp+0x86>
    10d8:	2c00      	cmp	r4, #0
    10da:	d00c      	beq.n	10f6 <strncmp+0x86>
    10dc:	2a00      	cmp	r2, #0
    10de:	d00a      	beq.n	10f6 <strncmp+0x86>
    10e0:	3301      	adds	r3, #1
    10e2:	3101      	adds	r1, #1
    10e4:	781c      	ldrb	r4, [r3, #0]
    10e6:	7808      	ldrb	r0, [r1, #0]
    10e8:	3a01      	subs	r2, #1
    10ea:	4284      	cmp	r4, r0
    10ec:	d0f4      	beq.n	10d8 <strncmp+0x68>
    10ee:	1a20      	subs	r0, r4, r0
    10f0:	bc30      	pop	{r4, r5}
    10f2:	bc02      	pop	{r1}
    10f4:	4708      	bx	r1
    10f6:	2000      	movs	r0, #0
    10f8:	e7fa      	b.n	10f0 <strncmp+0x80>
    10fa:	1c2c      	adds	r4, r5, #0
    10fc:	1a20      	subs	r0, r4, r0
    10fe:	e7f7      	b.n	10f0 <strncmp+0x80>
    1100:	fefefeff 	.word	0xfefefeff
    1104:	80808080 	.word	0x80808080

00001108 <_strtol_r>:
    1108:	b5f0      	push	{r4, r5, r6, r7, lr}
    110a:	464d      	mov	r5, r9
    110c:	4656      	mov	r6, sl
    110e:	465f      	mov	r7, fp
    1110:	4644      	mov	r4, r8
    1112:	b4f0      	push	{r4, r5, r6, r7}
    1114:	1c1e      	adds	r6, r3, #0
    1116:	4b58      	ldr	r3, [pc, #352]	; (1278 <_strtol_r+0x170>)
    1118:	b085      	sub	sp, #20
    111a:	9102      	str	r1, [sp, #8]
    111c:	681d      	ldr	r5, [r3, #0]
    111e:	9003      	str	r0, [sp, #12]
    1120:	1c0b      	adds	r3, r1, #0
    1122:	4691      	mov	r9, r2
    1124:	2108      	movs	r1, #8
    1126:	e000      	b.n	112a <_strtol_r+0x22>
    1128:	1c3b      	adds	r3, r7, #0
    112a:	781c      	ldrb	r4, [r3, #0]
    112c:	192a      	adds	r2, r5, r4
    112e:	7852      	ldrb	r2, [r2, #1]
    1130:	1c5f      	adds	r7, r3, #1
    1132:	4211      	tst	r1, r2
    1134:	d1f8      	bne.n	1128 <_strtol_r+0x20>
    1136:	2c2d      	cmp	r4, #45	; 0x2d
    1138:	d100      	bne.n	113c <_strtol_r+0x34>
    113a:	e072      	b.n	1222 <_strtol_r+0x11a>
    113c:	2200      	movs	r2, #0
    113e:	9201      	str	r2, [sp, #4]
    1140:	2c2b      	cmp	r4, #43	; 0x2b
    1142:	d100      	bne.n	1146 <_strtol_r+0x3e>
    1144:	e07f      	b.n	1246 <_strtol_r+0x13e>
    1146:	2310      	movs	r3, #16
    1148:	1c32      	adds	r2, r6, #0
    114a:	46b0      	mov	r8, r6
    114c:	439a      	bics	r2, r3
    114e:	d10a      	bne.n	1166 <_strtol_r+0x5e>
    1150:	4273      	negs	r3, r6
    1152:	4173      	adcs	r3, r6
    1154:	2c30      	cmp	r4, #48	; 0x30
    1156:	d100      	bne.n	115a <_strtol_r+0x52>
    1158:	e078      	b.n	124c <_strtol_r+0x144>
    115a:	2b00      	cmp	r3, #0
    115c:	d100      	bne.n	1160 <_strtol_r+0x58>
    115e:	e088      	b.n	1272 <_strtol_r+0x16a>
    1160:	230a      	movs	r3, #10
    1162:	260a      	movs	r6, #10
    1164:	4698      	mov	r8, r3
    1166:	4a45      	ldr	r2, [pc, #276]	; (127c <_strtol_r+0x174>)
    1168:	4694      	mov	ip, r2
    116a:	9b01      	ldr	r3, [sp, #4]
    116c:	4463      	add	r3, ip
    116e:	1c18      	adds	r0, r3, #0
    1170:	4641      	mov	r1, r8
    1172:	469a      	mov	sl, r3
    1174:	f000 f96c 	bl	1450 <____aeabi_uidivmod_from_thumb>
    1178:	4650      	mov	r0, sl
    117a:	468b      	mov	fp, r1
    117c:	4641      	mov	r1, r8
    117e:	f000 f96b 	bl	1458 <____aeabi_uidiv_from_thumb>
    1182:	2204      	movs	r2, #4
    1184:	4684      	mov	ip, r0
    1186:	4692      	mov	sl, r2
    1188:	1c32      	adds	r2, r6, #0
    118a:	1c3b      	adds	r3, r7, #0
    118c:	1c2e      	adds	r6, r5, #0
    118e:	2000      	movs	r0, #0
    1190:	4665      	mov	r5, ip
    1192:	2100      	movs	r1, #0
    1194:	4694      	mov	ip, r2
    1196:	e012      	b.n	11be <_strtol_r+0xb6>
    1198:	3c30      	subs	r4, #48	; 0x30
    119a:	45a4      	cmp	ip, r4
    119c:	dd1d      	ble.n	11da <_strtol_r+0xd2>
    119e:	2800      	cmp	r0, #0
    11a0:	db09      	blt.n	11b6 <_strtol_r+0xae>
    11a2:	428d      	cmp	r5, r1
    11a4:	d307      	bcc.n	11b6 <_strtol_r+0xae>
    11a6:	2201      	movs	r2, #1
    11a8:	455c      	cmp	r4, fp
    11aa:	dc00      	bgt.n	11ae <_strtol_r+0xa6>
    11ac:	2200      	movs	r2, #0
    11ae:	0612      	lsls	r2, r2, #24
    11b0:	d02c      	beq.n	120c <_strtol_r+0x104>
    11b2:	42a9      	cmp	r1, r5
    11b4:	d12a      	bne.n	120c <_strtol_r+0x104>
    11b6:	2001      	movs	r0, #1
    11b8:	4240      	negs	r0, r0
    11ba:	781c      	ldrb	r4, [r3, #0]
    11bc:	3301      	adds	r3, #1
    11be:	4657      	mov	r7, sl
    11c0:	1932      	adds	r2, r6, r4
    11c2:	7852      	ldrb	r2, [r2, #1]
    11c4:	4217      	tst	r7, r2
    11c6:	d1e7      	bne.n	1198 <_strtol_r+0x90>
    11c8:	2703      	movs	r7, #3
    11ca:	403a      	ands	r2, r7
    11cc:	d005      	beq.n	11da <_strtol_r+0xd2>
    11ce:	2a01      	cmp	r2, #1
    11d0:	d021      	beq.n	1216 <_strtol_r+0x10e>
    11d2:	2257      	movs	r2, #87	; 0x57
    11d4:	1aa4      	subs	r4, r4, r2
    11d6:	45a4      	cmp	ip, r4
    11d8:	dce1      	bgt.n	119e <_strtol_r+0x96>
    11da:	1c42      	adds	r2, r0, #1
    11dc:	d026      	beq.n	122c <_strtol_r+0x124>
    11de:	9c01      	ldr	r4, [sp, #4]
    11e0:	4262      	negs	r2, r4
    11e2:	4051      	eors	r1, r2
    11e4:	46a4      	mov	ip, r4
    11e6:	464a      	mov	r2, r9
    11e8:	4461      	add	r1, ip
    11ea:	2a00      	cmp	r2, #0
    11ec:	d039      	beq.n	1262 <_strtol_r+0x15a>
    11ee:	2800      	cmp	r0, #0
    11f0:	d114      	bne.n	121c <_strtol_r+0x114>
    11f2:	1c08      	adds	r0, r1, #0
    11f4:	9b02      	ldr	r3, [sp, #8]
    11f6:	464a      	mov	r2, r9
    11f8:	6013      	str	r3, [r2, #0]
    11fa:	b005      	add	sp, #20
    11fc:	bc3c      	pop	{r2, r3, r4, r5}
    11fe:	4690      	mov	r8, r2
    1200:	4699      	mov	r9, r3
    1202:	46a2      	mov	sl, r4
    1204:	46ab      	mov	fp, r5
    1206:	bcf0      	pop	{r4, r5, r6, r7}
    1208:	bc02      	pop	{r1}
    120a:	4708      	bx	r1
    120c:	4642      	mov	r2, r8
    120e:	434a      	muls	r2, r1
    1210:	2001      	movs	r0, #1
    1212:	18a1      	adds	r1, r4, r2
    1214:	e7d1      	b.n	11ba <_strtol_r+0xb2>
    1216:	2237      	movs	r2, #55	; 0x37
    1218:	1aa4      	subs	r4, r4, r2
    121a:	e7dc      	b.n	11d6 <_strtol_r+0xce>
    121c:	1c08      	adds	r0, r1, #0
    121e:	3b01      	subs	r3, #1
    1220:	e7e9      	b.n	11f6 <_strtol_r+0xee>
    1222:	1c9f      	adds	r7, r3, #2
    1224:	785c      	ldrb	r4, [r3, #1]
    1226:	2301      	movs	r3, #1
    1228:	9301      	str	r3, [sp, #4]
    122a:	e78c      	b.n	1146 <_strtol_r+0x3e>
    122c:	4913      	ldr	r1, [pc, #76]	; (127c <_strtol_r+0x174>)
    122e:	468c      	mov	ip, r1
    1230:	9a01      	ldr	r2, [sp, #4]
    1232:	4462      	add	r2, ip
    1234:	1c10      	adds	r0, r2, #0
    1236:	2222      	movs	r2, #34	; 0x22
    1238:	9903      	ldr	r1, [sp, #12]
    123a:	600a      	str	r2, [r1, #0]
    123c:	464a      	mov	r2, r9
    123e:	2a00      	cmp	r2, #0
    1240:	d0db      	beq.n	11fa <_strtol_r+0xf2>
    1242:	3b01      	subs	r3, #1
    1244:	e7d7      	b.n	11f6 <_strtol_r+0xee>
    1246:	1c9f      	adds	r7, r3, #2
    1248:	785c      	ldrb	r4, [r3, #1]
    124a:	e77c      	b.n	1146 <_strtol_r+0x3e>
    124c:	2120      	movs	r1, #32
    124e:	783a      	ldrb	r2, [r7, #0]
    1250:	438a      	bics	r2, r1
    1252:	2a58      	cmp	r2, #88	; 0x58
    1254:	d107      	bne.n	1266 <_strtol_r+0x15e>
    1256:	2310      	movs	r3, #16
    1258:	787c      	ldrb	r4, [r7, #1]
    125a:	4698      	mov	r8, r3
    125c:	3702      	adds	r7, #2
    125e:	2610      	movs	r6, #16
    1260:	e781      	b.n	1166 <_strtol_r+0x5e>
    1262:	1c08      	adds	r0, r1, #0
    1264:	e7c9      	b.n	11fa <_strtol_r+0xf2>
    1266:	2b00      	cmp	r3, #0
    1268:	d003      	beq.n	1272 <_strtol_r+0x16a>
    126a:	2308      	movs	r3, #8
    126c:	2608      	movs	r6, #8
    126e:	4698      	mov	r8, r3
    1270:	e779      	b.n	1166 <_strtol_r+0x5e>
    1272:	46b0      	mov	r8, r6
    1274:	e777      	b.n	1166 <_strtol_r+0x5e>
    1276:	46c0      	nop			; (mov r8, r8)
    1278:	40000004 	.word	0x40000004
    127c:	7fffffff 	.word	0x7fffffff

00001280 <strtol>:
    1280:	b538      	push	{r3, r4, r5, lr}
    1282:	1c05      	adds	r5, r0, #0
    1284:	1c0c      	adds	r4, r1, #0
    1286:	1c13      	adds	r3, r2, #0
    1288:	4a04      	ldr	r2, [pc, #16]	; (129c <strtol+0x1c>)
    128a:	1c29      	adds	r1, r5, #0
    128c:	6810      	ldr	r0, [r2, #0]
    128e:	1c22      	adds	r2, r4, #0
    1290:	f7ff ff3a 	bl	1108 <_strtol_r>
    1294:	bc38      	pop	{r3, r4, r5}
    1296:	bc02      	pop	{r1}
    1298:	4708      	bx	r1
    129a:	46c0      	nop			; (mov r8, r8)
    129c:	40000430 	.word	0x40000430

000012a0 <__utoa>:
    12a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    12a2:	4657      	mov	r7, sl
    12a4:	4645      	mov	r5, r8
    12a6:	464e      	mov	r6, r9
    12a8:	b4e0      	push	{r5, r6, r7}
    12aa:	b08a      	sub	sp, #40	; 0x28
    12ac:	4690      	mov	r8, r2
    12ae:	466a      	mov	r2, sp
    12b0:	4b1e      	ldr	r3, [pc, #120]	; (132c <__utoa+0x8c>)
    12b2:	1c0d      	adds	r5, r1, #0
    12b4:	1c06      	adds	r6, r0, #0
    12b6:	cb13      	ldmia	r3!, {r0, r1, r4}
    12b8:	c213      	stmia	r2!, {r0, r1, r4}
    12ba:	cb13      	ldmia	r3!, {r0, r1, r4}
    12bc:	c213      	stmia	r2!, {r0, r1, r4}
    12be:	cb13      	ldmia	r3!, {r0, r1, r4}
    12c0:	c213      	stmia	r2!, {r0, r1, r4}
    12c2:	781b      	ldrb	r3, [r3, #0]
    12c4:	7013      	strb	r3, [r2, #0]
    12c6:	4643      	mov	r3, r8
    12c8:	3b02      	subs	r3, #2
    12ca:	46ea      	mov	sl, sp
    12cc:	1c2f      	adds	r7, r5, #0
    12ce:	2400      	movs	r4, #0
    12d0:	2b22      	cmp	r3, #34	; 0x22
    12d2:	d901      	bls.n	12d8 <__utoa+0x38>
    12d4:	e026      	b.n	1324 <__utoa+0x84>
    12d6:	464c      	mov	r4, r9
    12d8:	1c63      	adds	r3, r4, #1
    12da:	1c30      	adds	r0, r6, #0
    12dc:	4641      	mov	r1, r8
    12de:	4699      	mov	r9, r3
    12e0:	f000 f8b6 	bl	1450 <____aeabi_uidivmod_from_thumb>
    12e4:	4653      	mov	r3, sl
    12e6:	5c5b      	ldrb	r3, [r3, r1]
    12e8:	1c30      	adds	r0, r6, #0
    12ea:	703b      	strb	r3, [r7, #0]
    12ec:	4641      	mov	r1, r8
    12ee:	f000 f8b3 	bl	1458 <____aeabi_uidiv_from_thumb>
    12f2:	3701      	adds	r7, #1
    12f4:	1e06      	subs	r6, r0, #0
    12f6:	d1ee      	bne.n	12d6 <__utoa+0x36>
    12f8:	464b      	mov	r3, r9
    12fa:	54e8      	strb	r0, [r5, r3]
    12fc:	2300      	movs	r3, #0
    12fe:	2c00      	cmp	r4, #0
    1300:	d007      	beq.n	1312 <__utoa+0x72>
    1302:	5cea      	ldrb	r2, [r5, r3]
    1304:	5d29      	ldrb	r1, [r5, r4]
    1306:	54e9      	strb	r1, [r5, r3]
    1308:	552a      	strb	r2, [r5, r4]
    130a:	3301      	adds	r3, #1
    130c:	3c01      	subs	r4, #1
    130e:	42a3      	cmp	r3, r4
    1310:	dbf7      	blt.n	1302 <__utoa+0x62>
    1312:	1c28      	adds	r0, r5, #0
    1314:	b00a      	add	sp, #40	; 0x28
    1316:	bc1c      	pop	{r2, r3, r4}
    1318:	4690      	mov	r8, r2
    131a:	4699      	mov	r9, r3
    131c:	46a2      	mov	sl, r4
    131e:	bcf0      	pop	{r4, r5, r6, r7}
    1320:	bc02      	pop	{r1}
    1322:	4708      	bx	r1
    1324:	702c      	strb	r4, [r5, #0]
    1326:	2000      	movs	r0, #0
    1328:	e7f4      	b.n	1314 <__utoa+0x74>
    132a:	46c0      	nop			; (mov r8, r8)
    132c:	00001554 	.word	0x00001554

00001330 <__aeabi_uidiv>:
    1330:	e2512001 	subs	r2, r1, #1
    1334:	012fff1e 	bxeq	lr
    1338:	3a000036 	bcc	1418 <__aeabi_uidiv+0xe8>
    133c:	e1500001 	cmp	r0, r1
    1340:	9a000022 	bls	13d0 <__aeabi_uidiv+0xa0>
    1344:	e1110002 	tst	r1, r2
    1348:	0a000023 	beq	13dc <__aeabi_uidiv+0xac>
    134c:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    1350:	01a01181 	lsleq	r1, r1, #3
    1354:	03a03008 	moveq	r3, #8
    1358:	13a03001 	movne	r3, #1
    135c:	e3510201 	cmp	r1, #268435456	; 0x10000000
    1360:	31510000 	cmpcc	r1, r0
    1364:	31a01201 	lslcc	r1, r1, #4
    1368:	31a03203 	lslcc	r3, r3, #4
    136c:	3afffffa 	bcc	135c <__aeabi_uidiv+0x2c>
    1370:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    1374:	31510000 	cmpcc	r1, r0
    1378:	31a01081 	lslcc	r1, r1, #1
    137c:	31a03083 	lslcc	r3, r3, #1
    1380:	3afffffa 	bcc	1370 <__aeabi_uidiv+0x40>
    1384:	e3a02000 	mov	r2, #0
    1388:	e1500001 	cmp	r0, r1
    138c:	20400001 	subcs	r0, r0, r1
    1390:	21822003 	orrcs	r2, r2, r3
    1394:	e15000a1 	cmp	r0, r1, lsr #1
    1398:	204000a1 	subcs	r0, r0, r1, lsr #1
    139c:	218220a3 	orrcs	r2, r2, r3, lsr #1
    13a0:	e1500121 	cmp	r0, r1, lsr #2
    13a4:	20400121 	subcs	r0, r0, r1, lsr #2
    13a8:	21822123 	orrcs	r2, r2, r3, lsr #2
    13ac:	e15001a1 	cmp	r0, r1, lsr #3
    13b0:	204001a1 	subcs	r0, r0, r1, lsr #3
    13b4:	218221a3 	orrcs	r2, r2, r3, lsr #3
    13b8:	e3500000 	cmp	r0, #0
    13bc:	11b03223 	lsrsne	r3, r3, #4
    13c0:	11a01221 	lsrne	r1, r1, #4
    13c4:	1affffef 	bne	1388 <__aeabi_uidiv+0x58>
    13c8:	e1a00002 	mov	r0, r2
    13cc:	e12fff1e 	bx	lr
    13d0:	03a00001 	moveq	r0, #1
    13d4:	13a00000 	movne	r0, #0
    13d8:	e12fff1e 	bx	lr
    13dc:	e3510801 	cmp	r1, #65536	; 0x10000
    13e0:	21a01821 	lsrcs	r1, r1, #16
    13e4:	23a02010 	movcs	r2, #16
    13e8:	33a02000 	movcc	r2, #0
    13ec:	e3510c01 	cmp	r1, #256	; 0x100
    13f0:	21a01421 	lsrcs	r1, r1, #8
    13f4:	22822008 	addcs	r2, r2, #8
    13f8:	e3510010 	cmp	r1, #16
    13fc:	21a01221 	lsrcs	r1, r1, #4
    1400:	22822004 	addcs	r2, r2, #4
    1404:	e3510004 	cmp	r1, #4
    1408:	82822003 	addhi	r2, r2, #3
    140c:	908220a1 	addls	r2, r2, r1, lsr #1
    1410:	e1a00230 	lsr	r0, r0, r2
    1414:	e12fff1e 	bx	lr
    1418:	e12fff1f 	bx	pc
    141c:	e1a00000 	nop			; (mov r0, r0)
    1420:	e3500000 	cmp	r0, #0
    1424:	13e00000 	mvnne	r0, #0
    1428:	ea00000c 	b	1460 <____aeabi_idiv0_from_arm>

0000142c <__aeabi_uidivmod>:
    142c:	e3510000 	cmp	r1, #0
    1430:	0afffff8 	beq	1418 <__aeabi_uidiv+0xe8>
    1434:	e92d4003 	push	{r0, r1, lr}
    1438:	ebffffbc 	bl	1330 <__aeabi_uidiv>
    143c:	e8bd4006 	pop	{r1, r2, lr}
    1440:	e0030092 	mul	r3, r2, r0
    1444:	e0411003 	sub	r1, r1, r3
    1448:	e12fff1e 	bx	lr

0000144c <__aeabi_idiv0>:
    144c:	4770      	bx	lr
    144e:	46c0      	nop			; (mov r8, r8)

00001450 <____aeabi_uidivmod_from_thumb>:
    1450:	4778      	bx	pc
    1452:	46c0      	nop			; (mov r8, r8)
    1454:	eafffff4 	b	142c <__aeabi_uidivmod>

00001458 <____aeabi_uidiv_from_thumb>:
    1458:	4778      	bx	pc
    145a:	46c0      	nop			; (mov r8, r8)
    145c:	eaffffb3 	b	1330 <__aeabi_uidiv>

00001460 <____aeabi_idiv0_from_arm>:
    1460:	e59fc000 	ldr	ip, [pc]	; 1468 <____aeabi_idiv0_from_arm+0x8>
    1464:	e12fff1c 	bx	ip
    1468:	0000144d 	.word	0x0000144d
    146c:	00000000 	.word	0x00000000

00001470 <help_msg>:
    1470:	7a616c50 7020616d 65626f72 6e6f6320     Plazma probe con
    1480:	6c6f7274 0a72656c 61735520 0a3a6567     troller. Usage:.
    1490:	20202020 72617473 202d2074 72617473         start - star
    14a0:	656d2074 72757361 6e656d65 200a7374     t measurements. 
    14b0:	73202020 20706f74 6966202d 6873696e        stop - finish
    14c0:	61656d20 65727573 746e656d 20200a73      measurements.  
    14d0:	65732020 763c2074 61746c6f 203e6567       set <voltage> 
    14e0:	7270202d 2065626f 746c6f76 20656761     - probe voltage 
    14f0:	75746573 0a000a70 2043504c 74696e69     setup...LPC init
    1500:	696c6169 0a64657a 61747300 0a007472     ialized..start..
    1510:	72617453 0a646574 6f747300 530a0070     Started..stop..S
    1520:	70706f74 000a6465 00746573 0a4b4f0a     topped..set..OK.
    1530:	6c656800 4f0a0070 75707475 6f762074     .help..Output vo
    1540:	6761746c 00203a65 7275430a 746e6572     ltage: ..Current
    1550:	0000203a 33323130 37363534 62613938     : ..0123456789ab
    1560:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
    1570:	76757473 7a797877 00000000              stuvwxyz....

0000157c <_ctype_>:
    157c:	20202000 20202020 28282020 20282828     .         ((((( 
    158c:	20202020 20202020 20202020 20202020                     
    159c:	10108820 10101010 10101010 10101010      ...............
    15ac:	04040410 04040404 10040404 10101010     ................
    15bc:	41411010 41414141 01010101 01010101     ..AAAAAA........
    15cc:	01010101 01010101 01010101 10101010     ................
    15dc:	42421010 42424242 02020202 02020202     ..BBBBBB........
    15ec:	02020202 02020202 02020202 10101010     ................
    15fc:	00000020 00000000 00000000 00000000      ...............
	...
    1680:	00000043                                C...
