
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005336                       # Number of seconds simulated
sim_ticks                                  5336273000                       # Number of ticks simulated
final_tick                                 5336273000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 321007                       # Simulator instruction rate (inst/s)
host_op_rate                                   702336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128754066                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810536                       # Number of bytes of host memory used
host_seconds                                    41.45                       # Real time elapsed on the host
sim_insts                                    13304289                       # Number of instructions simulated
sim_ops                                      29108632                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            20224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               31616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20224                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               316                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               178                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  494                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             3789911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             2134823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                5924734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        3789911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3789911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            3789911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            2134823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               5924734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          494                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   31616                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    31616                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5336102000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    494                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      296                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      133                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          110                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     264.145455                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    167.436818                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    284.254920                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            40     36.36%     36.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           32     29.09%     65.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     14.55%     80.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            4      3.64%     83.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            3      2.73%     86.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      2.73%     89.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.82%     90.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.82%     92.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      7.27%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           110                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       9887750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 19150250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2470000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20015.69                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38765.69                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          5.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       5.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.05                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.05                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       375                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.91                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    10801825.91                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.91                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2056320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4089180                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                193440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         15123810                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2884320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1269222240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1298574525                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.348593                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5326671250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        317000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5286124500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7511500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7341000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     33153000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1470840                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3327660                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                232320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         15003540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3289440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1269408840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1297599495                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.165875                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5328262500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        432000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5286902500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8566000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5627250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     32919250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  302830                       # Number of BP lookups
system.cpu.branchPred.condPredicted            302830                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               568                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               302492                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     231                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 80                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          302492                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             100340                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           202152                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          444                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4501852                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1901653                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            61                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            14                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1101981                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           135                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5336274                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1111272                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13314765                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      302830                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100571                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4210006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1330                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           406                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1101879                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   317                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5322413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.473123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.491680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1417824     26.64%     26.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      234      0.00%     26.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   100264      1.88%     28.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100215      1.88%     30.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      294      0.01%     30.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   100163      1.88%     32.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   200170      3.76%     36.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   300191      5.64%     41.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3103058     58.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5322413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056749                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.495143                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1410162                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  7687                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3903384                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   515                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    665                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               29127841                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    665                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1410488                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4176                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            623                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3903508                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2953                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               29126004                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     51                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2802                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            32128053                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              72263999                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         31936909                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          20902446                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              32109364                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    18689                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1549                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4502538                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1902250                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            499995                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           139483                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   29122379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  29117687                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                97                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           13825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        20185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             71                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5322413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         5.470768                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.853664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17239      0.32%      0.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              201287      3.78%      4.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              201006      3.78%      7.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              400588      7.53%     15.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              400715      7.53%     22.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1500505     28.19%     51.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              800560     15.04%     66.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1000225     18.79%     84.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              800288     15.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5322413                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     153     57.95%     57.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     57.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     57.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    66     25.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     13      4.92%     87.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      9.47%     97.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 3      1.14%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      1.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            200310      0.69%      0.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9712948     33.36%     34.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100012      0.34%     34.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1400032      4.81%     39.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            11300525     38.81%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1001802      3.44%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              801619      2.75%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3500287     12.02%     96.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1100152      3.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               29117687                       # Type of FU issued
system.cpu.iq.rate                           5.456558                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         264                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000009                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29556116                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12133561                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12115199                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            34002032                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17002786                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     17000768                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11916592                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                17001049                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           800017                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1771                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1229                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    665                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1786                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2056                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            29122458                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                73                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4502538                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1902250                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2050                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             99                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          648                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  747                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              29116580                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4501846                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1107                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6403497                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   301422                       # Number of branches executed
system.cpu.iew.exec_stores                    1901651                       # Number of stores executed
system.cpu.iew.exec_rate                     5.456350                       # Inst execution rate
system.cpu.iew.wb_sent                       29116245                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      29115967                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  23610529                       # num instructions producing a value
system.cpu.iew.wb_consumers                  45815931                       # num instructions consuming a value
system.cpu.iew.wb_rate                       5.456235                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.515334                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           13825                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               601                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5320131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     5.471413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.012171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       116887      2.20%      2.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1001254     18.82%     21.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       500636      9.41%     30.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       100567      1.89%     32.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          335      0.01%     32.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       400141      7.52%     39.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       400016      7.52%     47.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           96      0.00%     47.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2800199     52.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5320131                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             13304289                       # Number of instructions committed
system.cpu.commit.committedOps               29108632                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6401788                       # Number of memory references committed
system.cpu.commit.loads                       4500767                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     300935                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   17000302                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  16508495                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       200039      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9706661     33.35%     34.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100005      0.34%     34.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1400021      4.81%     39.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       11300118     38.82%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1000741      3.44%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         800869      2.75%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3500026     12.02%     96.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1100152      3.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          29108632                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2800199                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     31642389                       # The number of ROB reads
system.cpu.rob.rob_writes                    58247229                       # The number of ROB writes
system.cpu.timesIdled                             188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           13861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    13304289                       # Number of Instructions Simulated
system.cpu.committedOps                      29108632                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.401094                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.401094                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.493180                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.493180                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 31921260                       # number of integer regfile reads
system.cpu.int_regfile_writes                13912318                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  20900825                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 15900596                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10606876                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2304128                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8807641                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           156.611933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5602509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          31298.932961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   156.611933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.152941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.152941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.174805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11205747                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11205747                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3701579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3701579                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1900930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1900930                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       5602509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5602509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5602509                       # number of overall hits
system.cpu.dcache.overall_hits::total         5602509                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           183                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          275                       # number of overall misses
system.cpu.dcache.overall_misses::total           275                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19763000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9955000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     29718000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29718000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     29718000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29718000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3701762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3701762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1901022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1901022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5602784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5602784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5602784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5602784                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000048                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 107994.535519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107994.535519                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 108206.521739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108206.521739                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 108065.454545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108065.454545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 108065.454545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108065.454545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          448                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           95                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           96                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9688000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9688000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21379000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21379000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 132852.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 132852.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106461.538462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106461.538462                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 119435.754190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119435.754190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 119435.754190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119435.754190                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               133                       # number of replacements
system.cpu.icache.tags.tagsinuse           210.466743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1101422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3192.527536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   210.466743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.822136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.822136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2204103                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2204103                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1101422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1101422                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1101422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1101422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1101422                       # number of overall hits
system.cpu.icache.overall_hits::total         1101422                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           457                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          457                       # number of overall misses
system.cpu.icache.overall_misses::total           457                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     44921000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44921000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     44921000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44921000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     44921000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44921000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1101879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1101879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1101879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1101879                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1101879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1101879                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000415                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000415                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000415                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000415                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000415                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000415                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 98295.404814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98295.404814                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 98295.404814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98295.404814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 98295.404814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98295.404814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     35211000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35211000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     35211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     35211000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35211000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000314                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000314                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000314                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000314                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 101765.895954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101765.895954                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 101765.895954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101765.895954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 101765.895954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101765.895954                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            658                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 433                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               133                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 91                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            434                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          358                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        21952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    33408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                525                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013333                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.114807                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      518     98.67%     98.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      1.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  525                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               658000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1035000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              537000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              452.696313                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    160                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  494                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.323887                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   297.078296                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   155.618017                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.072529                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.037993                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.110522                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.120605                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5734                       # Number of tag accesses
system.l2cache.tags.data_accesses                5734                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               27                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              27                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           91                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             91                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          317                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           87                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          404                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            317                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            178                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               495                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           317                       # number of overall misses
system.l2cache.overall_misses::cpu.data           178                       # number of overall misses
system.l2cache.overall_misses::total              495                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9414000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9414000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     33589000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     11399000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     44988000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     33589000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     20813000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     54402000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     33589000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     20813000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     54402000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          432                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          344                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          179                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             523                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          344                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          179                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            523                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.921512                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.988636                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.935185                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.921512                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.994413                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.946463                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.921512                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.994413                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.946463                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103450.549451                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 103450.549451                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 105958.990536                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 131022.988506                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 111356.435644                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 105958.990536                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 116926.966292                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 109903.030303                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 105958.990536                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 116926.966292                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 109903.030303                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          317                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           87                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          404                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          317                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          178                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          317                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          178                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7594000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7594000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     27269000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      9659000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36928000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     27269000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     17253000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44522000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     27269000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     17253000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     44522000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.921512                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.988636                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.935185                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.921512                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.994413                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.946463                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.921512                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.994413                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.946463                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83450.549451                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83450.549451                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 86022.082019                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 111022.988506                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91405.940594                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 86022.082019                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 96926.966292                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89943.434343                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 86022.082019                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 96926.966292                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89943.434343                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5336273000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                403                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           403                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               494                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 494                       # Request fanout histogram
system.membus.reqLayer2.occupancy              494000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2619000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
