#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 24 10:45:39 2024
# Process ID: 14508
# Current directory: C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.runs/synth_1
# Command line: vivado.exe -log CPU_CHIP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_CHIP.tcl
# Log file: C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.runs/synth_1/CPU_CHIP.vds
# Journal file: C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.runs/synth_1\vivado.jou
# Running On: Nostromo, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16456 MB
#-----------------------------------------------------------
source CPU_CHIP.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 438.691 ; gain = 164.910
Command: synth_design -top CPU_CHIP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.070 ; gain = 409.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_CHIP' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:41]
INFO: [Synth 8-3491] module 'program_counter' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/program_counter.vhd:34' bound to instance 'pc' of component 'program_counter' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:174]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/program_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/program_counter.vhd:42]
INFO: [Synth 8-3491] module 'instruction_rom' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/instruction_rom.vhd:34' bound to instance 'ir' of component 'instruction_rom' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:183]
INFO: [Synth 8-638] synthesizing module 'instruction_rom' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/instruction_rom.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'instruction_rom' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/instruction_rom.vhd:41]
	Parameter n_bits bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwOP' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:192]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwFUNCT' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:200]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit__parameterized1' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit__parameterized1' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwPC' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:208]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit__parameterized3' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit__parameterized3' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwADDRA' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:216]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwADDRB' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:224]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwIMM' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:232]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwWADDRIF' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:240]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:34' bound to instance 'cu' of component 'control_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:250]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:40]
INFO: [Synth 8-3491] module 'dualr_bank' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/reg_bank.vhd:34' bound to instance 'regs' of component 'dualr_bank' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:257]
INFO: [Synth 8-638] synthesizing module 'dualr_bank' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/reg_bank.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'dualr_bank' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/reg_bank.vhd:45]
INFO: [Synth 8-3491] module 'imm_gen' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/imm_gen.vhd:34' bound to instance 'immgen' of component 'imm_gen' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:269]
INFO: [Synth 8-638] synthesizing module 'imm_gen' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/imm_gen.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'imm_gen' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/imm_gen.vhd:39]
	Parameter n_bits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwCU_CONTROL' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:276]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit__parameterized5' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit__parameterized5' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwREGSA' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:285]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit__parameterized7' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit__parameterized7' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:41]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwREGSB' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:293]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwWADDRID' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:302]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwIMMGENERATOR' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:311]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/ALU.vhd:34' bound to instance 'core' of component 'ALU' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:331]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/ALU.vhd:43]
INFO: [Synth 8-3491] module 'adder_sub' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/adder_sub.vhd:35' bound to instance 'coreadder' of component 'adder_sub' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'adder_sub' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/adder_sub.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_sub' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/adder_sub.vhd:43]
INFO: [Synth 8-3491] module 'barrel_shifter' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/barrel_shifter.vhd:35' bound to instance 'coreshifter' of component 'barrel_shifter' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/ALU.vhd:87]
INFO: [Synth 8-638] synthesizing module 'barrel_shifter' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/barrel_shifter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'barrel_shifter' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/barrel_shifter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/ALU.vhd:43]
	Parameter n_bits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwCUEX' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:342]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwALUO' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:351]
	Parameter n_bits bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwALUFLAGS' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:359]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwBOUT' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:367]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwWADDREX' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:376]
INFO: [Synth 8-3491] module 'bram_memory' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/bram_memory.vhd:34' bound to instance 'ram' of component 'bram_memory' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:388]
INFO: [Synth 8-638] synthesizing module 'bram_memory' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/bram_memory.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'bram_memory' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/bram_memory.vhd:43]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwMEM' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:398]
	Parameter n_bits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwCONTROLMEM' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:406]
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwALUMEM' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:414]
	Parameter n_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'forwarding_unit' declared at 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/forwarding_unit.vhd:34' bound to instance 'fwWADDRMEM' of component 'forwarding_unit' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'CPU_CHIP' (0#1) [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:41]
WARNING: [Synth 8-3848] Net sub_enable in module/entity ALU does not have driver. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/ALU.vhd:62]
WARNING: [Synth 8-3848] Net shift_direction in module/entity ALU does not have driver. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/ALU.vhd:63]
WARNING: [Synth 8-3848] Net fwPCEX_OUT in module/entity CPU_CHIP does not have driver. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/CPU_CHIP.vhd:134]
WARNING: [Synth 8-7129] Port ADDR[31] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[30] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[29] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[16] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[15] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[14] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[13] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[12] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[11] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[10] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[9] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_A[8] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_A[7] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_A[6] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B[8] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B[7] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B[6] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[8] in module instruction_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[7] in module instruction_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[6] in module instruction_rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.234 ; gain = 522.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.234 ; gain = 522.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.234 ; gain = 522.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1364.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[11]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[11]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[12]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[12]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[13]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[13]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[14]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[14]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[15]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INS_BUS[15]'. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_CHIP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_CHIP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1427.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1427.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'control_aux_reg' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
INFO: [Synth 8-3971] The signal "dualr_bank:/regs_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/barrel_shifter.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'fwADDRB' (forwarding_unit__parameterized3) to 'fwIMM'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 71    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---RAMs : 
	               1K Bit	(36 X 32 bit)          RAMs := 1     
+---Muxes : 
	  64 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	  32 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ADDR[31] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[30] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[29] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[16] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[15] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[14] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[13] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[12] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[11] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[10] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[9] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module bram_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_A[8] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_A[7] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_A[6] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B[8] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B[7] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B[6] in module dualr_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[8] in module instruction_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[7] in module instruction_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[6] in module instruction_rom is either unconnected or has no load
INFO: [Synth 8-3971] The signal "CPU_CHIP/regs/regs_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[7]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[7]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[6]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[6]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[5]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[5]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[4]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[4]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[3]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[3]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[2]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[2]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[1]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[1]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (cu/control_aux_reg[0]) is unused and will be removed from module CPU_CHIP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cu/control_aux_reg[0]/Q' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.srcs/sources_1/new/control_unit.vhd:49]
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[31]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[30]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[29]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[28]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[27]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[26]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[25]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[24]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[23]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[22]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[21]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[20]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[19]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[18]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[17]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[16]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[15]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[14]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[13]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[12]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[11]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[10]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[9]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[8]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[7]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[6]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[5]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[4]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[3]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[2]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[1]) is unused and will be removed from module CPU_CHIP.
WARNING: [Synth 8-3332] Sequential element (core/coreshifter/B_reg[0]) is unused and will be removed from module CPU_CHIP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CPU_CHIP    | fwWADDRMEM/signal_out_reg[4] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|CPU_CHIP    | fwWADDRMEM/signal_out_reg[1] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT1     |     1|
|4     |LUT2     |    32|
|5     |LUT3     |     1|
|6     |LUT4     |     1|
|7     |LUT5     |    34|
|8     |LUT6     |     7|
|9     |RAMB18E1 |     2|
|10    |SRL16E   |     4|
|11    |FDRE     |    86|
|12    |IBUF     |     2|
|13    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1427.547 ; gain = 585.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1427.547 ; gain = 522.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1427.547 ; gain = 585.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1427.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b21b55eb
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 124 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1427.547 ; gain = 988.855
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/gabri/Documents/Vivado Projects/ProyectoBOPPBIPP3/ProyectoBOPPBIPP3.runs/synth_1/CPU_CHIP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_CHIP_utilization_synth.rpt -pb CPU_CHIP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 10:46:24 2024...
