.section .text

glabel func_800C5CA4
/* 800C5CA4 000C1264  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800C5CA8 000C1268  7C 08 02 A6 */	mflr r0
/* 800C5CAC 000C126C  90 01 00 44 */	stw r0, 0x44(r1)
/* 800C5CB0 000C1270  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 800C5CB4 000C1274  F3 E1 00 38 */	psq_st f31, 56(r1), 0, 0
/* 800C5CB8 000C1278  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 800C5CBC 000C127C  F3 C1 00 28 */	psq_st f30, 40(r1), 0, 0
/* 800C5CC0 000C1280  DB A1 00 10 */	stfd f29, 0x10(r1)
/* 800C5CC4 000C1284  F3 A1 00 18 */	psq_st f29, 24(r1), 0, 0
/* 800C5CC8 000C1288  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800C5CCC 000C128C  7C 7F 1B 78 */	mr r31, r3
/* 800C5CD0 000C1290  C0 23 03 B4 */	lfs f1, 0x3b4(r3)
/* 800C5CD4 000C1294  C0 03 03 B8 */	lfs f0, 0x3b8(r3)
/* 800C5CD8 000C1298  EC 21 00 72 */	fmuls f1, f1, f1
/* 800C5CDC 000C129C  EC 00 00 32 */	fmuls f0, f0, f0
/* 800C5CE0 000C12A0  EF C1 00 2A */	fadds f30, f1, f0
/* 800C5CE4 000C12A4  FC 20 F0 90 */	fmr f1, f30
/* 800C5CE8 000C12A8  48 09 BE 25 */	bl func_80161B0C
/* 800C5CEC 000C12AC  C0 1F 03 BC */	lfs f0, 0x3bc(r31)
/* 800C5CF0 000C12B0  FF E0 08 18 */	frsp f31, f1
/* 800C5CF4 000C12B4  FF A0 00 50 */	fneg f29, f0
/* 800C5CF8 000C12B8  EC 1D 07 72 */	fmuls f0, f29, f29
/* 800C5CFC 000C12BC  EC 3E 00 2A */	fadds f1, f30, f0
/* 800C5D00 000C12C0  48 09 BE 0D */	bl func_80161B0C
/* 800C5D04 000C12C4  FC A0 08 18 */	frsp f5, f1
/* 800C5D08 000C12C8  C0 02 87 70 */	lfs f0, lbl_8025C8B0-_SDA2_BASE_(r2)
/* 800C5D0C 000C12CC  FC 00 28 00 */	fcmpu cr0, f0, f5
/* 800C5D10 000C12D0  41 82 00 8C */	beq lbl_800C5D9C
/* 800C5D14 000C12D4  C0 22 87 88 */	lfs f1, lbl_8025C8C8-_SDA2_BASE_(r2)
/* 800C5D18 000C12D8  FC 05 08 40 */	fcmpo cr0, f5, f1 /* unknown instruction */
/* 800C5D1C 000C12DC  4C 41 13 82 */	cror 2, 1, 2
/* 800C5D20 000C12E0  40 82 00 08 */	bne lbl_800C5D28
/* 800C5D24 000C12E4  48 00 00 78 */	b lbl_800C5D9C
lbl_800C5D28:
/* 800C5D28 000C12E8  EC 5F 28 24 */	fdivs f2, f31, f5
/* 800C5D2C 000C12EC  C0 02 87 7C */	lfs f0, lbl_8025C8BC-_SDA2_BASE_(r2)
/* 800C5D30 000C12F0  EF BD 28 24 */	fdivs f29, f29, f5
/* 800C5D34 000C12F4  FC 05 00 40 */	fcmpo cr0, f5, f0 /* unknown instruction */
/* 800C5D38 000C12F8  40 81 00 08 */	ble lbl_800C5D40
/* 800C5D3C 000C12FC  EC A1 28 28 */	fsubs f5, f1, f5
lbl_800C5D40:
/* 800C5D40 000C1300  C0 0D 85 64 */	lfs f0, lbl_8025B024-_SDA_BASE_(r13)
/* 800C5D44 000C1304  C0 7F 00 54 */	lfs f3, 0x54(r31)
/* 800C5D48 000C1308  EC 85 00 32 */	fmuls f4, f5, f0
/* 800C5D4C 000C130C  C0 3F 00 58 */	lfs f1, 0x58(r31)
/* 800C5D50 000C1310  EC 42 18 28 */	fsubs f2, f2, f3
/* 800C5D54 000C1314  EC 1D 08 28 */	fsubs f0, f29, f1
/* 800C5D58 000C1318  EC A5 01 32 */	fmuls f5, f5, f4
/* 800C5D5C 000C131C  EC 45 00 B2 */	fmuls f2, f5, f2
/* 800C5D60 000C1320  EC 05 00 32 */	fmuls f0, f5, f0
/* 800C5D64 000C1324  EF E3 10 2A */	fadds f31, f3, f2
/* 800C5D68 000C1328  EF C1 00 2A */	fadds f30, f1, f0
/* 800C5D6C 000C132C  EC 3F 07 F2 */	fmuls f1, f31, f31
/* 800C5D70 000C1330  EC 1E 07 B2 */	fmuls f0, f30, f30
/* 800C5D74 000C1334  EC 21 00 2A */	fadds f1, f1, f0
/* 800C5D78 000C1338  48 09 BD 95 */	bl func_80161B0C
/* 800C5D7C 000C133C  FC 40 08 18 */	frsp f2, f1
/* 800C5D80 000C1340  C0 02 87 70 */	lfs f0, lbl_8025C8B0-_SDA2_BASE_(r2)
/* 800C5D84 000C1344  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800C5D88 000C1348  41 82 00 14 */	beq lbl_800C5D9C
/* 800C5D8C 000C134C  EC 3F 10 24 */	fdivs f1, f31, f2
/* 800C5D90 000C1350  EC 1E 10 24 */	fdivs f0, f30, f2
/* 800C5D94 000C1354  D0 3F 00 54 */	stfs f1, 0x54(r31)
/* 800C5D98 000C1358  D0 1F 00 58 */	stfs f0, 0x58(r31)
lbl_800C5D9C:
/* 800C5D9C 000C135C  E3 E1 00 38 */	psq_l f31, 56(r1), 0, 0
/* 800C5DA0 000C1360  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 800C5DA4 000C1364  E3 C1 00 28 */	psq_l f30, 40(r1), 0, 0
/* 800C5DA8 000C1368  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 800C5DAC 000C136C  E3 A1 00 18 */	psq_l f29, 24(r1), 0, 0
/* 800C5DB0 000C1370  CB A1 00 10 */	lfd f29, 0x10(r1)
/* 800C5DB4 000C1374  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800C5DB8 000C1378  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800C5DBC 000C137C  7C 08 03 A6 */	mtlr r0
/* 800C5DC0 000C1380  38 21 00 40 */	addi r1, r1, 0x40
/* 800C5DC4 000C1384  4E 80 00 20 */	blr 