INFO-FLOW: Workspace E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1 opened at Sat Dec 30 01:53:51 +0200 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.293 sec.
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.364 sec.
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.379 sec.
Command     ap_source done; 0.379 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Command     set_part done; 0.313 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.878 sec.
Execute   set_part xczu9eg-ffvb1156-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Command   set_part done; 0.112 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'MP1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling MP1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted MP1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "MP1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp" 
INFO-FLOW: exec E:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E MP1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vivado/2018.3/common/technology/autopilot -I E:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp
Command       clang done; 1.48 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.479 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/Vivado/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp"  -o "E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vivado/2018.3/common/technology/autopilot -I E:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/useless.bc
Command       clang done; 3.558 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 -directive=E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.714 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 -directive=E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.098 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/xilinx-dataflow-lawyer.MP1.pp.0.cpp.diag.yml E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/xilinx-dataflow-lawyer.MP1.pp.0.cpp.out.log 2> E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/xilinx-dataflow-lawyer.MP1.pp.0.cpp.err.log 
Command       ap_eval done; 1.293 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/tidy-3.1.MP1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/tidy-3.1.MP1.pp.0.cpp.out.log 2> E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/tidy-3.1.MP1.pp.0.cpp.err.log 
Command         ap_eval done; 2.81 sec.
Execute         ap_eval exec -ignorestderr E:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/xilinx-legacy-rewriter.MP1.pp.0.cpp.out.log 2> E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/xilinx-legacy-rewriter.MP1.pp.0.cpp.err.log 
Command         ap_eval done; 1.457 sec.
Command       tidy_31 done; 4.297 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.185 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.bc" 
INFO-FLOW: exec E:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vivado/2018.3/common/technology/autopilot -I E:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.bc
Command       clang done; 2.429 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/MP1.g.bc -hls-opt -except-internalize main -LE:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 19.338 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.340 ; gain = 18.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.340 ; gain = 18.676
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.pp.bc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 5.603 sec.
Execute         llvm-ld E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.85 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top main -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.0.bc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.965 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 110.246 ; gain = 25.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.1.bc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.528 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 114.105 ; gain = 29.441
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.g.1.bc to E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.o.1.bc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.964 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'max' into 'maxPooling' (MP1.cpp:59) automatically.
Command         transform done; 2.324 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 140.004 ; gain = 55.340
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.o.2.bc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 3.105 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 141.980 ; gain = 57.316
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.461 sec.
Command     elaborate done; 58.169 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'main' ...
Execute       ap_set_top_model main 
Execute       get_model_list main -filter all-wo-channel -topdown 
Execute       preproc_iomode -model main 
Command       preproc_iomode done; 0.108 sec.
Execute       preproc_iomode -model maxPooling 
Execute       get_model_list main -filter all-wo-channel 
INFO-FLOW: Model list for configure: maxPooling main
INFO-FLOW: Configuring Module : maxPooling ...
Execute       set_default_model maxPooling 
Execute       apply_spec_resource_limit maxPooling 
INFO-FLOW: Configuring Module : main ...
Execute       set_default_model main 
Execute       apply_spec_resource_limit main 
INFO-FLOW: Model list for preprocess: maxPooling main
INFO-FLOW: Preprocessing Module: maxPooling ...
Execute       set_default_model maxPooling 
Execute       cdfg_preprocess -model maxPooling 
Execute       rtl_gen_preprocess maxPooling 
Command       rtl_gen_preprocess done; 0.212 sec.
INFO-FLOW: Preprocessing Module: main ...
Execute       set_default_model main 
Execute       cdfg_preprocess -model main 
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for synthesis: maxPooling main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model maxPooling 
Execute       schedule -model maxPooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 15.076 sec.
INFO: [HLS 200-111]  Elapsed time: 75.824 seconds; current allocated memory: 101.242 MB.
Execute       report -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
Command       report done; 2.624 sec.
Execute       db_write -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.sched.adb -f 
Command       db_write done; 1.052 sec.
INFO-FLOW: Finish scheduling maxPooling.
Execute       set_default_model maxPooling 
Execute       bind -model maxPooling 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=maxPooling
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.889 sec.
INFO: [HLS 200-111]  Elapsed time: 4.692 seconds; current allocated memory: 101.801 MB.
Execute       report -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.verbose.bind.rpt -verbose -f 
Command       report done; 0.646 sec.
Execute       db_write -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.bind.adb -f 
Command       db_write done; 0.655 sec.
INFO-FLOW: Finish binding maxPooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main 
Execute       schedule -model main 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.329 seconds; current allocated memory: 101.901 MB.
Execute       report -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.sched.adb -f 
INFO-FLOW: Finish scheduling main.
Execute       set_default_model main 
Execute       bind -model main 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=main
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.938 MB.
Execute       report -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.verbose.bind.rpt -verbose -f 
Command       report done; 0.347 sec.
Execute       db_write -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.bind.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish binding main.
Execute       get_model_list main -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess maxPooling 
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for RTL generation: maxPooling main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model maxPooling -vendor xilinx -mg_file E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'maxPooling_pool_values_V' to 'maxPooling_pool_vbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPooling'.
Command       create_rtl_model done; 1.353 sec.
INFO: [HLS 200-111]  Elapsed time: 1.891 seconds; current allocated memory: 102.718 MB.
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl maxPooling -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/systemc/maxPooling -synmodules maxPooling main 
Command       gen_rtl done; 0.374 sec.
Execute       gen_rtl maxPooling -style xilinx -f -lang vhdl -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/vhdl/maxPooling 
Command       gen_rtl done; 0.167 sec.
Execute       gen_rtl maxPooling -style xilinx -f -lang vlog -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/verilog/maxPooling 
Command       gen_rtl done; 0.177 sec.
Execute       gen_tb_info maxPooling -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling -p E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.117 sec.
Execute       report -model maxPooling -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/report/maxPooling_csynth.rpt -f 
Execute       report -model maxPooling -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/report/maxPooling_csynth.xml -f -x 
Execute       report -model maxPooling -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.verbose.rpt -verbose -f 
Command       report done; 0.291 sec.
Execute       db_write -model maxPooling -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.adb -f 
Command       db_write done; 0.129 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model main -vendor xilinx -mg_file E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'main_convolutionOutput_V' to 'main_convolutionOcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_poolingResult_V' to 'main_poolingResuldEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
Command       create_rtl_model done; 1.239 sec.
INFO: [HLS 200-111]  Elapsed time: 2.853 seconds; current allocated memory: 103.159 MB.
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/systemc/main -synmodules maxPooling main 
Execute       gen_rtl main -istop -style xilinx -f -lang vhdl -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/vhdl/main 
Execute       gen_rtl main -istop -style xilinx -f -lang vlog -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/verilog/main 
Execute       export_constraint_db -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.constraint.tcl -f -tool general 
Execute       report -model main -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.design.xml -verbose -f -dv 
Command       report done; 0.175 sec.
Execute       report -model main -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info main -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main -p E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.441 sec.
Execute       report -model main -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/report/main_csynth.rpt -f 
Execute       report -model main -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/syn/report/main_csynth.xml -f -x 
Execute       report -model main -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.verbose.rpt -verbose -f 
Command       report done; 0.177 sec.
Execute       db_write -model main -o E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.adb -f 
Execute       sc_get_clocks main 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain main 
INFO-FLOW: Model list for RTL component generation: maxPooling main
INFO-FLOW: Handling components in module [maxPooling] ... 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.compgen.tcl 
INFO-FLOW: Found component maxPooling_pool_vbkb.
INFO-FLOW: Append model maxPooling_pool_vbkb
INFO-FLOW: Handling components in module [main] ... 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.compgen.tcl 
INFO-FLOW: Found component main_convolutionOcud.
INFO-FLOW: Append model main_convolutionOcud
INFO-FLOW: Found component main_poolingResuldEe.
INFO-FLOW: Append model main_poolingResuldEe
INFO-FLOW: Append model maxPooling
INFO-FLOW: Append model main
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: maxPooling_pool_vbkb main_convolutionOcud main_poolingResuldEe maxPooling main
INFO-FLOW: To file: write model maxPooling_pool_vbkb
INFO-FLOW: To file: write model main_convolutionOcud
INFO-FLOW: To file: write model main_poolingResuldEe
INFO-FLOW: To file: write model maxPooling
INFO-FLOW: To file: write model main
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source done; 0.122 sec.
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Command               ap_source done; 0.131 sec.
Command             ap_source done; 0.22 sec.
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.119 sec.
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.266 sec.
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 1.054 sec.
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 1.218 sec.
Command       ap_source done; 1.218 sec.
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'maxPooling_pool_vbkb_ram (RAM)' using distributed RAMs.
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'main_convolutionOcud' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'main_convolutionOcud_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'main_poolingResuldEe_ram (RAM)' using block RAMs.
Command       ap_source done; 0.304 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.136 sec.
Execute             source E:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.192 sec.
Execute           source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.195 sec.
Command       ap_source done; 0.196 sec.
Execute       source E:/Vivado/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source E:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=main xml_exists=0
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.compgen.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.compgen.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/maxPooling.compgen.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.compgen.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.constraint.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=4
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/main.constraint.tcl 
Execute       sc_get_clocks main 
Execute       source E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:31 . Memory (MB): peak = 157.312 ; gain = 72.648
INFO: [SYSC 207-301] Generating SystemC RTL for main.
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
Command     autosyn done; 30.529 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 88.72 sec.
Command ap_source done; 89.731 sec.
Execute cleanup_all 
