{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 19:08:03 2018 " "Info: Processing started: Sun Apr 29 19:08:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 359.45 MHz 2.782 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 359.45 MHz between source register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (period= 2.782 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.568 ns + Longest register register " "Info: + Longest register to register delay is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X16_Y16_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 4; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns Adder8_4bits:inst\|FA:inst6\|inst5~0 2 COMB LCCOMB_X16_Y16_N8 3 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X16_Y16_N8; Fanout = 3; COMB Node = 'Adder8_4bits:inst\|FA:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Adder8_4bits:inst|FA:inst6|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 1.141 ns Adder8_4bits:inst\|FA:inst5\|inst5~1 3 COMB LCCOMB_X16_Y16_N20 2 " "Info: 3: + IC(0.271 ns) + CELL(0.271 ns) = 1.141 ns; Loc. = LCCOMB_X16_Y16_N20; Fanout = 2; COMB Node = 'Adder8_4bits:inst\|FA:inst5\|inst5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Adder8_4bits:inst|FA:inst6|inst5~0 Adder8_4bits:inst|FA:inst5|inst5~1 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 1.672 ns Adder8_4bits:inst\|FA:inst4\|inst5~0 4 COMB LCCOMB_X16_Y16_N30 4 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 1.672 ns; Loc. = LCCOMB_X16_Y16_N30; Fanout = 4; COMB Node = 'Adder8_4bits:inst\|FA:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Adder8_4bits:inst|FA:inst5|inst5~1 Adder8_4bits:inst|FA:inst4|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 2.092 ns Adder8_4bits:inst\|HA:inst11\|inst 5 COMB LCCOMB_X16_Y16_N0 1 " "Info: 5: + IC(0.270 ns) + CELL(0.150 ns) = 2.092 ns; Loc. = LCCOMB_X16_Y16_N0; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|HA:inst11\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Adder8_4bits:inst|FA:inst4|inst5~0 Adder8_4bits:inst|HA:inst11|inst } "NODE_NAME" } } { "HA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/HA.bdf" { { 136 328 392 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.484 ns Adder8_4bits:inst\|HA:inst12\|inst1 6 COMB LCCOMB_X16_Y16_N16 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 2.484 ns; Loc. = LCCOMB_X16_Y16_N16; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|HA:inst12\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Adder8_4bits:inst|HA:inst11|inst Adder8_4bits:inst|HA:inst12|inst1 } "NODE_NAME" } } { "HA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/HA.bdf" { { 56 328 392 104 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.568 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 7 REG LCFF_X16_Y16_N17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.568 ns; Loc. = LCFF_X16_Y16_N17; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Adder8_4bits:inst|HA:inst12|inst1 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.205 ns ( 46.92 % ) " "Info: Total cell delay = 1.205 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 53.08 % ) " "Info: Total interconnect delay = 1.363 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Adder8_4bits:inst|FA:inst6|inst5~0 Adder8_4bits:inst|FA:inst5|inst5~1 Adder8_4bits:inst|FA:inst4|inst5~0 Adder8_4bits:inst|HA:inst11|inst Adder8_4bits:inst|HA:inst12|inst1 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Adder8_4bits:inst|FA:inst6|inst5~0 {} Adder8_4bits:inst|FA:inst5|inst5~1 {} Adder8_4bits:inst|FA:inst4|inst5~0 {} Adder8_4bits:inst|HA:inst11|inst {} Adder8_4bits:inst|HA:inst12|inst1 {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.324ns 0.271ns 0.256ns 0.270ns 0.242ns 0.000ns } { 0.000ns 0.275ns 0.271ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X16_Y16_N17 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X16_Y16_N17; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X16_Y16_N15 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 4; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Adder8_4bits:inst|FA:inst6|inst5~0 Adder8_4bits:inst|FA:inst5|inst5~1 Adder8_4bits:inst|FA:inst4|inst5~0 Adder8_4bits:inst|HA:inst11|inst Adder8_4bits:inst|HA:inst12|inst1 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Adder8_4bits:inst|FA:inst6|inst5~0 {} Adder8_4bits:inst|FA:inst5|inst5~1 {} Adder8_4bits:inst|FA:inst4|inst5~0 {} Adder8_4bits:inst|HA:inst11|inst {} Adder8_4bits:inst|HA:inst12|inst1 {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.324ns 0.271ns 0.256ns 0.270ns 0.242ns 0.000ns } { 0.000ns 0.275ns 0.271ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] I\[1\] CLK 6.453 ns register " "Info: tsu for register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"I\[1\]\", clock pin = \"CLK\") is 6.453 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.170 ns + Longest pin register " "Info: + Longest pin to register delay is 9.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns I\[1\] 1 PIN PIN_B8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B8; Fanout = 2; PIN Node = 'I\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[1] } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 112 -104 64 128 "I\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.914 ns) + CELL(0.437 ns) 7.201 ns Adder8_4bits:inst\|FA:inst6\|inst5~0 2 COMB LCCOMB_X16_Y16_N8 3 " "Info: 2: + IC(5.914 ns) + CELL(0.437 ns) = 7.201 ns; Loc. = LCCOMB_X16_Y16_N8; Fanout = 3; COMB Node = 'Adder8_4bits:inst\|FA:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.351 ns" { I[1] Adder8_4bits:inst|FA:inst6|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 7.743 ns Adder8_4bits:inst\|FA:inst5\|inst5~1 3 COMB LCCOMB_X16_Y16_N20 2 " "Info: 3: + IC(0.271 ns) + CELL(0.271 ns) = 7.743 ns; Loc. = LCCOMB_X16_Y16_N20; Fanout = 2; COMB Node = 'Adder8_4bits:inst\|FA:inst5\|inst5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Adder8_4bits:inst|FA:inst6|inst5~0 Adder8_4bits:inst|FA:inst5|inst5~1 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 8.274 ns Adder8_4bits:inst\|FA:inst4\|inst5~0 4 COMB LCCOMB_X16_Y16_N30 4 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 8.274 ns; Loc. = LCCOMB_X16_Y16_N30; Fanout = 4; COMB Node = 'Adder8_4bits:inst\|FA:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Adder8_4bits:inst|FA:inst5|inst5~1 Adder8_4bits:inst|FA:inst4|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 392 728 792 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 8.694 ns Adder8_4bits:inst\|HA:inst11\|inst 5 COMB LCCOMB_X16_Y16_N0 1 " "Info: 5: + IC(0.270 ns) + CELL(0.150 ns) = 8.694 ns; Loc. = LCCOMB_X16_Y16_N0; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|HA:inst11\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Adder8_4bits:inst|FA:inst4|inst5~0 Adder8_4bits:inst|HA:inst11|inst } "NODE_NAME" } } { "HA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/HA.bdf" { { 136 328 392 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 9.086 ns Adder8_4bits:inst\|HA:inst12\|inst1 6 COMB LCCOMB_X16_Y16_N16 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 9.086 ns; Loc. = LCCOMB_X16_Y16_N16; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|HA:inst12\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Adder8_4bits:inst|HA:inst11|inst Adder8_4bits:inst|HA:inst12|inst1 } "NODE_NAME" } } { "HA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/HA.bdf" { { 56 328 392 104 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.170 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 7 REG LCFF_X16_Y16_N17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.170 ns; Loc. = LCFF_X16_Y16_N17; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Adder8_4bits:inst|HA:inst12|inst1 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 24.18 % ) " "Info: Total cell delay = 2.217 ns ( 24.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.953 ns ( 75.82 % ) " "Info: Total interconnect delay = 6.953 ns ( 75.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { I[1] Adder8_4bits:inst|FA:inst6|inst5~0 Adder8_4bits:inst|FA:inst5|inst5~1 Adder8_4bits:inst|FA:inst4|inst5~0 Adder8_4bits:inst|HA:inst11|inst Adder8_4bits:inst|HA:inst12|inst1 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { I[1] {} I[1]~combout {} Adder8_4bits:inst|FA:inst6|inst5~0 {} Adder8_4bits:inst|FA:inst5|inst5~1 {} Adder8_4bits:inst|FA:inst4|inst5~0 {} Adder8_4bits:inst|HA:inst11|inst {} Adder8_4bits:inst|HA:inst12|inst1 {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.914ns 0.271ns 0.256ns 0.270ns 0.242ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.271ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X16_Y16_N17 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X16_Y16_N17; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { I[1] Adder8_4bits:inst|FA:inst6|inst5~0 Adder8_4bits:inst|FA:inst5|inst5~1 Adder8_4bits:inst|FA:inst4|inst5~0 Adder8_4bits:inst|HA:inst11|inst Adder8_4bits:inst|HA:inst12|inst1 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { I[1] {} I[1]~combout {} Adder8_4bits:inst|FA:inst6|inst5~0 {} Adder8_4bits:inst|FA:inst5|inst5~1 {} Adder8_4bits:inst|FA:inst4|inst5~0 {} Adder8_4bits:inst|HA:inst11|inst {} Adder8_4bits:inst|HA:inst12|inst1 {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.914ns 0.271ns 0.256ns 0.270ns 0.242ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.271ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Acc\[0\] lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 8.673 ns register " "Info: tco from clock \"CLK\" to destination pin \"Acc\[0\]\" through register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 8.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X16_Y16_N15 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 4; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.742 ns + Longest register pin " "Info: + Longest register to pin delay is 5.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X16_Y16_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 4; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.984 ns) + CELL(2.758 ns) 5.742 ns Acc\[0\] 2 PIN PIN_G11 0 " "Info: 2: + IC(2.984 ns) + CELL(2.758 ns) = 5.742 ns; Loc. = PIN_G11; Fanout = 0; PIN Node = 'Acc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Acc[0] } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 120 976 1152 136 "Acc\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 48.03 % ) " "Info: Total cell delay = 2.758 ns ( 48.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.984 ns ( 51.97 % ) " "Info: Total interconnect delay = 2.984 ns ( 51.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Acc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Acc[0] {} } { 0.000ns 2.984ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Acc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Acc[0] {} } { 0.000ns 2.984ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] I\[0\] CLK -0.206 ns register " "Info: th for register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"I\[0\]\", clock pin = \"CLK\") is -0.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X16_Y16_N15 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 4; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.153 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns I\[0\] 1 PIN PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'I\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[0] } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/Accumulator.bdf" { { 112 -104 64 128 "I\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.150 ns) 3.069 ns Adder8_4bits:inst\|FA:inst7\|inst 2 COMB LCCOMB_X16_Y16_N14 1 " "Info: 2: + IC(1.940 ns) + CELL(0.150 ns) = 3.069 ns; Loc. = LCCOMB_X16_Y16_N14; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|FA:inst7\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { I[0] Adder8_4bits:inst|FA:inst7|inst } "NODE_NAME" } } { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab2/FA.bdf" { { 168 520 584 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.153 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X16_Y16_N15 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.153 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 4; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Adder8_4bits:inst|FA:inst7|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 38.47 % ) " "Info: Total cell delay = 1.213 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.940 ns ( 61.53 % ) " "Info: Total interconnect delay = 1.940 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { I[0] Adder8_4bits:inst|FA:inst7|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { I[0] {} I[0]~combout {} Adder8_4bits:inst|FA:inst7|inst {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.940ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { I[0] Adder8_4bits:inst|FA:inst7|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { I[0] {} I[0]~combout {} Adder8_4bits:inst|FA:inst7|inst {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.940ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 19:08:04 2018 " "Info: Processing ended: Sun Apr 29 19:08:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
