\hypertarget{UART_8h_source}{}\doxysection{UART.\+h}
\label{UART_8h_source}\index{C:/MinixVM/shared/proj/src/lib/drivers/serialPort/UART.h@{C:/MinixVM/shared/proj/src/lib/drivers/serialPort/UART.h}}
\mbox{\hyperlink{UART_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{2 \textcolor{preprocessor}{\#ifndef \_PROJ\_UART\_H}}
\DoxyCodeLine{3 \textcolor{preprocessor}{\#define \_PROJ\_UART\_H}}
\DoxyCodeLine{4 }
\DoxyCodeLine{5 \textcolor{preprocessor}{\#define WAIT\_UART 20000}}
\DoxyCodeLine{6 \textcolor{preprocessor}{\#define MAX\_ATTEMPTS\_UART 10}}
\DoxyCodeLine{7 }
\DoxyCodeLine{8 \textcolor{preprocessor}{\#define COM1\_BASE\_ADDR  0x3F8}}
\DoxyCodeLine{9 \textcolor{preprocessor}{\#define COM1\_IRQ        4}}
\DoxyCodeLine{10 }
\DoxyCodeLine{11 \textcolor{preprocessor}{\#define RBR (COM1\_BASE\_ADDR + 0x00)}}
\DoxyCodeLine{12 \textcolor{preprocessor}{\#define THR RBR}}
\DoxyCodeLine{13 \textcolor{preprocessor}{\#define IER (COM1\_BASE\_ADDR + 0x01)}}
\DoxyCodeLine{14 \textcolor{preprocessor}{\#define IIR (COM1\_BASE\_ADDR + 0x02)}}
\DoxyCodeLine{15 \textcolor{preprocessor}{\#define FCR IIR}}
\DoxyCodeLine{16 \textcolor{preprocessor}{\#define LCR (COM1\_BASE\_ADDR + 0x03)}}
\DoxyCodeLine{17 \textcolor{preprocessor}{\#define MCR (COM1\_BASE\_ADDR + 0x04)}}
\DoxyCodeLine{18 \textcolor{preprocessor}{\#define LSR (COM1\_BASE\_ADDR + 0x05)}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#define MSR (COM1\_BASE\_ADDR + 0x06)}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define SR  (COM1\_BASE\_ADDR + 0x07)}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define DLL RBR}}
\DoxyCodeLine{23 \textcolor{preprocessor}{\#define DLM IER}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#define LSR\_DATA\_READY      BIT(0)}}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#define LSR\_OVERRUN\_ERROR   BIT(1)}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#define LSR\_PARITY\_ERROR    BIT(2)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#define LSR\_FRAMING\_ERROR   BIT(3)}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#define LSR\_BREAK\_INTERRUPT BIT(4)}}
\DoxyCodeLine{30 \textcolor{preprocessor}{\#define LSR\_THR\_EMPTY       BIT(5)}}
\DoxyCodeLine{31 \textcolor{preprocessor}{\#define LSR\_THR\_N\_TSR\_EMPTY BIT(6)}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define LSR\_FIFO\_ERROR      BIT(7)}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#define IER\_ENABLE\_RECEIVED\_INT         BIT(0)}}
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define IER\_ENABLE\_TRANSMITER\_INT       BIT(1)}}
\DoxyCodeLine{36 \textcolor{preprocessor}{\#define IER\_ENABLE\_RECEIVER\_STATUS\_INT  BIT(2)}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#define IER\_ENABLE\_MODEM\_STATUS\_INT     BIT(3)}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define IER\_CLEAR (BIT(4) | BIT(5) | BIT(6) | BIT(7))}}
\DoxyCodeLine{39 }
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define IIR\_NO\_INTERRUPT\_PENDING    BIT(0)}}
\DoxyCodeLine{41 \textcolor{preprocessor}{\#define IIR\_INTERRUPT\_PENDING\_INFO  (BIT(1) | BIT(2) | BIT(3))}}
\DoxyCodeLine{42 \textcolor{preprocessor}{\#define IIR\_RECEIVER\_STATUS         (BIT(1) | BIT(2))}}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#define IIR\_RECEIVED\_DATA\_AVAILABLE BIT(2)}}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#define IIR\_CHAR\_TIMEOUT\_FIFO       (BIT(2) | BIT(3))}}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#define IIR\_THR\_EMPTY               BIT(1)}}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#define IIR\_MODEM\_STATUS            0}}
\DoxyCodeLine{47 }
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define FCR\_CLEAR (BIT(0) | BIT(1) | BIT(2))}}
\DoxyCodeLine{49 }
\DoxyCodeLine{50 \textcolor{preprocessor}{\#endif }\textcolor{comment}{// \_PROJ\_UART\_H}}

\end{DoxyCode}
