
*** Running vivado
    with args -log simple_alu.vds -m64 -mode batch -messageDb vivado.pb -notrace -source simple_alu.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source simple_alu.tcl -notrace
Command: synth_design -top simple_alu -part xc7k160tfbv676-2 -max_dsp 100 -cascade_dsp force
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 245.125 ; gain = 68.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simple_alu' [E:/vivado/project_1/project_1.srcs/sources_1/new/cond_arch.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'simple_alu' (1#1) [E:/vivado/project_1/project_1.srcs/sources_1/new/cond_arch.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 279.418 ; gain = 102.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 279.418 ; gain = 102.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbv676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'result[26]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[10]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'result[24]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[55]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'result[25]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[57]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[40]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[45]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[50]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'result[15]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[35]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[34]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[11]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[13]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[39]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[60]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[38]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'result[16]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[28]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[33]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[41]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'result[59]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[27]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[22]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[9]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[54]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[42]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[29]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[53]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[18]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[8]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[48]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[58]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[43]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[21]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[63]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'result[36]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[19]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[31]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[14]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[47]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[46]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[23]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[12]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[17]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[20]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[30]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[32]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[37]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'result[44]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[49]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[51]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[52]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[56]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[61]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[62]'. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado_code/Question_8/Alu/Alu.srcs/constrs_1/new/simple_alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simple_alu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simple_alu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 556.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbv676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/vivado/project_1/project_1.srcs/sources_1/new/cond_arch.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module simple_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 556.832 ; gain = 379.789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 556.832 ; gain = 379.789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 556.832 ; gain = 379.789
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 560.340 ; gain = 383.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 560.340 ; gain = 383.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 570.813 ; gain = 393.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 570.813 ; gain = 393.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 570.813 ; gain = 393.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 570.813 ; gain = 393.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 570.813 ; gain = 393.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 570.813 ; gain = 393.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     1|
|3     |LUT2   |     6|
|4     |LUT3   |     8|
|5     |LUT4   |     8|
|6     |LUT5   |     6|
|7     |LUT6   |     6|
|8     |MUXF7  |     1|
|9     |IBUF   |    19|
|10    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    65|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 570.813 ; gain = 393.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 570.813 ; gain = 101.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 570.813 ; gain = 393.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 56 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 570.813 ; gain = 380.008
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 570.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 01 20:09:39 2022...
