#include <asm/mmio.h>
#define CRU_BASE 0xd0000
#define PLL_CTRL4_BASE  (CRU_BASE + 0x80)

void pll_core(void)
{
	//writel(0xd002c,2);
	writel(0xd0108,0x1f);
	writel(0xd0114,0x1f);
	writel(0xd0028,0x30000);
	//writel(0xd0040,0x1307d);
	//writel(0xd0044,0x0);
	//writel(0xd0048,0x300);
	//writel(0xd004c,0x80);
}

void pll_address(void)
{
	writel(PLL_CTRL4_BASE + 0x0, 0x1207d);
	writel(PLL_CTRL4_BASE + 0x4, 0x0);
	writel(PLL_CTRL4_BASE + 0x8, 0x300);
	writel(PLL_CTRL4_BASE + 0xc, 0x88);
	writel(CRU_BASE + 0x8, 0x22);
}
void pll_ddr(void)
{
	writel(0xd0028,0x0);
	writel(0xd0050,0x12064);
	writel(0xd0054,0x0);
	writel(0xd0058,0x300);
	writel(0xd005c,0x80);
}

void pll_enable(void)
{
	writel(0xd0008,0x26);
}
