
/home/lc/work/s32g/s32g399a/arm-trusted-firmware/build/s32g399ardb3/release/bl2/bl2.elf:     file format elf64-littleaarch64
/home/lc/work/s32g/s32g399a/arm-trusted-firmware/build/s32g399ardb3/release/bl2/bl2.elf
architecture: aarch64, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000000034302000

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000034302000 paddr 0x0000000034302000 align 2**12
         filesz 0x0000000000017000 memsz 0x0000000000017000 flags r-x
    LOAD off    0x0000000000018000 vaddr 0x0000000034319000 paddr 0x0000000034319000 align 2**12
         filesz 0x0000000000015931 memsz 0x000000000003b000 flags rw-
   STACK off    0x0000000000000000 vaddr 0x0000000000000000 paddr 0x0000000000000000 align 2**4
         filesz 0x0000000000000000 memsz 0x0000000000000000 flags rw-
private flags = 0x0:

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .ro           00017000  0000000034302000  0000000034302000  00001000  2**11
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00015931  0000000034319000  0000000034319000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stacks       00004000  000000003432e940  000000003432e940  0002d931  2**6
                  ALLOC
  3 .bss          00004800  0000000034332a00  0000000034332a00  0002d931  2**9
                  ALLOC
  4 .xlat_table   0001c000  0000000034338000  0000000034338000  0002d931  2**12
                  ALLOC
  5 .comment      00000033  0000000000000000  0000000000000000  0002d931  2**0
                  CONTENTS, READONLY
  6 .debug_frame  00000b38  0000000000000000  0000000000000000  0002d968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
0000000034302000 l    d  .ro	0000000000000000 .ro
0000000034319000 l    d  .data	0000000000000000 .data
000000003432e940 l    d  .stacks	0000000000000000 .stacks
0000000034332a00 l    d  .bss	0000000000000000 .bss
0000000034338000 l    d  .xlat_table	0000000000000000 .xlat_table
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    d  .debug_frame	0000000000000000 .debug_frame
0000000000000000 l    df *ABS*	0000000000000000 bl2_el3_entrypoint.o
0000000034302078 l       .ro	0000000000000000 do_primary_cold_boot
0000000000000000 l    df *ABS*	0000000000000000 s32_lowlevel_bl2.o
0000000000000000 l    df *ABS*	0000000000000000 bl2_run_next_image.o
0000000000000000 l    df *ABS*	0000000000000000 debug.o
0000000034317d33 l       .ro	0000000000000000 panic_msg
0000000034302180 l       .ro	0000000000000000 panic_common
00000000343021a8 l       .ro	0000000000000000 _panic_handler
0000000000000000 l    df *ABS*	0000000000000000 linflex_console.o
00000000343021b0 l     F .ro	0000000000000020 get_ldiv_mult
00000000343021d0 l     F .ro	0000000000000034 linflex_set_brg
0000000034302214 l       .ro	0000000000000000 wait_init_entry
00000000343022b0 l       .ro	0000000000000000 exit_flush
00000000343022a0 l       .ro	0000000000000000 tfc_loop
0000000034302324 l       .ro	0000000000000000 putc_error
00000000343022d8 l       .ro	0000000000000000 print_char
0000000034302300 l       .ro	0000000000000000 buffer_mode
00000000343022e8 l       .ro	0000000000000000 fifo_mode
000000003430231c l       .ro	0000000000000000 no_error
0000000034302304 l       .ro	0000000000000000 buffer_loop
0000000034302338 l       .ro	0000000000000000 puct_error
0000000000000000 l    df *ABS*	0000000000000000 cache_helpers.o
0000000034302380 l       .ro	0000000000000000 exit_loop_civac
000000003430236c l       .ro	0000000000000000 loop_civac
00000000343023b8 l       .ro	0000000000000000 exit_loop_cvac
00000000343023a4 l       .ro	0000000000000000 loop_cvac
00000000343023f0 l       .ro	0000000000000000 exit_loop_ivac
00000000343023dc l       .ro	0000000000000000 loop_ivac
0000000000000000 l    df *ABS*	0000000000000000 misc_helpers.o
00000000343023fc l     F .ro	00000000000000e8 zeromem_dczva
00000000343024e8 l       .ro	0000000000000000 do_disable_mmu_el3
0000000000000000 l    df *ABS*	0000000000000000 cortex_a53.o
0000000034302508 l     F .ro	0000000000000008 check_erratum_cortex_a53_819472
0000000034317978 l       .ro	0000000000000000 cortex_a53_errata_list_start
0000000034302510 l     F .ro	0000000000000008 check_erratum_cortex_a53_824069
0000000034302518 l     F .ro	0000000000000008 check_erratum_cortex_a53_826319
0000000034302520 l     F .ro	0000000000000008 check_erratum_cortex_a53_827319
0000000034302528 l     F .ro	0000000000000024 check_erratum_cortex_a53_835769
0000000034302544 l       .ro	0000000000000000 errata_not_applies
0000000034302548 l       .ro	0000000000000000 exit_check_errata_835769
000000003430254c l     F .ro	0000000000000020 erratum_cortex_a53_836870_wa
000000003430256c l     F .ro	0000000000000008 check_erratum_cortex_a53_836870
0000000034302568 l       .ro	0000000000000000 erratum_cortex_a53_836870_skip
0000000034302574 l     F .ro	0000000000000024 check_erratum_cortex_a53_843419
0000000034302594 l       .ro	0000000000000000 exit_check_errata_843419
0000000034302598 l     F .ro	0000000000000020 erratum_cortex_a53_855873_wa
00000000343025b8 l     F .ro	0000000000000008 check_erratum_cortex_a53_855873
00000000343025b4 l       .ro	0000000000000000 erratum_cortex_a53_855873_skip
00000000343025c0 l     F .ro	0000000000000008 check_erratum_cortex_a53_1530924
00000000343025c8 l     F .ro	0000000000000008 check_erratum_cortex_a53_50481
00000000343025d0 l     F .ro	0000000000000008 check_erratum_cortex_a53_50543
00000000343025d8 l     F .ro	0000000000000058 cortex_a53_reset_func
0000000034317a80 l       .ro	0000000000000000 cortex_a53_errata_list_end
00000000343025f4 l       .ro	0000000000000000 errata_begin
000000003430261c l       .ro	0000000000000000 errata_end
0000000000000000 l    df *ABS*	0000000000000000 cpu_helpers.o
000000003430268c l       .ro	0000000000000000 search_def_ptr
0000000000000000 l    df *ABS*	0000000000000000 enable_mmu.o
0000000000000000 l    df *ABS*	0000000000000000 platform_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 platform_up_stack.o
000000003432e940 l       .stacks	0000000000000000 platform_normal_stacks
0000000000000006 l       *ABS*	0000000000000000 TZ_COUNT
0000000000000000 l    df *ABS*	0000000000000000 s32_linflexuart_crash.o
0000000000000000 l    df *ABS*	0000000000000000 s32_lowlevel_common.o
0000000000000000 l    df *ABS*	0000000000000000 s32_sramc_asm.o
0000000000000000 l    df *ABS*	0000000000000000 bl2_arch_setup.c
0000000000000000 l    df *ABS*	0000000000000000 bl2_image_load_v2.c
0000000000000000 l    df *ABS*	0000000000000000 bl2_main.c
0000000000000000 l    df *ABS*	0000000000000000 bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 desc_image_load.c
0000000034332c08 l     O .bss	0000000000000010 bl_load_info
0000000034332c18 l     O .bss	0000000000000010 next_bl_params
0000000000000000 l    df *ABS*	0000000000000000 fdt_fixup.c
0000000000000000 l    df *ABS*	0000000000000000 fdt_wrappers.c
0000000000000000 l    df *ABS*	0000000000000000 tf_crc32.c
0000000000000000 l    df *ABS*	0000000000000000 tf_log.c
000000003432e928 l     O .data	0000000000000004 max_log_level
0000000000000000 l    df *ABS*	0000000000000000 multi_console.c
000000003432e930 l     O .data	0000000000000001 console_state
0000000000000000 l    df *ABS*	0000000000000000 delay_timer.c
0000000034332c30 l     O .bss	0000000000000008 timer_ops
0000000000000000 l    df *ABS*	0000000000000000 generic_delay_timer.c
0000000034303490 l     F .ro	000000000000000c get_timer_value
0000000034332c38 l     O .bss	0000000000000010 ops
0000000000000000 l    df *ABS*	0000000000000000 io_block.c
0000000034303550 l     F .ro	0000000000000020 block_open
0000000034303570 l     F .ro	0000000000000038 block_seek
00000000343035b0 l     F .ro	0000000000000010 block_close
00000000343035c0 l     F .ro	000000000000007c block_dev_open
0000000034303640 l     F .ro	000000000000006c block_dev_close
00000000343036b0 l     F .ro	0000000000000184 block_write
0000000034303840 l     F .ro	000000000000014c block_read
0000000034336f30 l     O .bss	0000000000000004 block_dev_count
0000000034332c48 l     O .bss	0000000000000010 dev_info_pool
0000000034332c58 l     O .bss	0000000000000020 state_pool
0000000034313a78 l     O .ro	0000000000000008 block_dev_connector
0000000034313a80 l     O .ro	0000000000000048 block_dev_funcs
0000000000000000 l    df *ABS*	0000000000000000 io_fip.c
00000000343039d0 l     F .ro	0000000000000008 device_type_fip
00000000343039e0 l     F .ro	000000000000007c fip_dev_open
0000000034303a60 l     F .ro	0000000000000018 fip_file_len
0000000034303a80 l     F .ro	0000000000000054 fip_file_close
0000000034303ae0 l     F .ro	00000000000000b4 fip_dev_init
0000000034303ba0 l     F .ro	00000000000000c0 fip_file_read
0000000034303c60 l     F .ro	0000000000000104 fip_file_open
0000000034303d70 l     F .ro	000000000000005c fip_dev_close
0000000034332c78 l     O .bss	0000000000000008 backend_dev_handle
0000000034332c80 l     O .bss	0000000000000008 backend_image_spec
0000000034332c88 l     O .bss	0000000000000030 current_fip_file
0000000034332cb8 l     O .bss	0000000000000010 dev_info_pool
0000000034336f34 l     O .bss	0000000000000004 fip_dev_count
0000000034332cc8 l     O .bss	0000000000000010 state_pool
0000000034313ac8 l     O .ro	0000000000000008 fip_dev_connector
0000000034313ad0 l     O .ro	0000000000000048 fip_dev_funcs
0000000034313b18 l     O .ro	0000000000000010 uuid_null.0
0000000000000000 l    df *ABS*	0000000000000000 io_memmap.c
0000000034303e10 l     F .ro	0000000000000008 device_type_memmap
0000000034303e20 l     F .ro	0000000000000014 memmap_dev_open
0000000034303e40 l     F .ro	0000000000000008 memmap_dev_close
0000000034303e50 l     F .ro	0000000000000034 memmap_block_open
0000000034303e90 l     F .ro	0000000000000020 memmap_block_seek
0000000034303eb0 l     F .ro	0000000000000018 memmap_block_len
0000000034303ed0 l     F .ro	000000000000002c memmap_block_close
0000000034303f00 l     F .ro	0000000000000048 memmap_block_write
0000000034303f50 l     F .ro	000000000000004c memmap_block_read
0000000034332cd8 l     O .bss	0000000000000020 current_memmap_file
0000000034319400 l     O .data	0000000000000010 memmap_dev_info
0000000034313b30 l     O .ro	0000000000000048 memmap_dev_funcs
0000000034313b28 l     O .ro	0000000000000008 memmap_dev_connector
0000000000000000 l    df *ABS*	0000000000000000 io_storage.c
0000000034336f38 l     O .bss	0000000000000004 dev_count
0000000034336f3c l     O .bss	0000000000000004 entity_count
0000000034332cf8 l     O .bss	0000000000000020 entity_map
0000000034332d18 l     O .bss	0000000000000040 entity_pool
0000000000000000 l    df *ABS*	0000000000000000 mmc.c
0000000034304290 l     F .ro	0000000000000074 mmc_send_cmd
0000000034304310 l     F .ro	0000000000000094 mmc_device_state
00000000343043b0 l     F .ro	000000000000009c sd_switch.constprop.0
0000000034304450 l     F .ro	0000000000000248 mmc_set_ios
0000000034332d58 l     O .bss	0000000000000010 mmc_csd
0000000034332d68 l     O .bss	0000000000000008 mmc_dev_info
0000000034332a00 l     O .bss	0000000000000200 mmc_ext_csd
0000000034336f40 l     O .bss	0000000000000004 mmc_flags
0000000034336f44 l     O .bss	0000000000000004 mmc_ocr_value
0000000034332d70 l     O .bss	0000000000000008 ops
0000000034336f48 l     O .bss	0000000000000004 rca
0000000034332c00 l     O .bss	0000000000000008 scr
0000000034332d78 l     O .bss	0000000000000040 sd_switch_func_status
0000000034313c10 l     O .ro	0000000000000010 sd_tran_speed_base
0000000034313c20 l     O .ro	0000000000000010 tran_speed_base
0000000000000000 l    df *ABS*	0000000000000000 clk.c
0000000034332db8 l     O .bss	0000000000000008 driver.0
0000000034332dc0 l     O .bss	00000000000003c0 drivers
0000000034319410 l     O .data	0000000000000020 drv_pool
0000000000000000 l    df *ABS*	0000000000000000 early_clocks.c
0000000034304ec0 l     F .ro	00000000000000a8 s32_set_ddr_clock_state.constprop.0
0000000034333180 l     O .bss	0000000000000028 early_freqs
0000000034319430 l     O .data	0000000000000018 a53_clk
0000000034319508 l     O .data	0000000000000028 fake_clk_dev
0000000034319448 l     O .data	0000000000000018 arm_dfs1
0000000034319460 l     O .data	0000000000000018 arm_pll_mux
0000000034319478 l     O .data	0000000000000018 arm_pll_phi0
0000000034319490 l     O .data	0000000000000018 arm_pll_vco
00000000343194a8 l     O .data	0000000000000018 ddr
00000000343194c0 l     O .data	0000000000000018 ddr_pll_mux
00000000343194d8 l     O .data	0000000000000018 ddr_pll_phi0
00000000343194f0 l     O .data	0000000000000018 ddr_pll_vco
0000000034319698 l     O .data	0000000000000078 s32_priv
0000000034319530 l     O .data	0000000000000018 firc
0000000034319548 l     O .data	0000000000000018 fxosc
0000000034319560 l     O .data	0000000000000018 lin_baud
0000000034319578 l     O .data	0000000000000018 mc_cgm0_mux0
0000000034319590 l     O .data	0000000000000018 mc_cgm0_mux12
00000000343195a8 l     O .data	0000000000000018 mc_cgm0_mux14
00000000343195c0 l     O .data	0000000000000018 mc_cgm0_mux8
00000000343195d8 l     O .data	0000000000000018 mc_cgm1_mux0
00000000343195f0 l     O .data	0000000000000018 mc_cgm5_mux0
0000000034319608 l     O .data	0000000000000018 periph_dfs1
0000000034319620 l     O .data	0000000000000018 periph_dfs3
0000000034319638 l     O .data	0000000000000018 periph_pll_mux
0000000034319650 l     O .data	0000000000000018 periph_pll_phi3
0000000034319668 l     O .data	0000000000000018 periph_pll_vco
0000000034319680 l     O .data	0000000000000018 qspi
0000000034319710 l     O .data	0000000000000018 sdhc
0000000034319728 l     O .data	0000000000000018 xbar_2x
0000000000000000 l    df *ABS*	0000000000000000 enable_clk.c
00000000343053d0 l     F .ro	0000000000000018 get_clk_parent
00000000343053f0 l     F .ro	0000000000000008 get_part_link_parent
0000000034305400 l     F .ro	0000000000000008 get_part_block_parent
0000000034305410 l     F .ro	0000000000000008 get_part_block_link_parent
0000000034305420 l     F .ro	0000000000000008 no_parent
0000000034305430 l     F .ro	0000000000000008 get_fixed_div_parent
0000000034305440 l     F .ro	0000000000000008 get_pll_div_parent
0000000034305450 l     F .ro	0000000000000008 no_enable
0000000034305460 l     F .ro	0000000000000034 get_cgm_div_parent
00000000343054a0 l     F .ro	0000000000000034 get_dfs_div_parent
00000000343054e0 l     F .ro	0000000000000034 get_dfs_parent
0000000034305520 l     F .ro	0000000000000034 get_pll_parent
0000000034305560 l     F .ro	0000000000000100 cgm_mux_clk_config
0000000034305660 l     F .ro	0000000000000024 enable_part
0000000034305690 l     F .ro	000000000000005c enable_dfs
00000000343056f0 l     F .ro	00000000000000a8 exec_cb_with_refcount.part.0
00000000343057a0 l     F .ro	0000000000000048 get_mux_parent
00000000343057f0 l     F .ro	0000000000000108 enable_part_block
0000000034305900 l     F .ro	000000000000009c enable_osc
00000000343059a0 l     F .ro	0000000000000438 enable_cgm_div
0000000034305de0 l     F .ro	0000000000000804 enable_dfs_div
0000000034306830 l     F .ro	000000000000041c enable_pll_div
0000000034306c50 l     F .ro	00000000000000d0 enable_mux
0000000034307130 l     F .ro	0000000000000724 enable_pll
0000000034307910 l     F .ro	0000000000000198 enable_module
0000000034307ab0 l     F .ro	00000000000000a4 enable_part_block_link
0000000034307b60 l     F .ro	00000000000000a4 enable_part_link
0000000034314610 l     O .ro	0000000000000070 CSWTCH.145
0000000034314680 l     O .ro	0000000000000080 enable_clbs
0000000034314700 l     O .ro	0000000000000080 parents_clbs
0000000000000000 l    df *ABS*	0000000000000000 get_rate.c
0000000034307d60 l     F .ro	0000000000000270 compute_dfs_div_freq
0000000034314970 l     O .ro	000000000000000d __func__.0
0000000000000000 l    df *ABS*	0000000000000000 plat_clk.c
00000000343331a8 l     O .bss	000000000000000f mappings.1
0000000000000000 l    df *ABS*	0000000000000000 s32g3_clk.c
0000000034319740 l     O .data	0000000000000024 cgm6_mux0
0000000034319768 l     O .data	0000000000000030 cgm6_mux0_clk
0000000034319798 l     O .data	000000000000002c cgm6_mux1
00000000343197c8 l     O .data	0000000000000030 cgm6_mux1_clk
00000000343197f8 l     O .data	0000000000000028 cgm6_mux2
0000000034319820 l     O .data	0000000000000030 cgm6_mux2_clk
0000000034319850 l     O .data	0000000000000020 cgm6_mux3
0000000034319870 l     O .data	0000000000000030 cgm6_mux3_clk
00000000343198a0 l     O .data	0000000000000010 gmac0_ext_rx
00000000343198b0 l     O .data	0000000000000030 gmac0_ext_rx_clk
00000000343198e0 l     O .data	0000000000000010 gmac0_ext_tx
00000000343198f0 l     O .data	0000000000000030 gmac0_ext_tx_clk
0000000034319920 l     O .data	0000000000000030 gmac0_ref_clk
0000000034319950 l     O .data	0000000000000020 gmac0_ref_div
0000000034319970 l     O .data	0000000000000010 gmac0_rmii_ref
0000000034319980 l     O .data	0000000000000030 gmac0_rmii_ref_clk
00000000343199b0 l     O .data	0000000000000010 gmac_ext_ts
00000000343199c0 l     O .data	0000000000000030 gmac_ext_ts_clk
00000000343199f0 l     O .data	0000000000000030 gmac_rx_clk
0000000034319a50 l     O .data	0000000000000020 gmac_ts_div
0000000034319a70 l     O .data	0000000000000030 gmac_tx_clk
0000000034319aa0 l     O .data	0000000000000020 gmac_tx_div
00000000343149d8 l     O .ro	00000000000003b8 s32g3_cc_clocks
0000000034314d90 l     O .ro	00000000000000c0 s32g3_clocks
0000000000000000 l    df *ABS*	0000000000000000 s32g_clk.c
0000000034319ac0 l     O .data	0000000000000030 can_pe_clk
0000000034319af0 l     O .data	0000000000000020 cgm2_mux0
0000000034319b10 l     O .data	0000000000000030 cgm2_mux0_clk
0000000034319b40 l     O .data	0000000000000020 cgm2_mux0_div
0000000034319b60 l     O .data	000000000000002c cgm2_mux1
0000000034319b90 l     O .data	0000000000000030 cgm2_mux1_clk
0000000034319bc0 l     O .data	0000000000000020 cgm2_mux1_div
0000000034319be0 l     O .data	000000000000002c cgm2_mux2
0000000034319c10 l     O .data	0000000000000030 cgm2_mux2_clk
0000000034319c40 l     O .data	0000000000000020 cgm2_mux2_div
0000000034319c60 l     O .data	000000000000002c cgm2_mux3
0000000034319c90 l     O .data	0000000000000030 cgm2_mux3_clk
0000000034319cc0 l     O .data	0000000000000020 cgm2_mux3_div
0000000034319ce0 l     O .data	0000000000000028 cgm2_mux4
0000000034319d08 l     O .data	0000000000000030 cgm2_mux4_clk
0000000034319d38 l     O .data	0000000000000028 cgm2_mux5
0000000034319d60 l     O .data	0000000000000030 cgm2_mux5_clk
0000000034319d90 l     O .data	0000000000000028 cgm2_mux6
0000000034319db8 l     O .data	0000000000000030 cgm2_mux6_clk
0000000034319de8 l     O .data	0000000000000020 cgm2_mux7
0000000034319e08 l     O .data	0000000000000030 cgm2_mux7_clk
0000000034319e38 l     O .data	0000000000000020 cgm2_mux7_div
0000000034319e58 l     O .data	0000000000000020 cgm2_mux8
0000000034319e78 l     O .data	0000000000000030 cgm2_mux8_clk
0000000034319ea8 l     O .data	0000000000000020 cgm2_mux8_div
0000000034319ec8 l     O .data	0000000000000020 cgm2_mux9
0000000034319ee8 l     O .data	0000000000000030 cgm2_mux9_clk
0000000034319f18 l     O .data	0000000000000020 cgm2_mux9_div
0000000034319f38 l     O .data	0000000000000018 llce_part_link
0000000034319ff0 l     O .data	000000000000000c part3
0000000034319f50 l     O .data	0000000000000030 llce_sys_clk
0000000034319f80 l     O .data	000000000000000c part2
0000000034319f90 l     O .data	0000000000000018 part2_block0
0000000034319fa8 l     O .data	0000000000000018 part2_block1
0000000034319fc0 l     O .data	0000000000000018 part2_block2
0000000034319fd8 l     O .data	0000000000000018 part2_block3
000000003431a000 l     O .data	0000000000000030 per_clk
000000003431a030 l     O .data	0000000000000018 pfe0_ref_block_link
000000003431a048 l     O .data	0000000000000018 pfe0_rx_block_link
000000003431a060 l     O .data	0000000000000018 pfe0_tx_block_link
000000003431a078 l     O .data	0000000000000018 pfe1_ref_block_link
000000003431a090 l     O .data	0000000000000018 pfe1_rx_block_link
000000003431a0a8 l     O .data	0000000000000018 pfe1_tx_block_link
000000003431a0c0 l     O .data	0000000000000018 pfe2_ref_block_link
000000003431a0d8 l     O .data	0000000000000018 pfe2_rx_block_link
000000003431a0f0 l     O .data	0000000000000018 pfe2_tx_block_link
000000003431a108 l     O .data	0000000000000010 pfe_mac0_ext_rx
000000003431a118 l     O .data	0000000000000030 pfe_mac0_ext_rx_clk
000000003431a148 l     O .data	0000000000000010 pfe_mac0_ext_tx
000000003431a158 l     O .data	0000000000000030 pfe_mac0_ext_tx_clk
000000003431a188 l     O .data	0000000000000030 pfe_mac0_ref_div_clk
000000003431a1b8 l     O .data	0000000000000010 pfe_mac0_rmii_ref
000000003431a1c8 l     O .data	0000000000000030 pfe_mac0_rmii_ref_clk
000000003431a1f8 l     O .data	0000000000000030 pfe_mac0_rx_clk
000000003431a228 l     O .data	0000000000000030 pfe_mac0_tx_div_clk
000000003431a258 l     O .data	0000000000000010 pfe_mac1_ext_rx
000000003431a268 l     O .data	0000000000000030 pfe_mac1_ext_rx_clk
000000003431a298 l     O .data	0000000000000010 pfe_mac1_ext_tx
000000003431a2a8 l     O .data	0000000000000030 pfe_mac1_ext_tx_clk
000000003431a2d8 l     O .data	0000000000000030 pfe_mac1_ref_div_clk
000000003431a308 l     O .data	0000000000000010 pfe_mac1_rmii_ref
000000003431a318 l     O .data	0000000000000030 pfe_mac1_rmii_ref_clk
000000003431a348 l     O .data	0000000000000030 pfe_mac1_rx_clk
000000003431a378 l     O .data	0000000000000030 pfe_mac1_tx_clk
000000003431a3a8 l     O .data	0000000000000010 pfe_mac2_ext_rx
000000003431a3b8 l     O .data	0000000000000030 pfe_mac2_ext_rx_clk
000000003431a3e8 l     O .data	0000000000000010 pfe_mac2_ext_tx
000000003431a3f8 l     O .data	0000000000000030 pfe_mac2_ext_tx_clk
000000003431a428 l     O .data	0000000000000030 pfe_mac2_ref_div_clk
000000003431a458 l     O .data	0000000000000010 pfe_mac2_rmii_ref
000000003431a468 l     O .data	0000000000000030 pfe_mac2_rmii_ref_clk
000000003431a498 l     O .data	0000000000000030 pfe_mac2_rx_clk
000000003431a4c8 l     O .data	0000000000000030 pfe_mac2_tx_clk
000000003431a4f8 l     O .data	0000000000000030 pfe_pe_clk
000000003431a528 l     O .data	0000000000000018 pfe_pe_part_link
000000003431a540 l     O .data	0000000000000030 pfe_sys_clk
000000003431a570 l     O .data	0000000000000028 pfe_sys_div
000000003431a598 l     O .data	0000000000000018 pfe_ts_block_link
000000003431a5b0 l     O .data	0000000000000030 pfe_ts_clk
000000003431a5e0 l     O .data	0000000000000010 serdes0_lane1_cdr
000000003431a5f0 l     O .data	0000000000000030 serdes0_lane1_cdr_clk
000000003431a620 l     O .data	0000000000000010 serdes0_lane1_tx
000000003431a630 l     O .data	0000000000000030 serdes0_lane1_tx_clk
000000003431a660 l     O .data	0000000000000010 serdes1_lane1_cdr
000000003431a6a0 l     O .data	0000000000000010 serdes1_lane1_tx
0000000034314f40 l     O .ro	00000000000002d0 s32g_cc_clocks
0000000034315210 l     O .ro	00000000000000a0 s32g_clocks
0000000000000000 l    df *ABS*	0000000000000000 s32gen1_clk.c
000000003431a710 l     O .data	0000000000000030 a53_core_clk
000000003431af38 l     O .data	0000000000000030 cgm1_mux0_clk
000000003431a740 l     O .data	0000000000000028 a53_core_div10
000000003431a768 l     O .data	0000000000000030 a53_core_div10_clk
000000003431a798 l     O .data	0000000000000028 a53_core_div2
000000003431a7c0 l     O .data	0000000000000030 a53_core_div2_clk
000000003431a7f0 l     O .data	0000000000000020 accel_pll_mux
000000003431a810 l     O .data	0000000000000030 accel_pll_mux_clk
000000003431a870 l     O .data	0000000000000028 accel_pll_phi0_div
000000003431a920 l     O .data	0000000000000030 accelpll
000000003431a8c8 l     O .data	0000000000000028 accel_pll_phi1_div
000000003431a8f0 l     O .data	0000000000000030 accel_pll_vco_clk
000000003431a950 l     O .data	0000000000000030 arm_dfs1_clk
000000003431a980 l     O .data	0000000000000020 arm_dfs1_div
000000003431a9a0 l     O .data	0000000000000030 arm_dfs2_clk
000000003431a9d0 l     O .data	0000000000000020 arm_dfs2_div
000000003431a9f0 l     O .data	0000000000000020 arm_pll_mux
000000003431aa10 l     O .data	0000000000000030 arm_pll_mux_clk
000000003431aa40 l     O .data	0000000000000030 arm_pll_phi0_clk
000000003431aa70 l     O .data	0000000000000028 arm_pll_phi0_div
000000003431aae8 l     O .data	0000000000000030 armpll
000000003431af10 l     O .data	0000000000000024 cgm1_mux0
000000003431aa98 l     O .data	0000000000000030 arm_pll_vco_clk
000000003431ab18 l     O .data	0000000000000020 cgm0_mux0
000000003431ab68 l     O .data	0000000000000028 cgm0_mux1
000000003431ab90 l     O .data	0000000000000020 cgm0_mux12
000000003431abb0 l     O .data	0000000000000030 cgm0_mux12_clk
000000003431abe0 l     O .data	0000000000000020 cgm0_mux14
000000003431ac00 l     O .data	0000000000000030 cgm0_mux14_clk
000000003431ac30 l     O .data	0000000000000020 cgm0_mux16
000000003431ac50 l     O .data	0000000000000030 cgm0_mux16_clk
000000003431ac80 l     O .data	0000000000000030 cgm0_mux1_clk
000000003431acb0 l     O .data	0000000000000028 cgm0_mux2
000000003431acd8 l     O .data	0000000000000030 cgm0_mux2_clk
000000003431ad08 l     O .data	0000000000000020 cgm0_mux3
000000003431ad28 l     O .data	0000000000000030 cgm0_mux3_clk
000000003431ad58 l     O .data	0000000000000024 cgm0_mux4
000000003431ad80 l     O .data	0000000000000030 cgm0_mux4_clk
000000003431adb0 l     O .data	0000000000000024 cgm0_mux5
000000003431add8 l     O .data	0000000000000030 cgm0_mux5_clk
000000003431ae08 l     O .data	0000000000000024 cgm0_mux6
000000003431ae30 l     O .data	0000000000000030 cgm0_mux6_clk
000000003431ae60 l     O .data	0000000000000024 cgm0_mux7
000000003431aeb8 l     O .data	0000000000000024 cgm0_mux8
000000003431aee0 l     O .data	0000000000000030 cgm0_mux8_clk
000000003431af68 l     O .data	0000000000000020 cgm5_mux0
000000003431af88 l     O .data	0000000000000030 cgm5_mux0_clk
000000003431afb8 l     O .data	0000000000000030 clkout0_clk
000000003431afe8 l     O .data	0000000000000020 clkout0_div
000000003431b008 l     O .data	0000000000000030 clkout1_clk
000000003431b038 l     O .data	0000000000000020 clkout1_div
000000003431b058 l     O .data	0000000000000018 ddr_block_link
000000003431b468 l     O .data	0000000000000018 part0_block1
000000003431b070 l     O .data	0000000000000030 ddr_clk
000000003431b0a0 l     O .data	0000000000000020 ddr_pll_mux
000000003431b0c0 l     O .data	0000000000000030 ddr_pll_mux_clk
000000003431b0f0 l     O .data	0000000000000030 ddr_pll_phi0_clk
000000003431b120 l     O .data	0000000000000028 ddr_pll_phi0_div
000000003431b178 l     O .data	0000000000000030 ddrpll
000000003431b148 l     O .data	0000000000000030 ddr_pll_vco_clk
000000003431b1a8 l     O .data	0000000000000020 firc
000000003431b1c8 l     O .data	0000000000000030 firc_clk
000000003431b1f8 l     O .data	0000000000000030 flexray_pe_clk
000000003431b228 l     O .data	0000000000000020 flexray_pe_div
000000003431b248 l     O .data	0000000000000020 ftm0_div
000000003431b268 l     O .data	0000000000000010 ftm0_ext
000000003431b278 l     O .data	0000000000000030 ftm0_ext_clk
000000003431b2a8 l     O .data	0000000000000030 ftm0_ref_clk
000000003431b2d8 l     O .data	0000000000000020 ftm1_div
000000003431b2f8 l     O .data	0000000000000010 ftm1_ext
000000003431b308 l     O .data	0000000000000030 ftm1_ext_clk
000000003431b338 l     O .data	0000000000000030 ftm1_ref_clk
000000003431b368 l     O .data	0000000000000020 fxosc
000000003431b388 l     O .data	0000000000000030 fxosc_clk
000000003431b3b8 l     O .data	0000000000000030 lin_baud_clk
000000003431b3e8 l     O .data	0000000000000030 linflexd_clk
000000003431b418 l     O .data	0000000000000028 linflexd_div
000000003431b450 l     O .data	0000000000000018 part0_block0
000000003431b4a0 l     O .data	0000000000000030 periph_dfs1_clk
000000003431b4d0 l     O .data	0000000000000020 periph_dfs1_div
000000003431b8c8 l     O .data	0000000000000020 periphdfs
000000003431b4f0 l     O .data	0000000000000030 periph_dfs2_clk
000000003431b520 l     O .data	0000000000000020 periph_dfs2_div
000000003431b540 l     O .data	0000000000000030 periph_dfs3_clk
000000003431b570 l     O .data	0000000000000020 periph_dfs3_div
000000003431b590 l     O .data	0000000000000030 periph_dfs5_clk
000000003431b5c0 l     O .data	0000000000000020 periph_dfs5_div
000000003431b5e0 l     O .data	0000000000000020 periph_pll_mux
000000003431b600 l     O .data	0000000000000030 periph_pll_mux_clk
000000003431b630 l     O .data	0000000000000030 periph_pll_phi0_clk
000000003431b660 l     O .data	0000000000000028 periph_pll_phi0_div
000000003431b8e8 l     O .data	0000000000000030 periphpll
000000003431b688 l     O .data	0000000000000030 periph_pll_phi1_clk
000000003431b6b8 l     O .data	0000000000000028 periph_pll_phi1_div
000000003431b6e0 l     O .data	0000000000000030 periph_pll_phi2_clk
000000003431b710 l     O .data	0000000000000028 periph_pll_phi2_div
000000003431b738 l     O .data	0000000000000030 periph_pll_phi3_clk
000000003431b768 l     O .data	0000000000000028 periph_pll_phi3_div
000000003431b790 l     O .data	0000000000000030 periph_pll_phi4_clk
000000003431b7c0 l     O .data	0000000000000028 periph_pll_phi4_div
000000003431b7e8 l     O .data	0000000000000030 periph_pll_phi5_clk
000000003431b818 l     O .data	0000000000000028 periph_pll_phi5_div
000000003431b840 l     O .data	0000000000000030 periph_pll_phi7_clk
000000003431b870 l     O .data	0000000000000028 periph_pll_phi7_div
000000003431b898 l     O .data	0000000000000030 periph_pll_vco_clk
000000003431b918 l     O .data	0000000000000030 qspi_2x_clk
000000003431b978 l     O .data	0000000000000020 qspi_div
000000003431b948 l     O .data	0000000000000030 qspi_clk
000000003431b998 l     O .data	0000000000000028 qspi_div2
000000003431b9c0 l     O .data	0000000000000010 s32gen1_freq_div_mappings
000000003431b9d0 l     O .data	0000000000000018 sdhc_block_link
000000003431ba18 l     O .data	0000000000000020 sdhc_div
000000003431b9e8 l     O .data	0000000000000030 sdhc_clk
000000003431ba38 l     O .data	0000000000000010 serdes0_lane0_cdr
000000003431ba48 l     O .data	0000000000000030 serdes0_lane0_cdr_clk
000000003431ba78 l     O .data	0000000000000010 serdes0_lane0_tx
000000003431ba88 l     O .data	0000000000000030 serdes0_lane0_tx_clk
000000003431bab8 l     O .data	0000000000000010 serdes1_lane0_cdr
000000003431baf8 l     O .data	0000000000000010 serdes1_lane0_tx
000000003431bb38 l     O .data	0000000000000030 serdes_ref_clk
000000003431bb68 l     O .data	0000000000000020 sirc
000000003431bb88 l     O .data	0000000000000030 sirc_clk
000000003431bbb8 l     O .data	0000000000000030 spi_clk
000000003431bc40 l     O .data	0000000000000028 xbar_div2
000000003431bc18 l     O .data	0000000000000028 xbar_div12
000000003431bcc8 l     O .data	0000000000000028 xbar_div4
000000003431bd20 l     O .data	0000000000000028 xbar_div6
000000003431bcf0 l     O .data	0000000000000030 xbar_div4_clk
000000003431bd78 l     O .data	0000000000000028 xbar_div8
000000003431bd48 l     O .data	0000000000000030 xbar_div6_clk
00000000343152b0 l     O .ro	0000000000000398 plat_clocks
0000000000000000 l    df *ABS*	0000000000000000 set_par_rate.c
0000000034309040 l     F .ro	00000000000005a0 set_module_rate
0000000034315970 l     O .ro	000000000000000d __func__.0
0000000000000000 l    df *ABS*	0000000000000000 ddr_density.c
0000000034336f4c l     O .bss	0000000000000004 active_pages.0
0000000034336f58 l     O .bss	0000000000000001 init_pages.2
00000000343331b8 l     O .bss	0000000000000078 pages.1
0000000034315980 l     O .ro	0000000000000020 addr_map_internal_base_map
00000000343159a0 l     O .ro	0000000000000020 addr_map_masks_map
00000000343159c0 l     O .ro	0000000000000020 addr_map_shift_map
0000000000000000 l    df *ABS*	0000000000000000 ddr_init.c
0000000000000000 l    df *ABS*	0000000000000000 ddr_lp.c
0000000000000000 l    df *ABS*	0000000000000000 ddr_utils.c
0000000034333230 l     O .bss	0000000000000008 tr_res
0000000000000000 l    df *ABS*	0000000000000000 ddrss_cfg.c
0000000000000000 l    df *ABS*	0000000000000000 s32_i2c.c
000000003430aec0 l     F .ro	0000000000000080 s32_i2c_stop.isra.0
000000003430af40 l     F .ro	0000000000000094 s32_i2c_write_byte
000000003430afe0 l     F .ro	0000000000000180 s32_i2c_start.part.0
0000000034316030 l     O .ro	000000000000000d __func__.0
0000000034316040 l     O .ro	000000000000000e __func__.1
0000000034316050 l     O .ro	000000000000000d __func__.2
0000000034316060 l     O .ro	0000000000000080 s32_clk_div
0000000000000000 l    df *ABS*	0000000000000000 memory_pool.c
0000000000000000 l    df *ABS*	0000000000000000 s32_mmc.c
000000003430b690 l     F .ro	000000000000029c s32_mmc_send_cmd
000000003430b930 l     F .ro	0000000000000008 s32_mmc_write
000000003430b940 l     F .ro	0000000000000020 s32_mmc_read
000000003430b960 l     F .ro	0000000000000040 s32_mmc_prepare
000000003430b9a0 l     F .ro	00000000000000ec s32_mmc_set_clk
000000003430ba90 l     F .ro	0000000000000078 s32_mmc_set_ios
000000003430bb10 l     F .ro	00000000000000d4 s32_mmc_init
0000000034333238 l     O .bss	0000000000000010 devdata
000000003432e370 l     O .data	0000000000000020 emmc_device_info
000000003432e390 l     O .data	0000000000000020 sd_device_info
0000000034316130 l     O .ro	0000000000000011 __func__.0
0000000034316148 l     O .ro	0000000000000030 s32_mmc_ops
0000000000000000 l    df *ABS*	0000000000000000 ocotp.c
0000000034333248 l     O .bss	0000000000000020 gocotp
0000000000000000 l    df *ABS*	0000000000000000 vr5510.c
0000000034333268 l     O .bss	0000000000000008 fill_level
0000000034333270 l     O .bss	00000000000000a0 instances
0000000000000000 l    df *ABS*	0000000000000000 s32gen1_rst.c
0000000034333310 l     O .bss	0000000000000008 drv.0
0000000000000000 l    df *ABS*	0000000000000000 s32g_rtc.c
0000000034336f59 l     O .bss	0000000000000001 mmap_added.0
0000000000000000 l    df *ABS*	0000000000000000 gpt.c
0000000000000000 l    df *ABS*	0000000000000000 partition.c
000000003430c6a0 l     F .ro	00000000000000e4 load_gpt_header.part.0
0000000034333318 l     O .bss	0000000000002c08 list
000000003430c790 l     F .ro	00000000000000c4 load_partition_gpt.part.0
0000000034335f20 l     O .bss	0000000000000200 mbr_sector
0000000000000000 l    df *ABS*	0000000000000000 optee_utils.c
000000003430cbd0 l     F .ro	0000000000000074 parse_optee_image.isra.0
0000000000000000 l    df *ABS*	0000000000000000 crc8.c
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_arch.c
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_context.c
0000000034337000 l     O .bss	0000000000000200 tf_base_xlat_table
0000000034336138 l     O .bss	0000000000000070 tf_mapped_regions
00000000343361a8 l     O .bss	0000000000000848 tf_mmap
000000003432e3b0 l     O .data	0000000000000070 tf_xlat_ctx
0000000034338000 l     O .xlat_table	000000000001c000 tf_xlat_tables
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_core.c
000000003430d040 l     F .ro	0000000000000144 mmap_add_region_check
000000003430d190 l     F .ro	0000000000000294 xlat_tables_unmap_region
000000003430d540 l     F .ro	0000000000000308 xlat_tables_map_region
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_utils.c
0000000000000000 l    df *ABS*	0000000000000000 plat_bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 plat_log_common.c
0000000034316550 l     O .ro	0000000000000028 plat_prefix_str
0000000000000000 l    df *ABS*	0000000000000000 s32_bl2_common.c
0000000000000000 l    df *ABS*	0000000000000000 s32_bl2_el3.c
000000003432e420 l     O .data	0000000000000140 dyn_regions
0000000034316860 l     O .ro	0000000000000050 dyn_ddr_regions
00000000343168b0 l     O .ro	0000000000000048 names.0
00000000343168f8 l     O .ro	0000000000000050 s32_mmap
0000000000000000 l    df *ABS*	0000000000000000 s32_bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 s32_dt.c
0000000034336f50 l     O .bss	0000000000000004 fdt_checked
0000000000000000 l    df *ABS*	0000000000000000 s32_linflexuart.c
000000003432e560 l     O .data	0000000000000028 s32_console.0
0000000000000000 l    df *ABS*	0000000000000000 s32_mc_me.c
0000000000000000 l    df *ABS*	0000000000000000 s32_mc_rgm.c
0000000000000000 l    df *ABS*	0000000000000000 s32_ncore.c
000000003430f030 l     F .ro	00000000000000e4 set_caiu
0000000000000000 l    df *ABS*	0000000000000000 s32_pinctrl.c
000000003432e588 l     O .data	0000000000000030 siul2_mmaps.0
0000000034316a20 l     O .ro	0000000000000010 sdhc_periph
0000000034316a30 l     O .ro	00000000000001f8 sdhc_pinconfs
0000000034316c28 l     O .ro	0000000000000010 usdhc_base_cfgs
0000000034316c38 l     O .ro	0000000000000010 usdhc_pull_up_cfgs
0000000034316c48 l     O .ro	000000000000000c usdhc_rst_cfgs
0000000000000000 l    df *ABS*	0000000000000000 s32_scmi_rst.c
0000000034316d30 l     O .ro	0000000000000228 reset_table
0000000000000000 l    df *ABS*	0000000000000000 s32_sramc.c
0000000034336f5a l     O .bss	0000000000000001 mmap_added.0
0000000000000000 l    df *ABS*	0000000000000000 s32_storage.c
000000003430f8b0 l     F .ro	0000000000000078 check_fip
000000003430f930 l     F .ro	0000000000000078 check_dev
0000000034336a98 l     O .bss	0000000000000008 boot_dev_handle
0000000034336aa0 l     O .bss	0000000000000008 fip_dev_con
0000000034336aa8 l     O .bss	0000000000000008 fip_dev_handle
0000000034336ab0 l     O .bss	0000000000000010 fip_memmap_spec
0000000034336ac0 l     O .bss	0000000000000010 fip_mmc_spec
0000000034336ad0 l     O .bss	0000000000000008 s32_memmap_io_conn
0000000034336ad8 l     O .bss	0000000000000008 s32_mmc_io_conn
000000003432e5b8 l     O .data	0000000000000010 mbr_spec
000000003432e5c8 l     O .data	00000000000002b8 s32_policies
0000000034317020 l     O .ro	0000000000000010 bl31_uuid_spec
0000000034317030 l     O .ro	0000000000000010 bl33_uuid_spec
0000000034317040 l     O .ro	0000000000000028 mmc_dev_spec
0000000000000000 l    df *ABS*	0000000000000000 s32g3_flexnoc.c
0000000034336f5b l     O .bss	0000000000000001 mmap_added.0
00000000343170a8 l     O .ro	0000000000000084 flex_noc_part1_configs
0000000034317130 l     O .ro	00000000000001a4 flex_noc_part2_configs
00000000343172d8 l     O .ro	000000000000000c flex_noc_part3_configs
00000000343172e8 l     O .ro	0000000000000078 noc_dyn_regs
0000000034317360 l     O .ro	0000000000000040 part_configs
0000000000000000 l    df *ABS*	0000000000000000 s32g3_sramc.c
000000003430fee0 l     F .ro	0000000000000034 a53_to_sramc_offset
000000003432e880 l     O .data	0000000000000080 controllers.0
0000000000000000 l    df *ABS*	0000000000000000 s32g3_vr5510.c
0000000000000000 l    df *ABS*	0000000000000000 s32g_bl2_el3.c
0000000034336f54 l     O .bss	0000000000000004 reset_cause
0000000034336ae0 l     O .bss	0000000000000450 s32g_bl2_mem_params_descs
00000000343174c0 l     O .ro	0000000000000010 non_scp_filters
00000000343174d0 l     O .ro	0000000000000028 used_ips_base
0000000000000000 l    df *ABS*	0000000000000000 s32g_bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 s32g_pinctrl.c
00000000343176b0 l     O .ro	0000000000000010 i2c0_periph
00000000343176c0 l     O .ro	0000000000000060 i2c0_pinconfs
0000000034317800 l     O .ro	0000000000000010 i2c_cfgs
0000000034317720 l     O .ro	0000000000000010 i2c1_periph
0000000034317730 l     O .ro	0000000000000060 i2c1_pinconfs
0000000034317790 l     O .ro	0000000000000010 i2c4_periph
00000000343177a0 l     O .ro	0000000000000060 i2c4_pinconfs
0000000034317810 l     O .ro	0000000000000010 uart0_periph
0000000034317820 l     O .ro	0000000000000048 uart0_pinconfs
00000000343178c8 l     O .ro	0000000000000008 uart_txd_cfgs
00000000343178c0 l     O .ro	0000000000000008 uart_rxd_cfgs
0000000034317868 l     O .ro	0000000000000010 uart1_periph
0000000034317878 l     O .ro	0000000000000048 uart1_pinconfs
0000000000000000 l    df *ABS*	0000000000000000 s32g_vr5510.c
0000000034310590 l     F .ro	00000000000000c0 watchdog_refresh
0000000000000000 l    df *ABS*	0000000000000000 fdt.c
0000000000000000 l    df *ABS*	0000000000000000 fdt_addresses.c
0000000000000000 l    df *ABS*	0000000000000000 fdt_ro.c
00000000343110d0 l     F .ro	000000000000007c fdt_get_property_by_offset_
00000000343112e0 l     F .ro	0000000000000194 fdt_get_property_namelen_
0000000000000000 l    df *ABS*	0000000000000000 fdt_rw.c
0000000034311da0 l     F .ro	00000000000000e4 fdt_blocks_misordered_
0000000034311e90 l     F .ro	000000000000009c fdt_rw_probe_
0000000034311f30 l     F .ro	00000000000000e0 fdt_splice_
0000000034312010 l     F .ro	0000000000000090 fdt_splice_struct_
00000000343120a0 l     F .ro	000000000000025c fdt_add_property_
0000000000000000 l    df *ABS*	0000000000000000 fdt_strerror.c
0000000034317c88 l     O .ro	00000000000000a0 fdt_errtable
0000000000000000 l    df *ABS*	0000000000000000 memchr.c
0000000000000000 l    df *ABS*	0000000000000000 memcmp.c
0000000000000000 l    df *ABS*	0000000000000000 memcpy.c
0000000000000000 l    df *ABS*	0000000000000000 memmove.c
0000000000000000 l    df *ABS*	0000000000000000 memset.c
0000000000000000 l    df *ABS*	0000000000000000 printf.c
00000000343129e0 l     F .ro	00000000000000fc unsigned_num_print.part.0
0000000000000000 l    df *ABS*	0000000000000000 snprintf.c
0000000034313050 l     F .ro	0000000000000138 unsigned_num_print
0000000000000000 l    df *ABS*	0000000000000000 strlcpy.c
0000000000000000 l    df *ABS*	0000000000000000 strlen.c
0000000000000000 l    df *ABS*	0000000000000000 strncmp.c
0000000000000000 l    df *ABS*	0000000000000000 strnlen.c
0000000000000000 l    df *ABS*	0000000000000000 strrchr.c
0000000000000000 l    df *ABS*	0000000000000000 <stdin>
0000000000000000 l    df *ABS*	0000000000000000 boot_info.c
0000000000000000 l    df *ABS*	0000000000000000 ddr_lp_csr.c
0000000000000000 l    df *ABS*	0000000000000000 bl2_el3_exceptions.o
0000000034318000 l     F .ro	0000000000000000 SynchronousExceptionSP0
0000000034318080 l     F .ro	0000000000000000 IrqSP0
0000000034318100 l     F .ro	0000000000000000 FiqSP0
0000000034318180 l     F .ro	0000000000000000 SErrorSP0
0000000034318200 l     F .ro	0000000000000000 SynchronousExceptionSPx
0000000034318280 l     F .ro	0000000000000000 IrqSPx
0000000034318300 l     F .ro	0000000000000000 FiqSPx
0000000034318380 l     F .ro	0000000000000000 SErrorSPx
0000000034318400 l     F .ro	0000000000000000 SynchronousExceptionA64
0000000034318480 l     F .ro	0000000000000000 IrqA64
0000000034318500 l     F .ro	0000000000000000 FiqA64
0000000034318580 l     F .ro	0000000000000000 SErrorA64
0000000034318600 l     F .ro	0000000000000000 SynchronousExceptionA32
0000000034318680 l     F .ro	0000000000000000 IrqA32
0000000034318700 l     F .ro	0000000000000000 FiqA32
0000000034318780 l     F .ro	0000000000000000 SErrorA32
0000000000000000 l    df *ABS*	0000000000000000 imem_cfg.c
0000000000000000 l    df *ABS*	0000000000000000 ddrc_cfg.c
0000000000000000 l    df *ABS*	0000000000000000 dmem_cfg.c
0000000000000000 l    df *ABS*	0000000000000000 dq_swap_cfg.c
0000000000000000 l    df *ABS*	0000000000000000 phy_cfg.c
0000000000000000 l    df *ABS*	0000000000000000 pie_cfg.c
0000000034303370 g     F .ro	0000000000000028 putchar
0000000034317d32 g     O .ro	0000000000000001 fip_location_qspi
0000000034303290 g     F .ro	0000000000000018 console_set_scope
0000000034310ff0 g     F .ro	0000000000000070 fdt_address_cells
0000000034303470 g     F .ro	000000000000000c mdelay
0000000034306600 g     F .ro	0000000000000054 s32gen1_cgm_mux_to_safe
0000000034310b00 g     F .ro	00000000000000d4 fdt_offset_ptr
0000000034336f80 g       .bss	0000000000000000 __PMF_TIMESTAMP_START__
000000003430cd80 g     F .ro	0000000000000068 crc8poly
0000000034303250 g     F .ro	000000000000003c console_register
0000000034302630 g     F .ro	0000000000000020 reset_handler
0000000034308b20 g     F .ro	00000000000001c8 mmap_clk_regions
00000000343023f4 g     F .ro	0000000000000008 zeromem
0000000034313938 g     O .ro	0000000000000026 version_string
0000000034302178 g     F .ro	0000000000000008 asm_print_newline
000000003430c860 g     F .ro	000000000000035c load_partition_table
000000003430d9d0 g     F .ro	0000000000000044 mmap_add_ctx
0000000034302c50 g     F .ro	0000000000000004 print_entry_point_info
000000003430ec50 g     F .ro	0000000000000188 mc_me_enable_partition
0000000034308de0 g     F .ro	0000000000000034 s32g_get_plat_cc_clock
000000003430da20 g     F .ro	0000000000000290 mmap_add_dynamic_region_ctx
0000000034336120 g     O .bss	0000000000000018 mmu_cfg_params
000000003430de00 g     F .ro	0000000000000004 xlat_tables_print
0000000034319000 g       .ro	0000000000000000 __RW_START__
000000003430b160 g     F .ro	0000000000000230 s32_i2c_read
000000003430dfc0 g     F .ro	0000000000000008 add_bl32_img_to_mem_params_descs
0000000034309d40 g     F .ro	0000000000000024 load_register_cfg
0000000034307fd0 g     F .ro	0000000000000b44 get_module_rate
0000000034338000 g       .xlat_table	0000000000000000 __XLAT_TABLE_START__
0000000034311730 g     F .ro	0000000000000080 fdt_getprop_namelen
00000000343097f0 g     F .ro	00000000000001c0 s32gen1_exclude_ecc
000000003430ffa0 g     F .ro	000000000000027c bl2_el3_early_platform_setup
000000003430cf70 g     F .ro	000000000000003c mmap_add_dynamic_region
00000000343369f0 g     O .bss	00000000000000a0 i2c_drivers
000000003430c010 g     F .ro	0000000000000150 vr5510_register_instance
0000000034306d20 g     F .ro	0000000000000410 get_pll_mfi_mfn
0000000034315f28 g     O .ro	0000000000000018 ddrc_to_store
000000003431bb08 g     O .data	0000000000000030 serdes1_lane0_tx_clk
000000003431b440 g     O .data	000000000000000c part0
00000000343128f0 g     F .ro	0000000000000050 memmove
0000000034311a70 g     F .ro	0000000000000060 fdt_parent_offset
000000003430ce80 g     F .ro	00000000000000a0 setup_mmu_cfg
000000003430a650 g     F .ro	00000000000000b0 wait_firmware_execution
0000000034313790 g     F .ro	000000000000004c snprintf
000000003430ede0 g     F .ro	0000000000000180 mc_me_disable_partition
0000000034311690 g     F .ro	0000000000000098 fdt_get_property
0000000034311910 g     F .ro	0000000000000034 fdt_path_offset
0000000034312430 g     F .ro	0000000000000068 fdt_setprop
000000003430de50  w    F .ro	000000000000003c plat_log_get_prefix
00000000343027d8 g     F .ro	0000000000000014 s32_core_pos_by_mpidr
0000000034302720  w    F .ro	0000000000000004 plat_report_exception
000000003430b480 g     F .ro	000000000000011c s32_i2c_init
0000000034314e50 g     O .ro	00000000000000f0 siul2_clk_freq_map
000000003431bdb0 g     O .data	0000000000000088 configs
0000000034313918 g     O .ro	000000000000001e build_message
000000003430e730 g     F .ro	000000000000002c clear_swt_faults
000000003430cfb0 g     F .ro	0000000000000038 init_xlat_tables
0000000034319000 g       .data	0000000000000000 __DATA_START__
0000000034302340 g     F .ro	000000000000000c console_linflex_flush
000000003430bbf0 g     F .ro	0000000000000118 s32_mmc_register
000000003430cbc0 g     F .ro	000000000000000c get_partition_entry_list
0000000034302ca0 g     F .ro	0000000000000054 get_bl_mem_params_node
0000000034311150 g     F .ro	0000000000000190 fdt_get_string
000000003430ce20 g     F .ro	0000000000000014 xlat_arch_regime_get_xn_desc
000000003432be48 g     O .data	0000000000000008 imem_2d_cfg_size
0000000034302eb0 g     F .ro	00000000000001a8 fdt_add_reserved_memory
0000000034310f60 g     F .ro	0000000000000084 fdt_find_string_
0000000034304d70 g     F .ro	00000000000000c8 get_clk_driver_by_name
000000003430ef90 g     F .ro	0000000000000098 s32_mc_rgm_periph_reset
000000003430a170 g     F .ro	00000000000004d4 post_train_setup
0000000034311ce0 g     F .ro	00000000000000bc fdt_node_offset_by_compatible
000000003430e670 g     F .ro	0000000000000004 bl2_platform_setup
0000000034303990 g     F .ro	0000000000000038 register_io_dev_block
00000000343078a0 g     F .ro	0000000000000064 get_module_parent
000000003430297c g       .ro	0000000000000000 __TEXT_RESIDENT_END__
0000000034323e40 g     O .data	0000000000000008 imem_1d_cfg_size
000000003430e7d0 g     F .ro	0000000000000040 s32_early_plat_init
0000000034308cf0 g     F .ro	00000000000000e4 get_base_addr
00000000343128d0 g     F .ro	0000000000000020 memcpy
0000000034308eb0 g     F .ro	0000000000000044 get_plat_clock
0000000034311ad0 g     F .ro	00000000000000c4 fdt_node_offset_by_prop_value
0000000034302c60 g     F .ro	0000000000000038 flush_bl_params_desc
000000003430bda0 g     F .ro	00000000000000f0 vr5510_read
000000003430eb20 g     F .ro	0000000000000054 console_s32_register
00000000343023fc g     F .ro	00000000000000e8 zero_normalmem
00000000343125c0 g     F .ro	0000000000000090 fdt_delprop
000000003432c228 g     O .data	000000000000067c dmem_1d_cfg
0000000034309e90 g     F .ro	0000000000000050 store_ddrc_regs
00000000343027ec g     F .ro	0000000000000130 reset_registers_for_lockstep
000000003430fa20 g     F .ro	0000000000000370 s32_io_setup
00000000343020d0 g     F .ro	0000000000000018 platform_mem_init
000000003432c8b0 g     O .data	000000000000057c dmem_2d_cfg
000000003430c160 g     F .ro	00000000000001b4 s32gen1_assert_rgm
0000000034313190 g     F .ro	0000000000000600 vsnprintf
000000003430cf60 g     F .ro	0000000000000010 mmap_add
000000003430e850 g     F .ro	000000000000000c plat_get_syscnt_freq2
000000003430e860 g     F .ro	0000000000000100 s32_add_i2c_module
0000000034310480 g     F .ro	0000000000000058 dt_init_ocotp
00000000343050e0 g     F .ro	0000000000000054 s32_reset_ddr_periph
0000000034302788 g     F .ro	0000000000000008 plat_panic_handler
000000003430e360 g     F .ro	0000000000000004 plat_flush_next_bl_params
0000000034317d48 g       .ro	0000000000000000 __RT_SVC_DESCS_START__
0000000034311570 g     F .ro	0000000000000114 fdt_subnode_offset_namelen
0000000034309ee0 g     F .ro	0000000000000190 ddrss_to_normal_mode
0000000034309d70 g     F .ro	0000000000000024 load_dq_cfg
000000003432be50 g     O .data	00000000000003d0 ddrc_cfg
0000000034332940 g       .stacks	0000000000000000 __STACKS_END__
0000000034336f80 g       .bss	0000000000000000 __PERCPU_BAKERY_LOCK_END__
000000003432e908 g       .data	0000000000000000 s32_crash_reg_stash
0000000034302384 g     F .ro	0000000000000038 clean_dcache_range
0000000034310340 g     F .ro	0000000000000134 dt_init_pmic
000000003432d1f0 g     O .data	0000000000000008 phy_cfg_size
000000003431bac8 g     O .data	0000000000000030 serdes1_lane0_cdr_clk
000000003430ea80 g     F .ro	0000000000000098 dt_fill_device_info
0000000034302290 g     F .ro	0000000000000028 console_linflex_core_flush
000000003430be90 g     F .ro	00000000000000cc vr5510_write
000000003430abf0 g     F .ro	0000000000000098 read_vref_ca
0000000034336a90 g     O .bss	0000000000000008 i2c_fill_level
000000003432ce38 g     O .data	0000000000000100 dq_swap_cfg
000000003432e900 g     O .data	0000000000000008 bl_mem_params_desc_ptr
00000000343041c0 g     F .ro	0000000000000020 io_size
000000003431be40 g     O .data	0000000000008000 imem_1d_cfg
000000003430ac90 g     F .ro	0000000000000098 read_vref_dq
0000000034304010 g     F .ro	0000000000000018 io_dev_open
0000000034302724  w    F .ro	0000000000000010 plat_set_my_stack
0000000034317d48 g       .ro	0000000000000000 __RT_SVC_DESCS_END__
000000003430e130 g     F .ro	0000000000000210 s32_el3_mmu_fixup
0000000034310d40 g     F .ro	0000000000000040 fdt_check_node_offset_
000000003432cf38 g     O .data	0000000000000008 dq_swap_cfg_size
00000000343065f0 g     F .ro	000000000000000c s32gen1_platclk2mux
0000000034309660 g     F .ro	0000000000000188 s32gen1_set_parent
000000003432d1f8 g     O .data	0000000000001170 pie_cfg
0000000034302148 g     F .ro	0000000000000030 asm_print_hex
0000000034317d2c g     O .ro	0000000000000004 dtb_size
0000000000004800 g       *ABS*	0000000000000000 __BSS_SIZE__
0000000034302130 g     F .ro	0000000000000018 asm_print_str
0000000034309e10 g     F .ro	000000000000007c store_csr
00000000343024e4 g     F .ro	000000000000001c disable_mmu_el3
000000003430ef60 g     F .ro	0000000000000028 s32_mc_rgm_read
0000000034302760 g     F .ro	0000000000000010 plat_crash_console_flush
000000003430de20  w    F .ro	0000000000000008 plat_error_handler
00000000343104e0 g     F .ro	0000000000000088 i2c_config_pinctrl
000000003431bda8 g     O .data	0000000000000008 ddrc_to_store_size
00000000343138c0 g     F .ro	0000000000000030 strnlen
0000000034311950 g     F .ro	000000000000004c fdt_getprop
000000003430f310 g     F .ro	00000000000001b4 s32_configure_peripheral_pinctrl
000000003430e6e0 g     F .ro	0000000000000050 bl2_plat_handle_post_image_load
0000000034309d10 g     F .ro	0000000000000024 load_register_cfg_16
0000000034318800 g       .ro	0000000000000000 __RO_END_UNALIGNED__
0000000034302000 g       .ro	0000000000000000 RAM_REGION_START
00000000343159e0 g     O .ro	0000000000000548 csr_to_store
00000000343032b0 g     F .ro	00000000000000b8 console_putc
0000000034302784 g     F .ro	0000000000000004 plat_secondary_cold_boot_setup
00000000343138f0 g     F .ro	0000000000000028 strrchr
000000003430ff40 g     F .ro	0000000000000060 pmic_setup
000000003431ab38 g     O .data	0000000000000030 cgm0_mux0_clk
0000000034302734 g     F .ro	000000000000001c plat_crash_console_init
000000003430234c g     F .ro	0000000000000038 flush_dcache_range
000000003431a6b0 g     O .data	0000000000000030 serdes1_lane1_tx_clk
00000000343127f0 g     F .ro	000000000000005c fdt_strerror
0000000034303480 g     F .ro	000000000000000c timer_init
0000000034302d90 g     F .ro	0000000000000120 get_next_bl_params_from_mem_params_desc
0000000034311ba0 g     F .ro	00000000000000b4 fdt_stringlist_contains
0000000034313960 g     O .ro	0000000000000008 fip_mem_offset
000000003430f4d0 g     F .ro	000000000000004c s32_plat_config_uart_pinctrl
000000003430fd90 g     F .ro	0000000000000150 platform_adjust_noc_settings
0000000034317d48 g       .ro	0000000000000000 __PMF_SVC_DESCS_END__
000000003432e938 g       .data	0000000000000000 __RELA_END__
000000003431bbe8 g     O .data	0000000000000030 xbar_clk
000000003432e938 g       .data	0000000000000000 __RELA_START__
0000000034354000 g       .xlat_table	0000000000000000 RAM_REGION_END
0000000034319000 g       .data	0000000000000000 s32_plat_data_stack
000000003430e960 g     F .ro	000000000000000c get_sdhc_clk_freq
000000003430232c g     F .ro	0000000000000014 console_linflex_putc
0000000034302204 g     F .ro	0000000000000054 console_linflex_core_init
000000003431aac8 g     O .data	0000000000000020 armdfs
0000000034312ae0 g     F .ro	0000000000000564 vprintf
000000003430ce10 g     F .ro	000000000000000c is_dcache_enabled
000000003430b650 g     F .ro	0000000000000034 alloc_mem_pool_elem
00000000343047e0 g     F .ro	0000000000000584 mmc_init
0000000034304e40 g     F .ro	000000000000007c init_fake_plat_driver
0000000034312300 g     F .ro	0000000000000124 fdt_setprop_placeholder
0000000034308e20 g     F .ro	0000000000000034 s32g_get_plat_clock
0000000034302770 g     F .ro	0000000000000014 plat_reset_handler
00000000343026c8 g     F .ro	0000000000000058 enable_mmu_direct_el3
0000000034302650 g     F .ro	0000000000000040 get_cpu_ops_ptr
000000003430e340 g     F .ro	0000000000000004 plat_get_bl_image_load_info
0000000034308f80 g     F .ro	00000000000000bc s32gen1_get_early_clks_freqs
0000000034302b30 g     F .ro	0000000000000120 load_auth_image
0000000034312850 g     F .ro	0000000000000034 memchr
0000000034306660 g     F .ro	00000000000001cc s32gen1_enable_cgm_mux
000000003430dfe0 g     F .ro	00000000000000b4 add_bl33_img_to_mem_params_descs
000000003432e368 g     O .data	0000000000000008 pie_cfg_size
0000000034311060 g     F .ro	0000000000000064 fdt_size_cells
0000000034310650 g     F .ro	0000000000000188 pmic_disable_wdg
0000000034354000 g       .xlat_table	0000000000000000 __BL2_END__
000000003430ce70 g     F .ro	000000000000000c xlat_arch_current_el
000000003430f5f0 g     F .ro	00000000000000bc s32_ssram_clear
00000000343119a0 g     F .ro	00000000000000d0 fdt_supernode_atdepth_offset
0000000034323e48 g     O .data	0000000000008000 imem_2d_cfg
0000000000000000 g       *ABS*	0000000000000000 __PERCPU_BAKERY_LOCK_SIZE__
000000003430a070 g     F .ro	0000000000000100 set_axi_parity
000000003430cdf0 g     F .ro	0000000000000014 xlat_arch_get_pas
0000000034310f00 g     F .ro	0000000000000054 fdt_next_subnode
000000003430ebe0 g     F .ro	0000000000000018 s32_is_interconnect_disabled
000000003432e931 g       .data	0000000000000000 __DATA_RAM_END__
0000000034336f80 g       .bss	0000000000000000 __PMF_PERCPU_TIMESTAMP_END__
00000000343137e0 g     F .ro	0000000000000064 strlcpy
0000000034302ac0 g     F .ro	000000000000006c bl2_main
0000000034313880 g     F .ro	000000000000003c strncmp
000000003432e931 g       .data	0000000000000000 __DATA_END__
000000003430f520 g     F .ro	0000000000000050 s32_plat_config_sdhc_pinctrl
000000003431b480 g     O .data	0000000000000020 per_div
000000003430214c g       .ro	0000000000000000 asm_print_hex_bits
0000000034336f80 g       .bss	0000000000000000 __BASE_XLAT_TABLE_START__
0000000034317d48 g       .ro	0000000000000000 __CPU_OPS_START__
0000000034303400 g     F .ro	000000000000006c udelay
0000000034310d80 g     F .ro	0000000000000040 fdt_check_prop_offset_
0000000034305140 g     F .ro	0000000000000080 s32_a53_clock_early_setup
00000000343023bc g     F .ro	0000000000000038 inv_dcache_range
0000000034302000 g     F .ro	00000000000000d0 bl2_entrypoint
0000000034310570 g     F .ro	000000000000001c s32_config_linflex_pinctrl
00000000343034a0 g     F .ro	0000000000000094 generic_delay_timer_init
000000003430de10  w    F .ro	0000000000000004 bl2_el3_plat_prepare_exit
000000003431a6e0 g     O .data	0000000000000030 xbar_2x_clk
0000000034336f80 g       .bss	0000000000000000 __BAKERY_LOCK_END__
0000000034312890 g     F .ro	0000000000000038 memcmp
0000000034302690 g     F .ro	0000000000000010 cpu_get_rev_var
000000003430d430 g     F .ro	0000000000000108 xlat_desc
00000000343117b0 g     F .ro	0000000000000158 fdt_path_offset_namelen
000000003430df10 g     F .ro	00000000000000a8 add_bl31_img_to_mem_params_descs
00000000343027ac g     F .ro	0000000000000018 plat_is_my_cpu_primary
000000003430e810 g     F .ro	000000000000003c s32_early_plat_setup
0000000034337200 g       .bss	0000000000000000 __BSS_END__
0000000034317d88 g       .ro	0000000000000000 __CPU_OPS_END__
000000003430ff20 g     F .ro	0000000000000018 s32_get_sramc
000000003432cf40 g     O .data	00000000000002b0 phy_cfg
00000000343051c0 g     F .ro	000000000000020c s32_periph_clock_init
00000000343041a0 g     F .ro	0000000000000020 io_seek
0000000034304200 g     F .ro	0000000000000088 io_close
0000000034319a20 g     O .data	0000000000000030 gmac_ts_clk
000000003430e970 g     F .ro	0000000000000044 dt_open_and_check
000000003430de90 g     F .ro	0000000000000074 bl2_copy_bl31_dtb
00000000343095e0 g     F .ro	0000000000000074 s32gen1_set_rate
0000000034317d88 g       .ro	0000000000000000 __GOT_END__
0000000034312940 g     F .ro	0000000000000094 memset
00000000343127a0 g     F .ro	0000000000000044 fdt_add_subnode
0000000034317d48 g       .ro	0000000000000000 __PARSER_LIB_DESCS_END__
000000003430a700 g     F .ro	00000000000004f0 read_cdds
0000000034336f80 g       .bss	0000000000000000 __BAKERY_LOCK_START__
0000000034310220 g     F .ro	00000000000000c0 bl2_el3_plat_arch_setup
00000000343020f8 g     F .ro	0000000000000038 bl2_run_next_image
0000000034302500 g     F .ro	0000000000000008 disable_mmu_icache_el3
000000003430dfd0 g     F .ro	0000000000000008 add_bl32_extra1_img_to_mem_params_descs
000000003432e92c g     O .data	0000000000000004 bl_mem_params_desc_num
0000000034309da0 g     F .ro	000000000000006c set_optimal_pll
000000003430de30  w    F .ro	0000000000000004 bl2_plat_preload_setup
00000000343124a0 g     F .ro	0000000000000114 fdt_appendprop
000000003430eb80 g     F .ro	000000000000005c mc_me_part_pupd_update_and_wait
0000000034302990 g     F .ro	0000000000000108 bl2_load_images
000000003430e7b0 g     F .ro	000000000000001c deassert_ddr_reset
0000000034318000 g       .ro	0000000000000000 bl2_el3_exceptions
000000003430ec00 g     F .ro	0000000000000048 s32_enable_interconnect
000000003431ae88 g     O .data	0000000000000030 cgm0_mux7_clk
0000000034302980 g     F .ro	000000000000000c bl2_arch_setup
0000000034317d88 g       .ro	0000000000000000 __GOT_START__
000000003430e760 g     F .ro	0000000000000024 get_reset_cause_str
0000000034303060 g     F .ro	000000000000011c fdt_get_reg_props_by_index
0000000000000000 g       *ABS*	0000000000000000 __PERCPU_TIMESTAMP_SIZE__
000000003432c220 g     O .data	0000000000000008 ddrc_cfg_size
000000003431bc98 g     O .data	0000000000000030 xbar_div3_clk
000000003430bd10 g     F .ro	0000000000000090 s32gen1_ocotp_init
0000000034317d48 g       .ro	0000000000000000 __FCONF_POPULATOR_END__
000000003430f1d0 g     F .ro	0000000000000098 get_siul2_midr2_freq
00000000343022b8 g     F .ro	0000000000000074 console_linflex_core_putc
000000003430e0a0 g     F .ro	0000000000000090 s32_el3_mmu_ddr_fixup
000000003430f6b0 g     F .ro	00000000000001fc s32_sram_clear
000000003432c8a8 g     O .data	0000000000000008 dmem_1d_cfg_size
0000000034337200 g       .bss	0000000000000000 __BASE_XLAT_TABLE_END__
00000000343108f0 g     F .ro	0000000000000208 fdt_check_header
000000003430b5a0 g     F .ro	00000000000000a4 s32_i2c_get_setup_from_fdt
00000000343033a0 g     F .ro	0000000000000054 console_flush
0000000034319000 g       .ro	0000000000000000 __RO_END__
000000003430ae40 g     F .ro	0000000000000078 init_image_sizes
0000000034304030 g     F .ro	000000000000001c io_dev_init
0000000034311480 g     F .ro	00000000000000e8 fdt_get_name
00000000343041e0 g     F .ro	0000000000000020 io_read
000000003430ad30 g     F .ro	0000000000000110 compute_tphy_wrdata_delay
0000000034310ec0 g     F .ro	0000000000000034 fdt_first_subnode
0000000034312650 g     F .ro	000000000000014c fdt_add_subnode_namelen
000000003430f570 g     F .ro	000000000000007c plat_scmi_rstd_set_state
0000000034332a00 g       .bss	0000000000000000 __BSS_START__
000000003430e790 g     F .ro	0000000000000014 is_lockstep_enabled
0000000034319000 g       .data	0000000000000000 __DATA_RAM_START__
0000000034302000 g       .ro	0000000000000000 __RO_START__
0000000034302258 g     F .ro	0000000000000038 console_linflex_register
000000003430d850 g     F .ro	0000000000000178 mmap_add_region_ctx
000000003430de40  w    F .ro	0000000000000008 plat_try_next_boot_source
0000000034317d48 g       .ro	0000000000000000 __PMF_SVC_DESCS_START__
0000000034302750 g     F .ro	0000000000000010 plat_crash_console_putc
000000003430f120 g     F .ro	0000000000000008 ncore_caiu_online
000000003430291c g     F .ro	0000000000000060 _s32_sram_clr
0000000034304f70 g     F .ro	000000000000016c s32_a53_clock_setup
000000003431a670 g     O .data	0000000000000030 serdes1_lane1_cdr_clk
000000003431bda0 g     O .data	0000000000000008 csr_to_store_size
00000000343026b4 g     F .ro	0000000000000014 cpu_rev_var_hs
0000000034304070 g     F .ro	0000000000000124 io_open
0000000034310dc0 g     F .ro	00000000000000f8 fdt_next_node
00000000343046a0 g     F .ro	0000000000000140 mmc_read_blocks
0000000034302aa0 g     F .ro	0000000000000014 bl2_el3_setup
000000003430c320 g     F .ro	00000000000001b8 s32gen1_reset_periph
000000003430bf60 g     F .ro	00000000000000ac vr5510_get_inst
000000003430e9c0 g     F .ro	0000000000000048 fdt_get_address
000000003430c4e0 g     F .ro	0000000000000024 s32gen1_reset_partition
0000000034317d31 g     O .ro	0000000000000001 fip_location_mmc
000000003430f130 g     F .ro	0000000000000094 ncore_init
000000003430f9b0 g     F .ro	0000000000000068 plat_get_image_source
0000000034307c10 g     F .ro	0000000000000148 s32gen1_enable
00000000343031b0 g     F .ro	00000000000000a0 tf_log
0000000034303fe0 g     F .ro	0000000000000028 io_register_device
0000000034308e60 g     F .ro	0000000000000048 get_plat_cc_clock
0000000034308f00 g     F .ro	0000000000000074 get_clock
0000000034317d48 g       .ro	0000000000000000 __FCONF_POPULATOR_START__
00000000000fcfff g       *ABS*	0000000000000000 RAM_REGION_LENGTH
000000003430cc50 g     F .ro	0000000000000128 parse_optee_header
00000000343026a0 g     F .ro	0000000000000014 cpu_rev_var_ls
0000000034354000 g       .xlat_table	0000000000000000 __RW_END__
000000003431be38 g     O .data	0000000000000008 ddrss_config_size
000000003430ea10 g     F .ro	0000000000000068 fdt_get_status
0000000034302790 g     F .ro	000000000000001c s32_ncore_isol_cluster0
0000000034302d00 g     F .ro	0000000000000090 get_bl_load_info_from_mem_params_desc
000000003432e940 g       .stacks	0000000000000000 __STACKS_START__
000000003430cff0 g     F .ro	0000000000000048 enable_mmu_el3
000000003431bc68 g     O .data	0000000000000030 xbar_div2_clk
0000000034303180 g     F .ro	0000000000000028 tf_crc32
0000000034310be0 g     F .ro	0000000000000158 fdt_next_tag
0000000034336f80 g       .bss	0000000000000000 __PMF_TIMESTAMP_END__
0000000034302000 g       .ro	0000000000000000 __TEXT_RESIDENT_START__
000000003430c5c0 g     F .ro	00000000000000d4 parse_gpt_entry
000000003430dcb0 g     F .ro	0000000000000134 init_xlat_tables_ctx
000000003431a898 g     O .data	0000000000000030 accel_pll_phi1_clk
0000000034354000 g       .xlat_table	0000000000000000 __XLAT_TABLE_END__
00000000343027c4 g     F .ro	0000000000000014 plat_my_core_pos
000000003430e680 g     F .ro	0000000000000060 bl2_plat_handle_pre_image_load
000000003430c510 g     F .ro	00000000000000a8 s32g_reset_rtc
0000000034303fa0 g     F .ro	0000000000000038 register_io_dev_memmap
0000000034313850 g     F .ro	0000000000000028 strlen
000000003430b390 g     F .ro	00000000000000ec s32_i2c_write
000000003431a840 g     O .data	0000000000000030 accel_pll_phi0_clk
000000003430ce40 g     F .ro	0000000000000030 xlat_arch_tlbi_va
00000000343099b0 g     F .ro	0000000000000360 ddr_init
0000000034304050 g     F .ro	000000000000001c io_dev_close
000000003430f270 g     F .ro	000000000000009c s32_get_pin_addr
0000000034302180 g     F .ro	0000000000000030 el3_panic
0000000034307860 g     F .ro	0000000000000034 pllclk2clk
000000003432ce30 g     O .data	0000000000000008 dmem_2d_cfg_size
000000003430ddf0 g     F .ro	0000000000000004 xlat_mmap_print
0000000034303dd0 g     F .ro	0000000000000038 register_io_dev_fip
00000000343102e0 g     F .ro	000000000000005c s32g_reinit_i2c
00000000343107e0 g     F .ro	000000000000010c fdt_ro_probe_
000000003430e370 g     F .ro	0000000000000300 apply_bl2_fixups
0000000034311c60 g     F .ro	0000000000000080 fdt_node_check_compatible
0000000034332c28 g     O .bss	0000000000000008 console_list
0000000034303540 g     F .ro	0000000000000008 device_type_block
000000003430e350 g     F .ro	0000000000000004 plat_get_next_bl_params
0000000034317d30 g     O .ro	0000000000000001 fip_location_mem
0000000034336f80 g       .bss	0000000000000000 __PERCPU_BAKERY_LOCK_START__
000000003430cf20 g     F .ro	000000000000003c mmap_add_region
0000000034317d48 g       .ro	0000000000000000 __PARSER_LIB_DESCS_START__



Disassembly of section .ro:

0000000034302000 <bl2_entrypoint>:
    34302000:	aa0003f4 	mov	x20, x0
    34302004:	aa0103f5 	mov	x21, x1
    34302008:	aa0203f6 	mov	x22, x2
    3430200c:	aa0303f7 	mov	x23, x3
    34302010:	d2810600 	mov	x0, #0x830                 	// #2096
    34302014:	f2a618a0 	movk	x0, #0x30c5, lsl #16
    34302018:	d51e1000 	msr	sctlr_el3, x0
    3430201c:	d5033fdf 	isb
    34302020:	100aff00 	adr	x0, 34318000 <SynchronousExceptionSP0>
    34302024:	d51ec000 	msr	vbar_el3, x0
    34302028:	d5033fdf 	isb
    3430202c:	94000181 	bl	34302630 <reset_handler>
    34302030:	d2820141 	mov	x1, #0x100a                	// #4106
    34302034:	d53e1000 	mrs	x0, sctlr_el3
    34302038:	aa010000 	orr	x0, x0, x1
    3430203c:	d51e1000 	msr	sctlr_el3, x0
    34302040:	d5033fdf 	isb
    34302044:	d2804700 	mov	x0, #0x238                 	// #568
    34302048:	d51e1100 	msr	scr_el3, x0
    3430204c:	d2900000 	mov	x0, #0x8000                	// #32768
    34302050:	f2a20020 	movk	x0, #0x1001, lsl #16
    34302054:	d51e1320 	msr	mdcr_el3, x0
    34302058:	d50344ff 	msr	daifclr, #0x4
    3430205c:	d2808000 	mov	x0, #0x400                 	// #1024
    34302060:	f2b80200 	movk	x0, #0xc010, lsl #16
    34302064:	d51e1140 	msr	cptr_el3, x0
    34302068:	940001d1 	bl	343027ac <plat_is_my_cpu_primary>
    3430206c:	35000060 	cbnz	w0, 34302078 <do_primary_cold_boot>
    34302070:	940001c5 	bl	34302784 <plat_secondary_cold_boot_setup>
    34302074:	94000043 	bl	34302180 <el3_panic>

0000000034302078 <do_primary_cold_boot>:
    34302078:	94000016 	bl	343020d0 <platform_mem_init>
    3430207c:	f00000a0 	adrp	x0, 34319000 <__RO_END__>
    34302080:	91000000 	add	x0, x0, #0x0
    34302084:	d0000281 	adrp	x1, 34354000 <RAM_REGION_END>
    34302088:	91000021 	add	x1, x1, #0x0
    3430208c:	cb000021 	sub	x1, x1, x0
    34302090:	940000cb 	bl	343023bc <inv_dcache_range>
    34302094:	90000180 	adrp	x0, 34332000 <__STACKS_START__+0x36c0>
    34302098:	91280000 	add	x0, x0, #0xa00
    3430209c:	b00001a1 	adrp	x1, 34337000 <tf_base_xlat_table>
    343020a0:	91080021 	add	x1, x1, #0x200
    343020a4:	cb000021 	sub	x1, x1, x0
    343020a8:	940000d3 	bl	343023f4 <zeromem>
    343020ac:	d50040bf 	msr	spsel, #0x0
    343020b0:	9400019d 	bl	34302724 <plat_set_my_stack>
    343020b4:	aa1403e0 	mov	x0, x20
    343020b8:	aa1503e1 	mov	x1, x21
    343020bc:	aa1603e2 	mov	x2, x22
    343020c0:	aa1703e3 	mov	x3, x23
    343020c4:	94000277 	bl	34302aa0 <bl2_el3_setup>
    343020c8:	9400027e 	bl	34302ac0 <bl2_main>
    343020cc:	940001af 	bl	34302788 <plat_panic_handler>

00000000343020d0 <platform_mem_init>:
    343020d0:	aa1e03f0 	mov	x16, x30
    343020d4:	580000a0 	ldr	x0, 343020e8 <platform_mem_init+0x18>
    343020d8:	580000c1 	ldr	x1, 343020f0 <platform_mem_init+0x20>
    343020dc:	94000210 	bl	3430291c <_s32_sram_clr>
    343020e0:	aa1003fe 	mov	x30, x16
    343020e4:	d65f03c0 	ret
    343020e8:	3432e940 	.word	0x3432e940
    343020ec:	00000000 	.word	0x00000000
    343020f0:	34354000 	.word	0x34354000
    343020f4:	00000000 	.word	0x00000000

00000000343020f8 <bl2_run_next_image>:
    343020f8:	aa0003f4 	mov	x20, x0
    343020fc:	94000101 	bl	34302500 <disable_mmu_icache_el3>
    34302100:	d50e871f 	tlbi	alle3
    34302104:	94002f43 	bl	3430de10 <bl2_el3_plat_prepare_exit>
    34302108:	a9408680 	ldp	x0, x1, [x20, #8]
    3430210c:	d51e4020 	msr	elr_el3, x0
    34302110:	d51e4001 	msr	spsr_el3, x1
    34302114:	a9449e86 	ldp	x6, x7, [x20, #72]
    34302118:	a9439684 	ldp	x4, x5, [x20, #56]
    3430211c:	a9428e82 	ldp	x2, x3, [x20, #40]
    34302120:	a9418680 	ldp	x0, x1, [x20, #24]
    34302124:	d69f03e0 	eret
    34302128:	d503379f 	dsb	nsh
    3430212c:	d5033fdf 	isb

0000000034302130 <asm_print_str>:
    34302130:	aa1e03e3 	mov	x3, x30
    34302134:	38401480 	ldrb	w0, [x4], #1
    34302138:	b4000060 	cbz	x0, 34302144 <asm_print_str+0x14>
    3430213c:	94000185 	bl	34302750 <plat_crash_console_putc>
    34302140:	17fffffd 	b	34302134 <asm_print_str+0x4>
    34302144:	d65f0060 	ret	x3

0000000034302148 <asm_print_hex>:
    34302148:	d2800805 	mov	x5, #0x40                  	// #64

000000003430214c <asm_print_hex_bits>:
    3430214c:	aa1e03e3 	mov	x3, x30
    34302150:	d10010a5 	sub	x5, x5, #0x4
    34302154:	9ac52480 	lsr	x0, x4, x5
    34302158:	92400c00 	and	x0, x0, #0xf
    3430215c:	f100281f 	cmp	x0, #0xa
    34302160:	54000043 	b.cc	34302168 <asm_print_hex_bits+0x1c>  // b.lo, b.ul, b.last
    34302164:	91009c00 	add	x0, x0, #0x27
    34302168:	9100c000 	add	x0, x0, #0x30
    3430216c:	94000179 	bl	34302750 <plat_crash_console_putc>
    34302170:	b5ffff05 	cbnz	x5, 34302150 <asm_print_hex_bits+0x4>
    34302174:	d65f0060 	ret	x3

0000000034302178 <asm_print_newline>:
    34302178:	d2800140 	mov	x0, #0xa                   	// #10
    3430217c:	14000175 	b	34302750 <plat_crash_console_putc>

0000000034302180 <el3_panic>:
    34302180:	aa1e03e6 	mov	x6, x30
    34302184:	9400016c 	bl	34302734 <plat_crash_console_init>
    34302188:	b4000100 	cbz	x0, 343021a8 <_panic_handler>
    3430218c:	700add24 	adr	x4, 34317d33 <panic_msg>
    34302190:	97ffffe8 	bl	34302130 <asm_print_str>
    34302194:	aa0603e4 	mov	x4, x6
    34302198:	d1001084 	sub	x4, x4, #0x4
    3430219c:	97ffffeb 	bl	34302148 <asm_print_hex>
    343021a0:	97fffff6 	bl	34302178 <asm_print_newline>
    343021a4:	9400016f 	bl	34302760 <plat_crash_console_flush>

00000000343021a8 <_panic_handler>:
    343021a8:	aa0603fe 	mov	x30, x6
    343021ac:	14000177 	b	34302788 <plat_panic_handler>

00000000343021b0 <get_ldiv_mult>:
    343021b0:	b9401004 	ldr	w4, [x0, #16]
    343021b4:	2a0403e5 	mov	w5, w4
    343021b8:	d3586ca5 	ubfx	x5, x5, #24, #4
    343021bc:	52800206 	mov	w6, #0x10                  	// #16
    343021c0:	12090084 	and	w4, w4, #0x800000
    343021c4:	7100009f 	cmp	w4, #0x0
    343021c8:	1a8610a4 	csel	w4, w5, w6, ne  // ne = any
    343021cc:	d65f03c0 	ret

00000000343021d0 <linflex_set_brg>:
    343021d0:	aa1e03ed 	mov	x13, x30
    343021d4:	97fffff7 	bl	343021b0 <get_ldiv_mult>
    343021d8:	aa0d03fe 	mov	x30, x13
    343021dc:	9b027c84 	mul	x4, x4, x2
    343021e0:	aa0103e5 	mov	x5, x1
    343021e4:	9ac408a6 	udiv	x6, x5, x4
    343021e8:	9b0494c7 	msub	x7, x6, x4, x5
    343021ec:	d37cece7 	lsl	x7, x7, #4
    343021f0:	9ac408e7 	udiv	x7, x7, x4
    343021f4:	12000ce7 	and	w7, w7, #0xf
    343021f8:	b9002806 	str	w6, [x0, #40]
    343021fc:	b9002407 	str	w7, [x0, #36]
    34302200:	d65f03c0 	ret

0000000034302204 <console_linflex_core_init>:
    34302204:	52800024 	mov	w4, #0x1                   	// #1
    34302208:	b9000004 	str	w4, [x0]
    3430220c:	52800224 	mov	w4, #0x11                  	// #17
    34302210:	b9000004 	str	w4, [x0]

0000000034302214 <wait_init_entry>:
    34302214:	b9400804 	ldr	w4, [x0, #8]
    34302218:	12140c84 	and	w4, w4, #0xf000
    3430221c:	7140049f 	cmp	w4, #0x1, lsl #12
    34302220:	54ffffa1 	b.ne	34302214 <wait_init_entry>  // b.any
    34302224:	52800024 	mov	w4, #0x1                   	// #1
    34302228:	b9001004 	str	w4, [x0, #16]
    3430222c:	aa1e03ee 	mov	x14, x30
    34302230:	97ffffe8 	bl	343021d0 <linflex_set_brg>
    34302234:	aa0e03fe 	mov	x30, x14
    34302238:	528001e4 	mov	w4, #0xf                   	// #15
    3430223c:	b9005004 	str	w4, [x0, #80]
    34302240:	52806f64 	mov	w4, #0x37b                 	// #891
    34302244:	b9001004 	str	w4, [x0, #16]
    34302248:	b9400004 	ldr	w4, [x0]
    3430224c:	121f7884 	and	w4, w4, #0xfffffffe
    34302250:	b9000004 	str	w4, [x0]
    34302254:	d65f03c0 	ret

0000000034302258 <console_linflex_register>:
    34302258:	aa1e03ef 	mov	x15, x30
    3430225c:	97ffffea 	bl	34302204 <console_linflex_core_init>
    34302260:	aa0f03fe 	mov	x30, x15
    34302264:	f9001060 	str	x0, [x3, #32]
    34302268:	aa0303e0 	mov	x0, x3
    3430226c:	90000001 	adrp	x1, 34302000 <bl2_entrypoint>
    34302270:	910cb021 	add	x1, x1, #0x32c
    34302274:	f9000801 	str	x1, [x0, #16]
    34302278:	90000001 	adrp	x1, 34302000 <bl2_entrypoint>
    3430227c:	910d0021 	add	x1, x1, #0x340
    34302280:	f9000c01 	str	x1, [x0, #24]
    34302284:	d28000a1 	mov	x1, #0x5                   	// #5
    34302288:	f9000401 	str	x1, [x0, #8]
    3430228c:	140003f1 	b	34303250 <console_register>

0000000034302290 <console_linflex_core_flush>:
    34302290:	b9401001 	ldr	w1, [x0, #16]
    34302294:	12180021 	and	w1, w1, #0x100
    34302298:	7100003f 	cmp	w1, #0x0
    3430229c:	540000a0 	b.eq	343022b0 <exit_flush>  // b.none

00000000343022a0 <tfc_loop>:
    343022a0:	b9401001 	ldr	w1, [x0, #16]
    343022a4:	12130821 	and	w1, w1, #0xe000
    343022a8:	7100003f 	cmp	w1, #0x0
    343022ac:	54ffffa1 	b.ne	343022a0 <tfc_loop>  // b.any

00000000343022b0 <exit_flush>:
    343022b0:	d2800000 	mov	x0, #0x0                   	// #0
    343022b4:	d65f03c0 	ret

00000000343022b8 <console_linflex_core_putc>:
    343022b8:	b4000361 	cbz	x1, 34302324 <putc_error>
    343022bc:	7100281f 	cmp	w0, #0xa
    343022c0:	540000c1 	b.ne	343022d8 <print_char>  // b.any
    343022c4:	d28001a0 	mov	x0, #0xd                   	// #13
    343022c8:	aa1e03ee 	mov	x14, x30
    343022cc:	97fffffb 	bl	343022b8 <console_linflex_core_putc>
    343022d0:	aa0e03fe 	mov	x30, x14
    343022d4:	d2800140 	mov	x0, #0xa                   	// #10

00000000343022d8 <print_char>:
    343022d8:	b9401022 	ldr	w2, [x1, #16]
    343022dc:	12180042 	and	w2, w2, #0x100
    343022e0:	7100005f 	cmp	w2, #0x0
    343022e4:	540000e0 	b.eq	34302300 <buffer_mode>  // b.none

00000000343022e8 <fifo_mode>:
    343022e8:	b9401422 	ldr	w2, [x1, #20]
    343022ec:	121f0042 	and	w2, w2, #0x2
    343022f0:	7100005f 	cmp	w2, #0x0
    343022f4:	54ffffa1 	b.ne	343022e8 <fifo_mode>  // b.any
    343022f8:	3900e020 	strb	w0, [x1, #56]
    343022fc:	14000008 	b	3430231c <no_error>

0000000034302300 <buffer_mode>:
    34302300:	3900e020 	strb	w0, [x1, #56]

0000000034302304 <buffer_loop>:
    34302304:	b9401422 	ldr	w2, [x1, #20]
    34302308:	121f0043 	and	w3, w2, #0x2
    3430230c:	7100007f 	cmp	w3, #0x0
    34302310:	54ffffa0 	b.eq	34302304 <buffer_loop>  // b.none
    34302314:	52800042 	mov	w2, #0x2                   	// #2
    34302318:	b9001422 	str	w2, [x1, #20]

000000003430231c <no_error>:
    3430231c:	d2800000 	mov	x0, #0x0                   	// #0
    34302320:	d65f03c0 	ret

0000000034302324 <putc_error>:
    34302324:	928002a0 	mov	x0, #0xffffffffffffffea    	// #-22
    34302328:	d65f03c0 	ret

000000003430232c <console_linflex_putc>:
    3430232c:	b4ffffc1 	cbz	x1, 34302324 <putc_error>
    34302330:	f9401021 	ldr	x1, [x1, #32]
    34302334:	17ffffe1 	b	343022b8 <console_linflex_core_putc>

0000000034302338 <puct_error>:
    34302338:	928002a0 	mov	x0, #0xffffffffffffffea    	// #-22
    3430233c:	d65f03c0 	ret

0000000034302340 <console_linflex_flush>:
    34302340:	f9401000 	ldr	x0, [x0, #32]
    34302344:	17ffffd3 	b	34302290 <console_linflex_core_flush>
    34302348:	d65f03c0 	ret

000000003430234c <flush_dcache_range>:
    3430234c:	b40001a1 	cbz	x1, 34302380 <exit_loop_civac>
    34302350:	d53b0023 	mrs	x3, ctr_el0
    34302354:	d3504c63 	ubfx	x3, x3, #16, #4
    34302358:	d2800082 	mov	x2, #0x4                   	// #4
    3430235c:	9ac32042 	lsl	x2, x2, x3
    34302360:	8b010001 	add	x1, x0, x1
    34302364:	d1000443 	sub	x3, x2, #0x1
    34302368:	8a230000 	bic	x0, x0, x3

000000003430236c <loop_civac>:
    3430236c:	d50b7e20 	dc	civac, x0
    34302370:	8b020000 	add	x0, x0, x2
    34302374:	eb01001f 	cmp	x0, x1
    34302378:	54ffffa3 	b.cc	3430236c <loop_civac>  // b.lo, b.ul, b.last
    3430237c:	d5033f9f 	dsb	sy

0000000034302380 <exit_loop_civac>:
    34302380:	d65f03c0 	ret

0000000034302384 <clean_dcache_range>:
    34302384:	b40001a1 	cbz	x1, 343023b8 <exit_loop_cvac>
    34302388:	d53b0023 	mrs	x3, ctr_el0
    3430238c:	d3504c63 	ubfx	x3, x3, #16, #4
    34302390:	d2800082 	mov	x2, #0x4                   	// #4
    34302394:	9ac32042 	lsl	x2, x2, x3
    34302398:	8b010001 	add	x1, x0, x1
    3430239c:	d1000443 	sub	x3, x2, #0x1
    343023a0:	8a230000 	bic	x0, x0, x3

00000000343023a4 <loop_cvac>:
    343023a4:	d50b7a20 	dc	cvac, x0
    343023a8:	8b020000 	add	x0, x0, x2
    343023ac:	eb01001f 	cmp	x0, x1
    343023b0:	54ffffa3 	b.cc	343023a4 <loop_cvac>  // b.lo, b.ul, b.last
    343023b4:	d5033f9f 	dsb	sy

00000000343023b8 <exit_loop_cvac>:
    343023b8:	d65f03c0 	ret

00000000343023bc <inv_dcache_range>:
    343023bc:	b40001a1 	cbz	x1, 343023f0 <exit_loop_ivac>
    343023c0:	d53b0023 	mrs	x3, ctr_el0
    343023c4:	d3504c63 	ubfx	x3, x3, #16, #4
    343023c8:	d2800082 	mov	x2, #0x4                   	// #4
    343023cc:	9ac32042 	lsl	x2, x2, x3
    343023d0:	8b010001 	add	x1, x0, x1
    343023d4:	d1000443 	sub	x3, x2, #0x1
    343023d8:	8a230000 	bic	x0, x0, x3

00000000343023dc <loop_ivac>:
    343023dc:	d5087620 	dc	ivac, x0
    343023e0:	8b020000 	add	x0, x0, x2
    343023e4:	eb01001f 	cmp	x0, x1
    343023e8:	54ffffa3 	b.cc	343023dc <loop_ivac>  // b.lo, b.ul, b.last
    343023ec:	d5033f9f 	dsb	sy

00000000343023f0 <exit_loop_ivac>:
    343023f0:	d65f03c0 	ret

00000000343023f4 <zeromem>:
    343023f4:	8b010002 	add	x2, x0, x1
    343023f8:	14000030 	b	343024b8 <zero_normalmem+0xbc>

00000000343023fc <zero_normalmem>:
    343023fc:	8b010002 	add	x2, x0, x1
    34302400:	d53b00e3 	mrs	x3, dczid_el0
    34302404:	d3400c63 	ubfx	x3, x3, #0, #4
    34302408:	d2800085 	mov	x5, #0x4                   	// #4
    3430240c:	9ac320a3 	lsl	x3, x5, x3
    34302410:	eb03003f 	cmp	x1, x3
    34302414:	54000523 	b.cc	343024b8 <zero_normalmem+0xbc>  // b.lo, b.ul, b.last
    34302418:	d1000461 	sub	x1, x3, #0x1
    3430241c:	ea01001f 	tst	x0, x1
    34302420:	54000260 	b.eq	3430246c <zero_normalmem+0x70>  // b.none
    34302424:	aa010004 	orr	x4, x0, x1
    34302428:	91000484 	add	x4, x4, #0x1
    3430242c:	b4000464 	cbz	x4, 343024b8 <zero_normalmem+0xbc>
    34302430:	eb02009f 	cmp	x4, x2
    34302434:	54000428 	b.hi	343024b8 <zero_normalmem+0xbc>  // b.pmore
    34302438:	f2400c1f 	tst	x0, #0xf
    3430243c:	540000e0 	b.eq	34302458 <zero_normalmem+0x5c>  // b.none
    34302440:	b2400c05 	orr	x5, x0, #0xf
    34302444:	910004a5 	add	x5, x5, #0x1
    34302448:	b4000385 	cbz	x5, 343024b8 <zero_normalmem+0xbc>
    3430244c:	3800141f 	strb	wzr, [x0], #1
    34302450:	eb05001f 	cmp	x0, x5
    34302454:	54ffffc1 	b.ne	3430244c <zero_normalmem+0x50>  // b.any
    34302458:	eb04001f 	cmp	x0, x4
    3430245c:	54000082 	b.cs	3430246c <zero_normalmem+0x70>  // b.hs, b.nlast
    34302460:	a8817c1f 	stp	xzr, xzr, [x0], #16
    34302464:	eb04001f 	cmp	x0, x4
    34302468:	54ffffc3 	b.cc	34302460 <zero_normalmem+0x64>  // b.lo, b.ul, b.last
    3430246c:	8a210044 	bic	x4, x2, x1
    34302470:	eb04001f 	cmp	x0, x4
    34302474:	540000a2 	b.cs	34302488 <zero_normalmem+0x8c>  // b.hs, b.nlast
    34302478:	d50b7420 	dc	zva, x0
    3430247c:	8b030000 	add	x0, x0, x3
    34302480:	eb04001f 	cmp	x0, x4
    34302484:	54ffffa3 	b.cc	34302478 <zero_normalmem+0x7c>  // b.lo, b.ul, b.last
    34302488:	927cec44 	and	x4, x2, #0xfffffffffffffff0
    3430248c:	eb04001f 	cmp	x0, x4
    34302490:	54000082 	b.cs	343024a0 <zero_normalmem+0xa4>  // b.hs, b.nlast
    34302494:	a8817c1f 	stp	xzr, xzr, [x0], #16
    34302498:	eb04001f 	cmp	x0, x4
    3430249c:	54ffffc3 	b.cc	34302494 <zero_normalmem+0x98>  // b.lo, b.ul, b.last
    343024a0:	eb02001f 	cmp	x0, x2
    343024a4:	54000080 	b.eq	343024b4 <zero_normalmem+0xb8>  // b.none
    343024a8:	3800141f 	strb	wzr, [x0], #1
    343024ac:	eb02001f 	cmp	x0, x2
    343024b0:	54ffffc1 	b.ne	343024a8 <zero_normalmem+0xac>  // b.any
    343024b4:	d65f03c0 	ret
    343024b8:	f2400c1f 	tst	x0, #0xf
    343024bc:	54fffe60 	b.eq	34302488 <zero_normalmem+0x8c>  // b.none
    343024c0:	b2400c04 	orr	x4, x0, #0xf
    343024c4:	91000484 	add	x4, x4, #0x1
    343024c8:	b4fffec4 	cbz	x4, 343024a0 <zero_normalmem+0xa4>
    343024cc:	eb02009f 	cmp	x4, x2
    343024d0:	54fffe82 	b.cs	343024a0 <zero_normalmem+0xa4>  // b.hs, b.nlast
    343024d4:	3800141f 	strb	wzr, [x0], #1
    343024d8:	eb04001f 	cmp	x0, x4
    343024dc:	54ffffc1 	b.ne	343024d4 <zero_normalmem+0xd8>  // b.any
    343024e0:	17ffffea 	b	34302488 <zero_normalmem+0x8c>

00000000343024e4 <disable_mmu_el3>:
    343024e4:	d28000a1 	mov	x1, #0x5                   	// #5

00000000343024e8 <do_disable_mmu_el3>:
    343024e8:	d53e1000 	mrs	x0, sctlr_el3
    343024ec:	8a210000 	bic	x0, x0, x1
    343024f0:	d51e1000 	msr	sctlr_el3, x0
    343024f4:	d5033fdf 	isb
    343024f8:	d5033f9f 	dsb	sy
    343024fc:	d65f03c0 	ret

0000000034302500 <disable_mmu_icache_el3>:
    34302500:	d28200a1 	mov	x1, #0x1005                	// #4101
    34302504:	17fffff9 	b	343024e8 <do_disable_mmu_el3>

0000000034302508 <check_erratum_cortex_a53_819472>:
    34302508:	d2800021 	mov	x1, #0x1                   	// #1
    3430250c:	14000065 	b	343026a0 <cpu_rev_var_ls>

0000000034302510 <check_erratum_cortex_a53_824069>:
    34302510:	d2800041 	mov	x1, #0x2                   	// #2
    34302514:	14000063 	b	343026a0 <cpu_rev_var_ls>

0000000034302518 <check_erratum_cortex_a53_826319>:
    34302518:	d2800041 	mov	x1, #0x2                   	// #2
    3430251c:	14000061 	b	343026a0 <cpu_rev_var_ls>

0000000034302520 <check_erratum_cortex_a53_827319>:
    34302520:	d2800041 	mov	x1, #0x2                   	// #2
    34302524:	1400005f 	b	343026a0 <cpu_rev_var_ls>

0000000034302528 <check_erratum_cortex_a53_835769>:
    34302528:	f100101f 	cmp	x0, #0x4
    3430252c:	540000c8 	b.hi	34302544 <errata_not_applies>  // b.pmore
    34302530:	f100041f 	cmp	x0, #0x1
    34302534:	d2800020 	mov	x0, #0x1                   	// #1
    34302538:	54000089 	b.ls	34302548 <exit_check_errata_835769>  // b.plast
    3430253c:	d53800c1 	mrs	x1, revidr_el1
    34302540:	36380041 	tbz	w1, #7, 34302548 <exit_check_errata_835769>

0000000034302544 <errata_not_applies>:
    34302544:	d2800000 	mov	x0, #0x0                   	// #0

0000000034302548 <exit_check_errata_835769>:
    34302548:	d65f03c0 	ret

000000003430254c <erratum_cortex_a53_836870_wa>:
    3430254c:	aa1e03e8 	mov	x8, x30
    34302550:	aa0003e7 	mov	x7, x0
    34302554:	94000006 	bl	3430256c <check_erratum_cortex_a53_836870>
    34302558:	b4000080 	cbz	x0, 34302568 <erratum_cortex_a53_836870_skip>
    3430255c:	d539f201 	mrs	x1, s3_1_c15_c2_0
    34302560:	b2680021 	orr	x1, x1, #0x1000000
    34302564:	d519f201 	msr	s3_1_c15_c2_0, x1

0000000034302568 <erratum_cortex_a53_836870_skip>:
    34302568:	d65f0100 	ret	x8

000000003430256c <check_erratum_cortex_a53_836870>:
    3430256c:	d2800081 	mov	x1, #0x4                   	// #4
    34302570:	1400004c 	b	343026a0 <cpu_rev_var_ls>

0000000034302574 <check_erratum_cortex_a53_843419>:
    34302574:	d2800021 	mov	x1, #0x1                   	// #1
    34302578:	d2800002 	mov	x2, #0x0                   	// #0
    3430257c:	f100101f 	cmp	x0, #0x4
    34302580:	9a829020 	csel	x0, x1, x2, ls  // ls = plast
    34302584:	54000081 	b.ne	34302594 <exit_check_errata_843419>  // b.any
    34302588:	d53800c3 	mrs	x3, revidr_el1
    3430258c:	36400043 	tbz	w3, #8, 34302594 <exit_check_errata_843419>
    34302590:	aa0203e0 	mov	x0, x2

0000000034302594 <exit_check_errata_843419>:
    34302594:	d65f03c0 	ret

0000000034302598 <erratum_cortex_a53_855873_wa>:
    34302598:	aa1e03e8 	mov	x8, x30
    3430259c:	aa0003e7 	mov	x7, x0
    343025a0:	94000006 	bl	343025b8 <check_erratum_cortex_a53_855873>
    343025a4:	b4000080 	cbz	x0, 343025b4 <erratum_cortex_a53_855873_skip>
    343025a8:	d539f201 	mrs	x1, s3_1_c15_c2_0
    343025ac:	b2540021 	orr	x1, x1, #0x100000000000
    343025b0:	d519f201 	msr	s3_1_c15_c2_0, x1

00000000343025b4 <erratum_cortex_a53_855873_skip>:
    343025b4:	d65f0100 	ret	x8

00000000343025b8 <check_erratum_cortex_a53_855873>:
    343025b8:	d2800061 	mov	x1, #0x3                   	// #3
    343025bc:	1400003e 	b	343026b4 <cpu_rev_var_hs>

00000000343025c0 <check_erratum_cortex_a53_1530924>:
    343025c0:	d2800020 	mov	x0, #0x1                   	// #1
    343025c4:	d65f03c0 	ret

00000000343025c8 <check_erratum_cortex_a53_50481>:
    343025c8:	d2800081 	mov	x1, #0x4                   	// #4
    343025cc:	14000035 	b	343026a0 <cpu_rev_var_ls>

00000000343025d0 <check_erratum_cortex_a53_50543>:
    343025d0:	d2800081 	mov	x1, #0x4                   	// #4
    343025d4:	14000033 	b	343026a0 <cpu_rev_var_ls>

00000000343025d8 <cortex_a53_reset_func>:
    343025d8:	aa1e03ef 	mov	x15, x30
    343025dc:	9400002d 	bl	34302690 <cpu_get_rev_var>
    343025e0:	aa0003ee 	mov	x14, x0
    343025e4:	b00000ac 	adrp	x12, 34317000 <reset_table+0x2d0>
    343025e8:	9125e18c 	add	x12, x12, #0x978
    343025ec:	b00000ad 	adrp	x13, 34317000 <reset_table+0x2d0>
    343025f0:	912a01ad 	add	x13, x13, #0xa80

00000000343025f4 <errata_begin>:
    343025f4:	eb0d019f 	cmp	x12, x13
    343025f8:	54000120 	b.eq	3430261c <errata_end>  // b.none
    343025fc:	f940018a 	ldr	x10, [x12]
    34302600:	3940598b 	ldrb	w11, [x12, #22]
    34302604:	b400008b 	cbz	x11, 34302614 <errata_begin+0x20>
    34302608:	b400006a 	cbz	x10, 34302614 <errata_begin+0x20>
    3430260c:	aa0e03e0 	mov	x0, x14
    34302610:	d63f0140 	blr	x10
    34302614:	9100618c 	add	x12, x12, #0x18
    34302618:	17fffff7 	b	343025f4 <errata_begin>

000000003430261c <errata_end>:
    3430261c:	d539f221 	mrs	x1, s3_1_c15_c2_1
    34302620:	b27a0021 	orr	x1, x1, #0x40
    34302624:	d519f221 	msr	s3_1_c15_c2_1, x1
    34302628:	d5033fdf 	isb
    3430262c:	d65f01e0 	ret	x15

0000000034302630 <reset_handler>:
    34302630:	aa1e03f3 	mov	x19, x30
    34302634:	9400004f 	bl	34302770 <plat_reset_handler>
    34302638:	94000006 	bl	34302650 <get_cpu_ops_ptr>
    3430263c:	f9400402 	ldr	x2, [x0, #8]
    34302640:	aa1303fe 	mov	x30, x19
    34302644:	b4000042 	cbz	x2, 3430264c <reset_handler+0x1c>
    34302648:	d61f0040 	br	x2
    3430264c:	d65f03c0 	ret

0000000034302650 <get_cpu_ops_ptr>:
    34302650:	d5380002 	mrs	x2, midr_el1
    34302654:	d29ffe03 	mov	x3, #0xfff0                	// #65520
    34302658:	f2bfe003 	movk	x3, #0xff00, lsl #16
    3430265c:	0a030042 	and	w2, w2, w3
    34302660:	100ab945 	adr	x5, 34317d88 <__CPU_OPS_END__>
    34302664:	d2800000 	mov	x0, #0x0                   	// #0
    34302668:	100ab704 	adr	x4, 34317d48 <__CPU_OPS_START__>
    3430266c:	eb05009f 	cmp	x4, x5
    34302670:	540000e0 	b.eq	3430268c <search_def_ptr>  // b.none
    34302674:	f8440481 	ldr	x1, [x4], #64
    34302678:	0a030021 	and	w1, w1, w3
    3430267c:	6b02003f 	cmp	w1, w2
    34302680:	54ffff61 	b.ne	3430266c <get_cpu_ops_ptr+0x1c>  // b.any
    34302684:	d1010080 	sub	x0, x4, #0x40
    34302688:	d65f03c0 	ret

000000003430268c <search_def_ptr>:
    3430268c:	d65f03c0 	ret

0000000034302690 <cpu_get_rev_var>:
    34302690:	d5380001 	mrs	x1, midr_el1
    34302694:	d3505c20 	ubfx	x0, x1, #16, #8
    34302698:	b3400c20 	bfxil	x0, x1, #0, #4
    3430269c:	d65f03c0 	ret

00000000343026a0 <cpu_rev_var_ls>:
    343026a0:	d2800022 	mov	x2, #0x1                   	// #1
    343026a4:	d2800003 	mov	x3, #0x0                   	// #0
    343026a8:	eb01001f 	cmp	x0, x1
    343026ac:	9a839040 	csel	x0, x2, x3, ls  // ls = plast
    343026b0:	d65f03c0 	ret

00000000343026b4 <cpu_rev_var_hs>:
    343026b4:	d2800022 	mov	x2, #0x1                   	// #1
    343026b8:	d2800003 	mov	x3, #0x0                   	// #0
    343026bc:	eb01001f 	cmp	x0, x1
    343026c0:	9a832040 	csel	x0, x2, x3, cs  // cs = hs, nlast
    343026c4:	d65f03c0 	ret

00000000343026c8 <enable_mmu_direct_el3>:
    343026c8:	d50e871f 	tlbi	alle3
    343026cc:	aa0003e7 	mov	x7, x0
    343026d0:	900001a0 	adrp	x0, 34336000 <mbr_sector+0xe0>
    343026d4:	91048000 	add	x0, x0, #0x120
    343026d8:	f9400001 	ldr	x1, [x0]
    343026dc:	d51ea201 	msr	mair_el3, x1
    343026e0:	f9400402 	ldr	x2, [x0, #8]
    343026e4:	d51e2042 	msr	tcr_el3, x2
    343026e8:	f9400803 	ldr	x3, [x0, #16]
    343026ec:	d51e2003 	msr	ttbr0_el3, x3
    343026f0:	d5033b9f 	dsb	ish
    343026f4:	d5033fdf 	isb
    343026f8:	d53e1004 	mrs	x4, sctlr_el3
    343026fc:	d28000a5 	mov	x5, #0x5                   	// #5
    34302700:	f2a00105 	movk	x5, #0x8, lsl #16
    34302704:	aa050084 	orr	x4, x4, x5
    34302708:	927df885 	and	x5, x4, #0xfffffffffffffffb
    3430270c:	f24000ff 	tst	x7, #0x1
    34302710:	9a8410a4 	csel	x4, x5, x4, ne  // ne = any
    34302714:	d51e1004 	msr	sctlr_el3, x4
    34302718:	d5033fdf 	isb
    3430271c:	d65f03c0 	ret

0000000034302720 <plat_report_exception>:
    34302720:	d65f03c0 	ret

0000000034302724 <plat_set_my_stack>:
    34302724:	90000180 	adrp	x0, 34332000 <__STACKS_START__+0x36c0>
    34302728:	91250000 	add	x0, x0, #0x940
    3430272c:	9100001f 	mov	sp, x0
    34302730:	d65f03c0 	ret

0000000034302734 <plat_crash_console_init>:
    34302734:	d2900000 	mov	x0, #0x8000                	// #32768
    34302738:	f2a80380 	movk	x0, #0x401c, lsl #16
    3430273c:	d28b2801 	mov	x1, #0x5940                	// #22848
    34302740:	f2a0ee61 	movk	x1, #0x773, lsl #16
    34302744:	d2984002 	mov	x2, #0xc200                	// #49664
    34302748:	f2a00022 	movk	x2, #0x1, lsl #16
    3430274c:	17fffeae 	b	34302204 <console_linflex_core_init>

0000000034302750 <plat_crash_console_putc>:
    34302750:	d2900001 	mov	x1, #0x8000                	// #32768
    34302754:	f2a80381 	movk	x1, #0x401c, lsl #16
    34302758:	17fffed8 	b	343022b8 <console_linflex_core_putc>
    3430275c:	d65f03c0 	ret

0000000034302760 <plat_crash_console_flush>:
    34302760:	d2900000 	mov	x0, #0x8000                	// #32768
    34302764:	f2a80380 	movk	x0, #0x401c, lsl #16
    34302768:	17fffeca 	b	34302290 <console_linflex_core_flush>
    3430276c:	d65f03c0 	ret

0000000034302770 <plat_reset_handler>:
    34302770:	aa1e03f0 	mov	x16, x30
    34302774:	9400001e 	bl	343027ec <reset_registers_for_lockstep>
    34302778:	94000006 	bl	34302790 <s32_ncore_isol_cluster0>
    3430277c:	aa1003fe 	mov	x30, x16
    34302780:	d65f03c0 	ret

0000000034302784 <plat_secondary_cold_boot_setup>:
    34302784:	d65f03c0 	ret

0000000034302788 <plat_panic_handler>:
    34302788:	d503207f 	wfi
    3430278c:	17ffffff 	b	34302788 <plat_panic_handler>

0000000034302790 <s32_ncore_isol_cluster0>:
    34302790:	d2aa0808 	mov	x8, #0x50400000            	// #1346371584
    34302794:	f9400109 	ldr	x9, [x8]
    34302798:	d280002a 	mov	x10, #0x1                   	// #1
    3430279c:	d37ff94a 	lsl	x10, x10, #1
    343027a0:	aa0a0129 	orr	x9, x9, x10
    343027a4:	f9000109 	str	x9, [x8]
    343027a8:	d65f03c0 	ret

00000000343027ac <plat_is_my_cpu_primary>:
    343027ac:	aa1e03e7 	mov	x7, x30
    343027b0:	94000005 	bl	343027c4 <plat_my_core_pos>
    343027b4:	f100001f 	cmp	x0, #0x0
    343027b8:	9a9f17e0 	cset	x0, eq  // eq = none
    343027bc:	aa0703fe 	mov	x30, x7
    343027c0:	d65f03c0 	ret

00000000343027c4 <plat_my_core_pos>:
    343027c4:	aa1e03e8 	mov	x8, x30
    343027c8:	d53800a0 	mrs	x0, mpidr_el1
    343027cc:	94000003 	bl	343027d8 <s32_core_pos_by_mpidr>
    343027d0:	aa0803fe 	mov	x30, x8
    343027d4:	d65f03c0 	ret

00000000343027d8 <s32_core_pos_by_mpidr>:
    343027d8:	92401c01 	and	x1, x0, #0xff
    343027dc:	92781c00 	and	x0, x0, #0xff00
    343027e0:	d348fc00 	lsr	x0, x0, #8
    343027e4:	8b000820 	add	x0, x1, x0, lsl #2
    343027e8:	d65f03c0 	ret

00000000343027ec <reset_registers_for_lockstep>:
    343027ec:	d2800000 	mov	x0, #0x0                   	// #0
    343027f0:	d518e100 	msr	cntkctl_el1, x0
    343027f4:	d51be200 	msr	cntp_tval_el0, x0
    343027f8:	d51be220 	msr	cntp_ctl_el0, x0
    343027fc:	d51be240 	msr	cntp_cval_el0, x0
    34302800:	d51be300 	msr	cntv_tval_el0, x0
    34302804:	d51be340 	msr	cntv_cval_el0, x0
    34302808:	d51be320 	msr	cntv_ctl_el0, x0
    3430280c:	d51ce060 	msr	cntvoff_el2, x0
    34302810:	d51ce100 	msr	cnthctl_el2, x0
    34302814:	d51ce200 	msr	cnthp_tval_el2, x0
    34302818:	d51ce220 	msr	cnthp_ctl_el2, x0
    3430281c:	d51ce240 	msr	cnthp_cval_el2, x0
    34302820:	d51fe200 	msr	cntps_tval_el1, x0
    34302824:	d51fe220 	msr	cntps_ctl_el1, x0
    34302828:	d51fe240 	msr	cntps_cval_el1, x0
    3430282c:	d2800001 	mov	x1, #0x0                   	// #0
    34302830:	d2800002 	mov	x2, #0x0                   	// #0
    34302834:	d2800003 	mov	x3, #0x0                   	// #0
    34302838:	d2800004 	mov	x4, #0x0                   	// #0
    3430283c:	d2800005 	mov	x5, #0x0                   	// #0
    34302840:	d2800006 	mov	x6, #0x0                   	// #0
    34302844:	d2800007 	mov	x7, #0x0                   	// #0
    34302848:	d2800008 	mov	x8, #0x0                   	// #0
    3430284c:	d2800009 	mov	x9, #0x0                   	// #0
    34302850:	d280000a 	mov	x10, #0x0                   	// #0
    34302854:	d280000b 	mov	x11, #0x0                   	// #0
    34302858:	d280000c 	mov	x12, #0x0                   	// #0
    3430285c:	d280000d 	mov	x13, #0x0                   	// #0
    34302860:	d280000e 	mov	x14, #0x0                   	// #0
    34302864:	d280000f 	mov	x15, #0x0                   	// #0
    34302868:	d2800011 	mov	x17, #0x0                   	// #0
    3430286c:	d2800012 	mov	x18, #0x0                   	// #0
    34302870:	d2800014 	mov	x20, #0x0                   	// #0
    34302874:	d2800015 	mov	x21, #0x0                   	// #0
    34302878:	d2800016 	mov	x22, #0x0                   	// #0
    3430287c:	d2800017 	mov	x23, #0x0                   	// #0
    34302880:	d2800018 	mov	x24, #0x0                   	// #0
    34302884:	d2800019 	mov	x25, #0x0                   	// #0
    34302888:	d280001a 	mov	x26, #0x0                   	// #0
    3430288c:	d280001b 	mov	x27, #0x0                   	// #0
    34302890:	d280001c 	mov	x28, #0x0                   	// #0
    34302894:	d280001d 	mov	x29, #0x0                   	// #0
    34302898:	2f00e400 	movi	d0, #0x0
    3430289c:	2f00e401 	movi	d1, #0x0
    343028a0:	2f00e402 	movi	d2, #0x0
    343028a4:	2f00e403 	movi	d3, #0x0
    343028a8:	2f00e404 	movi	d4, #0x0
    343028ac:	2f00e405 	movi	d5, #0x0
    343028b0:	2f00e406 	movi	d6, #0x0
    343028b4:	2f00e407 	movi	d7, #0x0
    343028b8:	2f00e408 	movi	d8, #0x0
    343028bc:	2f00e409 	movi	d9, #0x0
    343028c0:	2f00e40a 	movi	d10, #0x0
    343028c4:	2f00e40b 	movi	d11, #0x0
    343028c8:	2f00e40c 	movi	d12, #0x0
    343028cc:	2f00e40d 	movi	d13, #0x0
    343028d0:	2f00e40e 	movi	d14, #0x0
    343028d4:	2f00e40f 	movi	d15, #0x0
    343028d8:	2f00e410 	movi	d16, #0x0
    343028dc:	2f00e411 	movi	d17, #0x0
    343028e0:	2f00e412 	movi	d18, #0x0
    343028e4:	2f00e413 	movi	d19, #0x0
    343028e8:	2f00e414 	movi	d20, #0x0
    343028ec:	2f00e415 	movi	d21, #0x0
    343028f0:	2f00e416 	movi	d22, #0x0
    343028f4:	2f00e417 	movi	d23, #0x0
    343028f8:	2f00e418 	movi	d24, #0x0
    343028fc:	2f00e419 	movi	d25, #0x0
    34302900:	2f00e41a 	movi	d26, #0x0
    34302904:	2f00e41b 	movi	d27, #0x0
    34302908:	2f00e41c 	movi	d28, #0x0
    3430290c:	2f00e41d 	movi	d29, #0x0
    34302910:	2f00e41e 	movi	d30, #0x0
    34302914:	2f00e41f 	movi	d31, #0x0
    34302918:	d65f03c0 	ret

000000003430291c <_s32_sram_clr>:
    3430291c:	910003e9 	mov	x9, sp
    34302920:	9000016a 	adrp	x10, 3432e000 <pie_cfg+0xe08>
    34302924:	9124214a 	add	x10, x10, #0x908
    34302928:	a9004550 	stp	x16, x17, [x10]
    3430292c:	a901795d 	stp	x29, x30, [x10, #16]
    34302930:	529bd5aa 	mov	w10, #0xdead                	// #57005
    34302934:	f00000a9 	adrp	x9, 34319000 <__RO_END__>
    34302938:	91000129 	add	x9, x9, #0x0
    3430293c:	b900012a 	str	w10, [x9]
    34302940:	91100129 	add	x9, x9, #0x400
    34302944:	9100013f 	mov	sp, x9
    34302948:	9400335a 	bl	3430f6b0 <s32_sram_clear>
    3430294c:	529bd5aa 	mov	w10, #0xdead                	// #57005
    34302950:	f00000a9 	adrp	x9, 34319000 <__RO_END__>
    34302954:	91000129 	add	x9, x9, #0x0
    34302958:	79400129 	ldrh	w9, [x9]
    3430295c:	6b0a013f 	cmp	w9, w10
    34302960:	54fff141 	b.ne	34302788 <plat_panic_handler>  // b.any
    34302964:	9000016a 	adrp	x10, 3432e000 <pie_cfg+0xe08>
    34302968:	9124214a 	add	x10, x10, #0x908
    3430296c:	a9404550 	ldp	x16, x17, [x10]
    34302970:	a941795d 	ldp	x29, x30, [x10, #16]
    34302974:	9100013f 	mov	sp, x9
    34302978:	d65f03c0 	ret

000000003430297c <__TEXT_RESIDENT_END__>:
    3430297c:	00000000 	udf	#0

0000000034302980 <bl2_arch_setup>:
    34302980:	d2a00600 	mov	x0, #0x300000              	// #3145728
    34302984:	d5181040 	msr	cpacr_el1, x0
    34302988:	d65f03c0 	ret
    3430298c:	00000000 	udf	#0

0000000034302990 <bl2_load_images>:
    34302990:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34302994:	910003fd 	mov	x29, sp
    34302998:	a90153f3 	stp	x19, x20, [sp, #16]
    3430299c:	94002e69 	bl	3430e340 <plat_get_bl_image_load_info>
    343029a0:	f9400413 	ldr	x19, [x0, #8]
    343029a4:	b40003b3 	cbz	x19, 34302a18 <bl2_load_images+0x88>
    343029a8:	52800014 	mov	w20, #0x0                   	// #0
    343029ac:	f90013f5 	str	x21, [sp, #32]
    343029b0:	14000012 	b	343029f8 <bl2_load_images+0x68>
    343029b4:	b9400260 	ldr	w0, [x19]
    343029b8:	94002f32 	bl	3430e680 <bl2_plat_handle_pre_image_load>
    343029bc:	2a0003f5 	mov	w21, w0
    343029c0:	35000520 	cbnz	w0, 34302a64 <bl2_load_images+0xd4>
    343029c4:	f9400661 	ldr	x1, [x19, #8]
    343029c8:	b9400260 	ldr	w0, [x19]
    343029cc:	b9400422 	ldr	w2, [x1, #4]
    343029d0:	370800a2 	tbnz	w2, #1, 343029e4 <bl2_load_images+0x54>
    343029d4:	94000057 	bl	34302b30 <load_auth_image>
    343029d8:	2a0003f5 	mov	w21, w0
    343029dc:	35000500 	cbnz	w0, 34302a7c <bl2_load_images+0xec>
    343029e0:	b9400260 	ldr	w0, [x19]
    343029e4:	94002f3f 	bl	3430e6e0 <bl2_plat_handle_post_image_load>
    343029e8:	2a0003f5 	mov	w21, w0
    343029ec:	35000300 	cbnz	w0, 34302a4c <bl2_load_images+0xbc>
    343029f0:	f9400a73 	ldr	x19, [x19, #16]
    343029f4:	b4000113 	cbz	x19, 34302a14 <bl2_load_images+0x84>
    343029f8:	f9400660 	ldr	x0, [x19, #8]
    343029fc:	b9400400 	ldr	w0, [x0, #4]
    34302a00:	3617fda0 	tbz	w0, #2, 343029b4 <bl2_load_images+0x24>
    34302a04:	35fffd94 	cbnz	w20, 343029b4 <bl2_load_images+0x24>
    34302a08:	52800034 	mov	w20, #0x1                   	// #1
    34302a0c:	94002f19 	bl	3430e670 <bl2_platform_setup>
    34302a10:	17ffffe9 	b	343029b4 <bl2_load_images+0x24>
    34302a14:	f94013f5 	ldr	x21, [sp, #32]
    34302a18:	94002e4e 	bl	3430e350 <plat_get_next_bl_params>
    34302a1c:	aa0003f3 	mov	x19, x0
    34302a20:	f9400400 	ldr	x0, [x0, #8]
    34302a24:	f9400800 	ldr	x0, [x0, #16]
    34302a28:	f9400c01 	ldr	x1, [x0, #24]
    34302a2c:	b5000041 	cbnz	x1, 34302a34 <bl2_load_images+0xa4>
    34302a30:	f9000c13 	str	x19, [x0, #24]
    34302a34:	94002e4b 	bl	3430e360 <plat_flush_next_bl_params>
    34302a38:	f9400660 	ldr	x0, [x19, #8]
    34302a3c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34302a40:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34302a44:	f9400800 	ldr	x0, [x0, #16]
    34302a48:	d65f03c0 	ret
    34302a4c:	2a0003e1 	mov	w1, w0
    34302a50:	b0000080 	adrp	x0, 34313000 <vprintf+0x520>
    34302a54:	91270000 	add	x0, x0, #0x9c0
    34302a58:	940001d6 	bl	343031b0 <tf_log>
    34302a5c:	2a1503e0 	mov	w0, w21
    34302a60:	94002cf0 	bl	3430de20 <plat_error_handler>
    34302a64:	2a0003e1 	mov	w1, w0
    34302a68:	b0000080 	adrp	x0, 34313000 <vprintf+0x520>
    34302a6c:	9125a000 	add	x0, x0, #0x968
    34302a70:	940001d0 	bl	343031b0 <tf_log>
    34302a74:	2a1503e0 	mov	w0, w21
    34302a78:	94002cea 	bl	3430de20 <plat_error_handler>
    34302a7c:	b9400261 	ldr	w1, [x19]
    34302a80:	2a0003e2 	mov	w2, w0
    34302a84:	b0000080 	adrp	x0, 34313000 <vprintf+0x520>
    34302a88:	91266000 	add	x0, x0, #0x998
    34302a8c:	940001c9 	bl	343031b0 <tf_log>
    34302a90:	2a1503e0 	mov	w0, w21
    34302a94:	94002ce3 	bl	3430de20 <plat_error_handler>
	...

0000000034302aa0 <bl2_el3_setup>:
    34302aa0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34302aa4:	910003fd 	mov	x29, sp
    34302aa8:	9400353e 	bl	3430ffa0 <bl2_el3_early_platform_setup>
    34302aac:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34302ab0:	140035dc 	b	34310220 <bl2_el3_plat_arch_setup>
	...

0000000034302ac0 <bl2_main>:
    34302ac0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34302ac4:	b0000081 	adrp	x1, 34313000 <vprintf+0x520>
    34302ac8:	9124e021 	add	x1, x1, #0x938
    34302acc:	910003fd 	mov	x29, sp
    34302ad0:	f9000bf3 	str	x19, [sp, #16]
    34302ad4:	b0000093 	adrp	x19, 34313000 <vprintf+0x520>
    34302ad8:	9127c273 	add	x19, x19, #0x9f0
    34302adc:	aa1303e0 	mov	x0, x19
    34302ae0:	940001b4 	bl	343031b0 <tf_log>
    34302ae4:	aa1303e0 	mov	x0, x19
    34302ae8:	b0000081 	adrp	x1, 34313000 <vprintf+0x520>
    34302aec:	91246021 	add	x1, x1, #0x918
    34302af0:	940001b0 	bl	343031b0 <tf_log>
    34302af4:	97ffffa3 	bl	34302980 <bl2_arch_setup>
    34302af8:	94002cce 	bl	3430de30 <bl2_plat_preload_setup>
    34302afc:	97ffffa5 	bl	34302990 <bl2_load_images>
    34302b00:	aa0003f3 	mov	x19, x0
    34302b04:	b0000080 	adrp	x0, 34313000 <vprintf+0x520>
    34302b08:	91280000 	add	x0, x0, #0xa00
    34302b0c:	940001a9 	bl	343031b0 <tf_log>
    34302b10:	aa1303e0 	mov	x0, x19
    34302b14:	9400004f 	bl	34302c50 <print_entry_point_info>
    34302b18:	94000222 	bl	343033a0 <console_flush>
    34302b1c:	aa1303e0 	mov	x0, x19
    34302b20:	f9400bf3 	ldr	x19, [sp, #16]
    34302b24:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34302b28:	17fffd74 	b	343020f8 <bl2_run_next_image>
    34302b2c:	00000000 	udf	#0

0000000034302b30 <load_auth_image>:
    34302b30:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    34302b34:	910003fd 	mov	x29, sp
    34302b38:	a90153f3 	stp	x19, x20, [sp, #16]
    34302b3c:	aa0103f4 	mov	x20, x1
    34302b40:	a9025bf5 	stp	x21, x22, [sp, #32]
    34302b44:	2a0003f5 	mov	w21, w0
    34302b48:	910123e2 	add	x2, sp, #0x48
    34302b4c:	9100e3e1 	add	x1, sp, #0x38
    34302b50:	2a1503e0 	mov	w0, w21
    34302b54:	f9400696 	ldr	x22, [x20, #8]
    34302b58:	94003396 	bl	3430f9b0 <plat_get_image_source>
    34302b5c:	910103e2 	add	x2, sp, #0x40
    34302b60:	2a0003f3 	mov	w19, w0
    34302b64:	35000320 	cbnz	w0, 34302bc8 <load_auth_image+0x98>
    34302b68:	f9401fe0 	ldr	x0, [sp, #56]
    34302b6c:	f94027e1 	ldr	x1, [sp, #72]
    34302b70:	94000540 	bl	34304070 <io_open>
    34302b74:	2a0003f3 	mov	w19, w0
    34302b78:	910143e1 	add	x1, sp, #0x50
    34302b7c:	35000260 	cbnz	w0, 34302bc8 <load_auth_image+0x98>
    34302b80:	f94023e0 	ldr	x0, [sp, #64]
    34302b84:	9400058f 	bl	343041c0 <io_size>
    34302b88:	2a0003f3 	mov	w19, w0
    34302b8c:	350002e0 	cbnz	w0, 34302be8 <load_auth_image+0xb8>
    34302b90:	f9402be4 	ldr	x4, [sp, #80]
    34302b94:	f94023e0 	ldr	x0, [sp, #64]
    34302b98:	b4000364 	cbz	x4, 34302c04 <load_auth_image+0xd4>
    34302b9c:	b9401685 	ldr	w5, [x20, #20]
    34302ba0:	910163e3 	add	x3, sp, #0x58
    34302ba4:	aa0403e2 	mov	x2, x4
    34302ba8:	aa1603e1 	mov	x1, x22
    34302bac:	eb05009f 	cmp	x4, x5
    34302bb0:	54000409 	b.ls	34302c30 <load_auth_image+0x100>  // b.plast
    34302bb4:	94000593 	bl	34304200 <io_close>
    34302bb8:	12800353 	mov	w19, #0xffffffe5            	// #-27
    34302bbc:	f9401fe0 	ldr	x0, [sp, #56]
    34302bc0:	94000524 	bl	34304050 <io_dev_close>
    34302bc4:	d503201f 	nop
    34302bc8:	94002c9e 	bl	3430de40 <plat_try_next_boot_source>
    34302bcc:	35fffbe0 	cbnz	w0, 34302b48 <load_auth_image+0x18>
    34302bd0:	2a1303e0 	mov	w0, w19
    34302bd4:	a94153f3 	ldp	x19, x20, [sp, #16]
    34302bd8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34302bdc:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34302be0:	d65f03c0 	ret
    34302be4:	2a0003f3 	mov	w19, w0
    34302be8:	f94023e0 	ldr	x0, [sp, #64]
    34302bec:	94000585 	bl	34304200 <io_close>
    34302bf0:	f9401fe0 	ldr	x0, [sp, #56]
    34302bf4:	94000517 	bl	34304050 <io_dev_close>
    34302bf8:	94002c92 	bl	3430de40 <plat_try_next_boot_source>
    34302bfc:	35fffa60 	cbnz	w0, 34302b48 <load_auth_image+0x18>
    34302c00:	17fffff4 	b	34302bd0 <load_auth_image+0xa0>
    34302c04:	9400057f 	bl	34304200 <io_close>
    34302c08:	f9401fe0 	ldr	x0, [sp, #56]
    34302c0c:	94000511 	bl	34304050 <io_dev_close>
    34302c10:	b9401281 	ldr	w1, [x20, #16]
    34302c14:	f9400680 	ldr	x0, [x20, #8]
    34302c18:	97fffdcd 	bl	3430234c <flush_dcache_range>
    34302c1c:	2a1303e0 	mov	w0, w19
    34302c20:	a94153f3 	ldp	x19, x20, [sp, #16]
    34302c24:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34302c28:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34302c2c:	d65f03c0 	ret
    34302c30:	b9001284 	str	w4, [x20, #16]
    34302c34:	9400056b 	bl	343041e0 <io_read>
    34302c38:	35fffd60 	cbnz	w0, 34302be4 <load_auth_image+0xb4>
    34302c3c:	f94023e0 	ldr	x0, [sp, #64]
    34302c40:	94000570 	bl	34304200 <io_close>
    34302c44:	f9401fe0 	ldr	x0, [sp, #56]
    34302c48:	94000502 	bl	34304050 <io_dev_close>
    34302c4c:	17fffff1 	b	34302c10 <load_auth_image+0xe0>

0000000034302c50 <print_entry_point_info>:
    34302c50:	d65f03c0 	ret
	...

0000000034302c60 <flush_bl_params_desc>:
    34302c60:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34302c64:	90000162 	adrp	x2, 3432e000 <pie_cfg+0xe08>
    34302c68:	52801701 	mov	w1, #0xb8                  	// #184
    34302c6c:	910003fd 	mov	x29, sp
    34302c70:	b9492c42 	ldr	w2, [x2, #2348]
    34302c74:	90000160 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    34302c78:	f9448000 	ldr	x0, [x0, #2304]
    34302c7c:	9ba17c41 	umull	x1, w2, w1
    34302c80:	97fffdb3 	bl	3430234c <flush_dcache_range>
    34302c84:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34302c88:	90000180 	adrp	x0, 34332000 <__STACKS_START__+0x36c0>
    34302c8c:	d2800201 	mov	x1, #0x10                  	// #16
    34302c90:	91306000 	add	x0, x0, #0xc18
    34302c94:	17fffdae 	b	3430234c <flush_dcache_range>
	...

0000000034302ca0 <get_bl_mem_params_node>:
    34302ca0:	90000161 	adrp	x1, 3432e000 <pie_cfg+0xe08>
    34302ca4:	b9492c24 	ldr	w4, [x1, #2348]
    34302ca8:	34000224 	cbz	w4, 34302cec <get_bl_mem_params_node+0x4c>
    34302cac:	90000162 	adrp	x2, 3432e000 <pie_cfg+0xe08>
    34302cb0:	52800001 	mov	w1, #0x0                   	// #0
    34302cb4:	f9448045 	ldr	x5, [x2, #2304]
    34302cb8:	aa0503e2 	mov	x2, x5
    34302cbc:	14000004 	b	34302ccc <get_bl_mem_params_node+0x2c>
    34302cc0:	11000421 	add	w1, w1, #0x1
    34302cc4:	6b04003f 	cmp	w1, w4
    34302cc8:	54000120 	b.eq	34302cec <get_bl_mem_params_node+0x4c>  // b.none
    34302ccc:	b9400043 	ldr	w3, [x2]
    34302cd0:	9102e042 	add	x2, x2, #0xb8
    34302cd4:	6b03001f 	cmp	w0, w3
    34302cd8:	54ffff41 	b.ne	34302cc0 <get_bl_mem_params_node+0x20>  // b.any
    34302cdc:	37f80081 	tbnz	w1, #31, 34302cec <get_bl_mem_params_node+0x4c>
    34302ce0:	52801700 	mov	w0, #0xb8                  	// #184
    34302ce4:	9b201420 	smaddl	x0, w1, w0, x5
    34302ce8:	d65f03c0 	ret
    34302cec:	d2800000 	mov	x0, #0x0                   	// #0
    34302cf0:	d65f03c0 	ret
	...

0000000034302d00 <get_bl_load_info_from_mem_params_desc>:
    34302d00:	90000160 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    34302d04:	b9492c06 	ldr	w6, [x0, #2348]
    34302d08:	34000406 	cbz	w6, 34302d88 <get_bl_load_info_from_mem_params_desc+0x88>
    34302d0c:	90000162 	adrp	x2, 3432e000 <pie_cfg+0xe08>
    34302d10:	90000181 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34302d14:	91302020 	add	x0, x1, #0xc08
    34302d18:	d2804083 	mov	x3, #0x204                 	// #516
    34302d1c:	f9448042 	ldr	x2, [x2, #2304]
    34302d20:	f2a00203 	movk	x3, #0x10, lsl #16
    34302d24:	f9060423 	str	x3, [x1, #3080]
    34302d28:	52800003 	mov	w3, #0x0                   	// #0
    34302d2c:	91002041 	add	x1, x2, #0x8
    34302d30:	91020042 	add	x2, x2, #0x80
    34302d34:	f9000402 	str	x2, [x0, #8]
    34302d38:	b85f8025 	ldur	w5, [x1, #-8]
    34302d3c:	11000463 	add	w3, w3, #0x1
    34302d40:	b9000045 	str	w5, [x2]
    34302d44:	9104c024 	add	x4, x1, #0x130
    34302d48:	f9000441 	str	x1, [x2, #8]
    34302d4c:	9102e021 	add	x1, x1, #0xb8
    34302d50:	6b0300df 	cmp	w6, w3
    34302d54:	54000169 	b.ls	34302d80 <get_bl_load_info_from_mem_params_desc+0x80>  // b.plast
    34302d58:	f9000844 	str	x4, [x2, #16]
    34302d5c:	aa0403e2 	mov	x2, x4
    34302d60:	b85f8025 	ldur	w5, [x1, #-8]
    34302d64:	11000463 	add	w3, w3, #0x1
    34302d68:	9104c024 	add	x4, x1, #0x130
    34302d6c:	b9000045 	str	w5, [x2]
    34302d70:	f9000441 	str	x1, [x2, #8]
    34302d74:	9102e021 	add	x1, x1, #0xb8
    34302d78:	6b0300df 	cmp	w6, w3
    34302d7c:	54fffee8 	b.hi	34302d58 <get_bl_load_info_from_mem_params_desc+0x58>  // b.pmore
    34302d80:	54fffdc1 	b.ne	34302d38 <get_bl_load_info_from_mem_params_desc+0x38>  // b.any
    34302d84:	d65f03c0 	ret
    34302d88:	d2800000 	mov	x0, #0x0                   	// #0
    34302d8c:	d65f03c0 	ret

0000000034302d90 <get_next_bl_params_from_mem_params_desc>:
    34302d90:	90000160 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    34302d94:	b9492c05 	ldr	w5, [x0, #2348]
    34302d98:	34000885 	cbz	w5, 34302ea8 <get_next_bl_params_from_mem_params_desc+0x118>
    34302d9c:	90000160 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    34302da0:	510004a3 	sub	w3, w5, #0x1
    34302da4:	52801702 	mov	w2, #0xb8                  	// #184
    34302da8:	d2c00304 	mov	x4, #0x1800000000          	// #103079215104
    34302dac:	f9448006 	ldr	x6, [x0, #2304]
    34302db0:	9102e0c1 	add	x1, x6, #0xb8
    34302db4:	aa0603e0 	mov	x0, x6
    34302db8:	9ba20463 	umaddl	x3, w3, w2, x1
    34302dbc:	d503201f 	nop
    34302dc0:	f9401001 	ldr	x1, [x0, #32]
    34302dc4:	aa0003e2 	mov	x2, x0
    34302dc8:	9102e000 	add	x0, x0, #0xb8
    34302dcc:	925d0421 	and	x1, x1, #0x1800000000
    34302dd0:	eb04003f 	cmp	x1, x4
    34302dd4:	54000600 	b.eq	34302e94 <get_next_bl_params_from_mem_params_desc+0x104>  // b.none
    34302dd8:	eb00007f 	cmp	x3, x0
    34302ddc:	54ffff21 	b.ne	34302dc0 <get_next_bl_params_from_mem_params_desc+0x30>  // b.any
    34302de0:	90000183 	adrp	x3, 34332000 <__STACKS_START__+0x36c0>
    34302de4:	910260c8 	add	x8, x6, #0x98
    34302de8:	91306060 	add	x0, x3, #0xc18
    34302dec:	aa0603e2 	mov	x2, x6
    34302df0:	aa0203e1 	mov	x1, x2
    34302df4:	d28040a4 	mov	x4, #0x205                 	// #517
    34302df8:	f2a00204 	movk	x4, #0x10, lsl #16
    34302dfc:	f9060c64 	str	x4, [x3, #3096]
    34302e00:	91002044 	add	x4, x2, #0x8
    34302e04:	91008043 	add	x3, x2, #0x20
    34302e08:	b8498429 	ldr	w9, [x1], #152
    34302e0c:	52800007 	mov	w7, #0x0                   	// #0
    34302e10:	b9009849 	str	w9, [x2, #152]
    34302e14:	5280170a 	mov	w10, #0xb8                  	// #184
    34302e18:	a9008c24 	stp	x4, x3, [x1, #8]
    34302e1c:	b9407844 	ldr	w4, [x2, #120]
    34302e20:	3100049f 	cmn	w4, #0x1
    34302e24:	54000360 	b.eq	34302e90 <get_next_bl_params_from_mem_params_desc+0x100>  // b.none
    34302e28:	aa0603e2 	mov	x2, x6
    34302e2c:	52800001 	mov	w1, #0x0                   	// #0
    34302e30:	b9400043 	ldr	w3, [x2]
    34302e34:	9102e042 	add	x2, x2, #0xb8
    34302e38:	6b03009f 	cmp	w4, w3
    34302e3c:	540000a0 	b.eq	34302e50 <get_next_bl_params_from_mem_params_desc+0xc0>  // b.none
    34302e40:	11000421 	add	w1, w1, #0x1
    34302e44:	6b0100bf 	cmp	w5, w1
    34302e48:	54ffff41 	b.ne	34302e30 <get_next_bl_params_from_mem_params_desc+0xa0>  // b.any
    34302e4c:	12800001 	mov	w1, #0xffffffff            	// #-1
    34302e50:	110004e7 	add	w7, w7, #0x1
    34302e54:	6b0700bf 	cmp	w5, w7
    34302e58:	540001c0 	b.eq	34302e90 <get_next_bl_params_from_mem_params_desc+0x100>  // b.none
    34302e5c:	9baa7c21 	umull	x1, w1, w10
    34302e60:	8b0100c2 	add	x2, x6, x1
    34302e64:	91002044 	add	x4, x2, #0x8
    34302e68:	91026043 	add	x3, x2, #0x98
    34302e6c:	b86168c9 	ldr	w9, [x6, x1]
    34302e70:	91008041 	add	x1, x2, #0x20
    34302e74:	b9009849 	str	w9, [x2, #152]
    34302e78:	a90a0444 	stp	x4, x1, [x2, #160]
    34302e7c:	b9407844 	ldr	w4, [x2, #120]
    34302e80:	f9000d03 	str	x3, [x8, #24]
    34302e84:	aa0303e8 	mov	x8, x3
    34302e88:	3100049f 	cmn	w4, #0x1
    34302e8c:	54fffce1 	b.ne	34302e28 <get_next_bl_params_from_mem_params_desc+0x98>  // b.any
    34302e90:	d65f03c0 	ret
    34302e94:	90000183 	adrp	x3, 34332000 <__STACKS_START__+0x36c0>
    34302e98:	91306060 	add	x0, x3, #0xc18
    34302e9c:	91026048 	add	x8, x2, #0x98
    34302ea0:	f9000408 	str	x8, [x0, #8]
    34302ea4:	17ffffd3 	b	34302df0 <get_next_bl_params_from_mem_params_desc+0x60>
    34302ea8:	d2800000 	mov	x0, #0x0                   	// #0
    34302eac:	d65f03c0 	ret

0000000034302eb0 <fdt_add_reserved_memory>:
    34302eb0:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    34302eb4:	910003fd 	mov	x29, sp
    34302eb8:	a90153f3 	stp	x19, x20, [sp, #16]
    34302ebc:	aa0003f3 	mov	x19, x0
    34302ec0:	a9025bf5 	stp	x21, x22, [sp, #32]
    34302ec4:	aa0203f6 	mov	x22, x2
    34302ec8:	aa0303f5 	mov	x21, x3
    34302ecc:	a90363f7 	stp	x23, x24, [sp, #48]
    34302ed0:	910143f8 	add	x24, sp, #0x50
    34302ed4:	a9046bf9 	stp	x25, x26, [sp, #64]
    34302ed8:	aa0103fa 	mov	x26, x1
    34302edc:	b0000081 	adrp	x1, 34313000 <vprintf+0x520>
    34302ee0:	91286021 	add	x1, x1, #0xa18
    34302ee4:	94003a8b 	bl	34311910 <fdt_path_offset>
    34302ee8:	52800001 	mov	w1, #0x0                   	// #0
    34302eec:	2a0003f4 	mov	w20, w0
    34302ef0:	aa1303e0 	mov	x0, x19
    34302ef4:	9400383f 	bl	34310ff0 <fdt_address_cells>
    34302ef8:	52800001 	mov	w1, #0x0                   	// #0
    34302efc:	2a0003f7 	mov	w23, w0
    34302f00:	aa1303e0 	mov	x0, x19
    34302f04:	94003857 	bl	34311060 <fdt_size_cells>
    34302f08:	2a0003f9 	mov	w25, w0
    34302f0c:	37f80654 	tbnz	w20, #31, 34302fd4 <fdt_add_reserved_memory+0x124>
    34302f10:	710006ff 	cmp	w23, #0x1
    34302f14:	540005ad 	b.le	34302fc8 <fdt_add_reserved_memory+0x118>
    34302f18:	d360fec0 	lsr	x0, x22, #32
    34302f1c:	52800057 	mov	w23, #0x2                   	// #2
    34302f20:	5ac00800 	rev	w0, w0
    34302f24:	52800021 	mov	w1, #0x1                   	// #1
    34302f28:	b90053e0 	str	w0, [sp, #80]
    34302f2c:	2a0103e0 	mov	w0, w1
    34302f30:	5ac00ad6 	rev	w22, w22
    34302f34:	b8207b16 	str	w22, [x24, x0, lsl #2]
    34302f38:	7100073f 	cmp	w25, #0x1
    34302f3c:	540000ad 	b.le	34302f50 <fdt_add_reserved_memory+0xa0>
    34302f40:	d360fea0 	lsr	x0, x21, #32
    34302f44:	5ac00800 	rev	w0, w0
    34302f48:	b8375b00 	str	w0, [x24, w23, uxtw #2]
    34302f4c:	11000837 	add	w23, w1, #0x2
    34302f50:	2a1403e1 	mov	w1, w20
    34302f54:	5ac00ab5 	rev	w21, w21
    34302f58:	aa1a03e2 	mov	x2, x26
    34302f5c:	aa1303e0 	mov	x0, x19
    34302f60:	b8375b15 	str	w21, [x24, w23, uxtw #2]
    34302f64:	94003e0f 	bl	343127a0 <fdt_add_subnode>
    34302f68:	52800004 	mov	w4, #0x0                   	// #0
    34302f6c:	2a0003e1 	mov	w1, w0
    34302f70:	2a0003f5 	mov	w21, w0
    34302f74:	d2800003 	mov	x3, #0x0                   	// #0
    34302f78:	aa1303e0 	mov	x0, x19
    34302f7c:	b0000082 	adrp	x2, 34313000 <vprintf+0x520>
    34302f80:	9129a042 	add	x2, x2, #0xa68
    34302f84:	94003d2b 	bl	34312430 <fdt_setprop>
    34302f88:	110006e4 	add	w4, w23, #0x1
    34302f8c:	b0000082 	adrp	x2, 34313000 <vprintf+0x520>
    34302f90:	2a1503e1 	mov	w1, w21
    34302f94:	aa1803e3 	mov	x3, x24
    34302f98:	aa1303e0 	mov	x0, x19
    34302f9c:	531e7484 	lsl	w4, w4, #2
    34302fa0:	9129c042 	add	x2, x2, #0xa70
    34302fa4:	52800014 	mov	w20, #0x0                   	// #0
    34302fa8:	94003d22 	bl	34312430 <fdt_setprop>
    34302fac:	2a1403e0 	mov	w0, w20
    34302fb0:	a94153f3 	ldp	x19, x20, [sp, #16]
    34302fb4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34302fb8:	a94363f7 	ldp	x23, x24, [sp, #48]
    34302fbc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34302fc0:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34302fc4:	d65f03c0 	ret
    34302fc8:	52800037 	mov	w23, #0x1                   	// #1
    34302fcc:	52800001 	mov	w1, #0x0                   	// #0
    34302fd0:	17ffffd7 	b	34302f2c <fdt_add_reserved_memory+0x7c>
    34302fd4:	aa1303e0 	mov	x0, x19
    34302fd8:	b0000082 	adrp	x2, 34313000 <vprintf+0x520>
    34302fdc:	52800001 	mov	w1, #0x0                   	// #0
    34302fe0:	9128c042 	add	x2, x2, #0xa30
    34302fe4:	94003def 	bl	343127a0 <fdt_add_subnode>
    34302fe8:	2a0003f4 	mov	w20, w0
    34302fec:	37fffe00 	tbnz	w0, #31, 34302fac <fdt_add_reserved_memory+0xfc>
    34302ff0:	5ac00ae5 	rev	w5, w23
    34302ff4:	aa1803e3 	mov	x3, x24
    34302ff8:	2a0003e1 	mov	w1, w0
    34302ffc:	52800084 	mov	w4, #0x4                   	// #4
    34303000:	aa1303e0 	mov	x0, x19
    34303004:	90000082 	adrp	x2, 34313000 <vprintf+0x520>
    34303008:	91290042 	add	x2, x2, #0xa40
    3430300c:	b90053e5 	str	w5, [sp, #80]
    34303010:	94003d08 	bl	34312430 <fdt_setprop>
    34303014:	5ac00b25 	rev	w5, w25
    34303018:	aa1803e3 	mov	x3, x24
    3430301c:	2a1403e1 	mov	w1, w20
    34303020:	aa1303e0 	mov	x0, x19
    34303024:	52800084 	mov	w4, #0x4                   	// #4
    34303028:	90000082 	adrp	x2, 34313000 <vprintf+0x520>
    3430302c:	91294042 	add	x2, x2, #0xa50
    34303030:	b90053e5 	str	w5, [sp, #80]
    34303034:	94003cff 	bl	34312430 <fdt_setprop>
    34303038:	2a1403e1 	mov	w1, w20
    3430303c:	aa1303e0 	mov	x0, x19
    34303040:	52800004 	mov	w4, #0x0                   	// #0
    34303044:	90000082 	adrp	x2, 34313000 <vprintf+0x520>
    34303048:	d2800003 	mov	x3, #0x0                   	// #0
    3430304c:	91298042 	add	x2, x2, #0xa60
    34303050:	94003cf8 	bl	34312430 <fdt_setprop>
    34303054:	17ffffaf 	b	34302f10 <fdt_add_reserved_memory+0x60>
	...

0000000034303060 <fdt_get_reg_props_by_index>:
    34303060:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    34303064:	910003fd 	mov	x29, sp
    34303068:	a90153f3 	stp	x19, x20, [sp, #16]
    3430306c:	aa0003f4 	mov	x20, x0
    34303070:	a9025bf5 	stp	x21, x22, [sp, #32]
    34303074:	aa0303f6 	mov	x22, x3
    34303078:	aa0403f5 	mov	x21, x4
    3430307c:	a90363f7 	stp	x23, x24, [sp, #48]
    34303080:	2a0103f8 	mov	w24, w1
    34303084:	f90023f9 	str	x25, [sp, #64]
    34303088:	2a0203f9 	mov	w25, w2
    3430308c:	94003a79 	bl	34311a70 <fdt_parent_offset>
    34303090:	37f806a0 	tbnz	w0, #31, 34303164 <fdt_get_reg_props_by_index+0x104>
    34303094:	2a0003f3 	mov	w19, w0
    34303098:	2a0003e1 	mov	w1, w0
    3430309c:	aa1403e0 	mov	x0, x20
    343030a0:	940037d4 	bl	34310ff0 <fdt_address_cells>
    343030a4:	2a1303e1 	mov	w1, w19
    343030a8:	2a0003f7 	mov	w23, w0
    343030ac:	aa1403e0 	mov	x0, x20
    343030b0:	940037ec 	bl	34311060 <fdt_size_cells>
    343030b4:	2a1803e1 	mov	w1, w24
    343030b8:	2a0003f8 	mov	w24, w0
    343030bc:	0b1802f3 	add	w19, w23, w24
    343030c0:	aa1403e0 	mov	x0, x20
    343030c4:	910173e3 	add	x3, sp, #0x5c
    343030c8:	90000082 	adrp	x2, 34313000 <vprintf+0x520>
    343030cc:	9129c042 	add	x2, x2, #0xa70
    343030d0:	94003a20 	bl	34311950 <fdt_getprop>
    343030d4:	1b197e73 	mul	w19, w19, w25
    343030d8:	aa0003e1 	mov	x1, x0
    343030dc:	b40004c0 	cbz	x0, 34303174 <fdt_get_reg_props_by_index+0x114>
    343030e0:	0b1302e2 	add	w2, w23, w19
    343030e4:	b9405fe0 	ldr	w0, [sp, #92]
    343030e8:	0b180043 	add	w3, w2, w24
    343030ec:	6b03081f 	cmp	w0, w3, lsl #2
    343030f0:	540003eb 	b.lt	3430316c <fdt_get_reg_props_by_index+0x10c>  // b.tstop
    343030f4:	b4000156 	cbz	x22, 3430311c <fdt_get_reg_props_by_index+0xbc>
    343030f8:	b873d820 	ldr	w0, [x1, w19, sxtw #2]
    343030fc:	8b33c833 	add	x19, x1, w19, sxtw #2
    34303100:	5ac00800 	rev	w0, w0
    34303104:	710006ff 	cmp	w23, #0x1
    34303108:	5400008d 	b.le	34303118 <fdt_get_reg_props_by_index+0xb8>
    3430310c:	b9400663 	ldr	w3, [x19, #4]
    34303110:	5ac00863 	rev	w3, w3
    34303114:	aa008060 	orr	x0, x3, x0, lsl #32
    34303118:	f90002c0 	str	x0, [x22]
    3430311c:	52800000 	mov	w0, #0x0                   	// #0
    34303120:	b4000175 	cbz	x21, 3430314c <fdt_get_reg_props_by_index+0xec>
    34303124:	b862d820 	ldr	w0, [x1, w2, sxtw #2]
    34303128:	8b22c822 	add	x2, x1, w2, sxtw #2
    3430312c:	5ac00801 	rev	w1, w0
    34303130:	7100071f 	cmp	w24, #0x1
    34303134:	5400008d 	b.le	34303144 <fdt_get_reg_props_by_index+0xe4>
    34303138:	b9400440 	ldr	w0, [x2, #4]
    3430313c:	5ac00800 	rev	w0, w0
    34303140:	aa018001 	orr	x1, x0, x1, lsl #32
    34303144:	52800000 	mov	w0, #0x0                   	// #0
    34303148:	f90002a1 	str	x1, [x21]
    3430314c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303150:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303154:	a94363f7 	ldp	x23, x24, [sp, #48]
    34303158:	f94023f9 	ldr	x25, [sp, #64]
    3430315c:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34303160:	d65f03c0 	ret
    34303164:	12800060 	mov	w0, #0xfffffffc            	// #-4
    34303168:	17fffff9 	b	3430314c <fdt_get_reg_props_by_index+0xec>
    3430316c:	128001c0 	mov	w0, #0xfffffff1            	// #-15
    34303170:	17fffff7 	b	3430314c <fdt_get_reg_props_by_index+0xec>
    34303174:	12800000 	mov	w0, #0xffffffff            	// #-1
    34303178:	17fffff5 	b	3430314c <fdt_get_reg_props_by_index+0xec>
    3430317c:	00000000 	udf	#0

0000000034303180 <tf_crc32>:
    34303180:	2a2003e3 	mvn	w3, w0
    34303184:	b4000102 	cbz	x2, 343031a4 <tf_crc32+0x24>
    34303188:	8b020022 	add	x2, x1, x2
    3430318c:	d503201f 	nop
    34303190:	38401420 	ldrb	w0, [x1], #1
    34303194:	1ac04063 	crc32b	w3, w3, w0
    34303198:	eb01005f 	cmp	x2, x1
    3430319c:	54ffffa1 	b.ne	34303190 <tf_crc32+0x10>  // b.any
    343031a0:	2a2303e0 	mvn	w0, w3
    343031a4:	d65f03c0 	ret
	...

00000000343031b0 <tf_log>:
    343031b0:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    343031b4:	f0000148 	adrp	x8, 3432e000 <pie_cfg+0xe08>
    343031b8:	910003fd 	mov	x29, sp
    343031bc:	a90153f3 	stp	x19, x20, [sp, #16]
    343031c0:	aa0003f4 	mov	x20, x0
    343031c4:	a9068be1 	stp	x1, x2, [sp, #104]
    343031c8:	b9492901 	ldr	w1, [x8, #2344]
    343031cc:	39400000 	ldrb	w0, [x0]
    343031d0:	a90793e3 	stp	x3, x4, [sp, #120]
    343031d4:	a9089be5 	stp	x5, x6, [sp, #136]
    343031d8:	f9004fe7 	str	x7, [sp, #152]
    343031dc:	6b00003f 	cmp	w1, w0
    343031e0:	54000082 	b.cs	343031f0 <tf_log+0x40>  // b.hs, b.nlast
    343031e4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343031e8:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    343031ec:	d65f03c0 	ret
    343031f0:	94002b18 	bl	3430de50 <plat_log_get_prefix>
    343031f4:	aa0003f3 	mov	x19, x0
    343031f8:	39400000 	ldrb	w0, [x0]
    343031fc:	34000080 	cbz	w0, 3430320c <tf_log+0x5c>
    34303200:	9400005c 	bl	34303370 <putchar>
    34303204:	38401e60 	ldrb	w0, [x19, #1]!
    34303208:	35ffffc0 	cbnz	w0, 34303200 <tf_log+0x50>
    3430320c:	910283e0 	add	x0, sp, #0xa0
    34303210:	910283e1 	add	x1, sp, #0xa0
    34303214:	a90407e0 	stp	x0, x1, [sp, #64]
    34303218:	910183e3 	add	x3, sp, #0x60
    3430321c:	128006e2 	mov	w2, #0xffffffc8            	// #-56
    34303220:	f9002be3 	str	x3, [sp, #80]
    34303224:	910083e1 	add	x1, sp, #0x20
    34303228:	290b7fe2 	stp	w2, wzr, [sp, #88]
    3430322c:	91000680 	add	x0, x20, #0x1
    34303230:	a9440fe2 	ldp	x2, x3, [sp, #64]
    34303234:	a9020fe2 	stp	x2, x3, [sp, #32]
    34303238:	a9450fe2 	ldp	x2, x3, [sp, #80]
    3430323c:	a9030fe2 	stp	x2, x3, [sp, #48]
    34303240:	94003e28 	bl	34312ae0 <vprintf>
    34303244:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303248:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430324c:	d65f03c0 	ret

0000000034303250 <console_register>:
    34303250:	f0000163 	adrp	x3, 34332000 <__STACKS_START__+0x36c0>
    34303254:	f9461462 	ldr	x2, [x3, #3112]
    34303258:	b4000122 	cbz	x2, 3430327c <console_register+0x2c>
    3430325c:	eb02001f 	cmp	x0, x2
    34303260:	54000120 	b.eq	34303284 <console_register+0x34>  // b.none
    34303264:	aa0203e1 	mov	x1, x2
    34303268:	14000003 	b	34303274 <console_register+0x24>
    3430326c:	eb01001f 	cmp	x0, x1
    34303270:	540000a0 	b.eq	34303284 <console_register+0x34>  // b.none
    34303274:	f9400021 	ldr	x1, [x1]
    34303278:	b5ffffa1 	cbnz	x1, 3430326c <console_register+0x1c>
    3430327c:	f9000002 	str	x2, [x0]
    34303280:	f9061460 	str	x0, [x3, #3112]
    34303284:	52800020 	mov	w0, #0x1                   	// #1
    34303288:	d65f03c0 	ret
    3430328c:	00000000 	udf	#0

0000000034303290 <console_set_scope>:
    34303290:	2a0103e2 	mov	w2, w1
    34303294:	f9400401 	ldr	x1, [x0, #8]
    34303298:	92785c21 	and	x1, x1, #0xffffff00
    3430329c:	aa020021 	orr	x1, x1, x2
    343032a0:	f9000401 	str	x1, [x0, #8]
    343032a4:	d65f03c0 	ret
	...

00000000343032b0 <console_putc>:
    343032b0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    343032b4:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    343032b8:	910003fd 	mov	x29, sp
    343032bc:	a90153f3 	stp	x19, x20, [sp, #16]
    343032c0:	f9461433 	ldr	x19, [x1, #3112]
    343032c4:	a9025bf5 	stp	x21, x22, [sp, #32]
    343032c8:	b4000453 	cbz	x19, 34303350 <console_putc+0xa0>
    343032cc:	f0000154 	adrp	x20, 3432e000 <pie_cfg+0xe08>
    343032d0:	2a0003f6 	mov	w22, w0
    343032d4:	9124c294 	add	x20, x20, #0x930
    343032d8:	12800ff5 	mov	w21, #0xffffff80            	// #-128
    343032dc:	d503201f 	nop
    343032e0:	f9400662 	ldr	x2, [x19, #8]
    343032e4:	39400281 	ldrb	w1, [x20]
    343032e8:	ea02003f 	tst	x1, x2
    343032ec:	54000160 	b.eq	34303318 <console_putc+0x68>  // b.none
    343032f0:	f9400a63 	ldr	x3, [x19, #16]
    343032f4:	b4000123 	cbz	x3, 34303318 <console_putc+0x68>
    343032f8:	71002adf 	cmp	w22, #0xa
    343032fc:	540001c0 	b.eq	34303334 <console_putc+0x84>  // b.none
    34303300:	aa1303e1 	mov	x1, x19
    34303304:	2a1603e0 	mov	w0, w22
    34303308:	d63f0060 	blr	x3
    3430330c:	310202bf 	cmn	w21, #0x80
    34303310:	7a551001 	ccmp	w0, w21, #0x1, ne  // ne = any
    34303314:	1a80a2b5 	csel	w21, w21, w0, ge  // ge = tcont
    34303318:	f9400273 	ldr	x19, [x19]
    3430331c:	b5fffe33 	cbnz	x19, 343032e0 <console_putc+0x30>
    34303320:	2a1503e0 	mov	w0, w21
    34303324:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303328:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430332c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34303330:	d65f03c0 	ret
    34303334:	aa1303e1 	mov	x1, x19
    34303338:	528001a0 	mov	w0, #0xd                   	// #13
    3430333c:	3647fe22 	tbz	w2, #8, 34303300 <console_putc+0x50>
    34303340:	d63f0060 	blr	x3
    34303344:	37fffe40 	tbnz	w0, #31, 3430330c <console_putc+0x5c>
    34303348:	f9400a63 	ldr	x3, [x19, #16]
    3430334c:	17ffffed 	b	34303300 <console_putc+0x50>
    34303350:	12800ff5 	mov	w21, #0xffffff80            	// #-128
    34303354:	2a1503e0 	mov	w0, w21
    34303358:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430335c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303360:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34303364:	d65f03c0 	ret
	...

0000000034303370 <putchar>:
    34303370:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34303374:	910003fd 	mov	x29, sp
    34303378:	f9000bf3 	str	x19, [sp, #16]
    3430337c:	2a0003f3 	mov	w19, w0
    34303380:	97ffffcc 	bl	343032b0 <console_putc>
    34303384:	7100001f 	cmp	w0, #0x0
    34303388:	5a9f0260 	csinv	w0, w19, wzr, eq  // eq = none
    3430338c:	f9400bf3 	ldr	x19, [sp, #16]
    34303390:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34303394:	d65f03c0 	ret
	...

00000000343033a0 <console_flush>:
    343033a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    343033a4:	f0000160 	adrp	x0, 34332000 <__STACKS_START__+0x36c0>
    343033a8:	910003fd 	mov	x29, sp
    343033ac:	a90153f3 	stp	x19, x20, [sp, #16]
    343033b0:	f9461413 	ldr	x19, [x0, #3112]
    343033b4:	b40001b3 	cbz	x19, 343033e8 <console_flush+0x48>
    343033b8:	f0000154 	adrp	x20, 3432e000 <pie_cfg+0xe08>
    343033bc:	9124c294 	add	x20, x20, #0x930
    343033c0:	f9400660 	ldr	x0, [x19, #8]
    343033c4:	39400281 	ldrb	w1, [x20]
    343033c8:	ea00003f 	tst	x1, x0
    343033cc:	540000a0 	b.eq	343033e0 <console_flush+0x40>  // b.none
    343033d0:	f9400e61 	ldr	x1, [x19, #24]
    343033d4:	aa1303e0 	mov	x0, x19
    343033d8:	b4000041 	cbz	x1, 343033e0 <console_flush+0x40>
    343033dc:	d63f0020 	blr	x1
    343033e0:	f9400273 	ldr	x19, [x19]
    343033e4:	b5fffef3 	cbnz	x19, 343033c0 <console_flush+0x20>
    343033e8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343033ec:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343033f0:	d65f03c0 	ret
	...

0000000034303400 <udelay>:
    34303400:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34303404:	910003fd 	mov	x29, sp
    34303408:	a90153f3 	stp	x19, x20, [sp, #16]
    3430340c:	f0000174 	adrp	x20, 34332000 <__STACKS_START__+0x36c0>
    34303410:	2a0003f3 	mov	w19, w0
    34303414:	f9461a80 	ldr	x0, [x20, #3120]
    34303418:	f9400000 	ldr	x0, [x0]
    3430341c:	f90013f5 	str	x21, [sp, #32]
    34303420:	d63f0000 	blr	x0
    34303424:	2a0003f5 	mov	w21, w0
    34303428:	f9461a81 	ldr	x1, [x20, #3120]
    3430342c:	29410c20 	ldp	w0, w3, [x1, #8]
    34303430:	d1000402 	sub	x2, x0, #0x1
    34303434:	9ba30a73 	umaddl	x19, w19, w3, x2
    34303438:	9ac00a73 	udiv	x19, x19, x0
    3430343c:	91000673 	add	x19, x19, #0x1
    34303440:	14000002 	b	34303448 <udelay+0x48>
    34303444:	f9461a81 	ldr	x1, [x20, #3120]
    34303448:	f9400021 	ldr	x1, [x1]
    3430344c:	d63f0020 	blr	x1
    34303450:	4b0002a0 	sub	w0, w21, w0
    34303454:	eb13001f 	cmp	x0, x19
    34303458:	54ffff63 	b.cc	34303444 <udelay+0x44>  // b.lo, b.ul, b.last
    3430345c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303460:	f94013f5 	ldr	x21, [sp, #32]
    34303464:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34303468:	d65f03c0 	ret
    3430346c:	00000000 	udf	#0

0000000034303470 <mdelay>:
    34303470:	52807d01 	mov	w1, #0x3e8                 	// #1000
    34303474:	1b017c00 	mul	w0, w0, w1
    34303478:	17ffffe2 	b	34303400 <udelay>
    3430347c:	00000000 	udf	#0

0000000034303480 <timer_init>:
    34303480:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303484:	f9061820 	str	x0, [x1, #3120]
    34303488:	d65f03c0 	ret
    3430348c:	00000000 	udf	#0

0000000034303490 <get_timer_value>:
    34303490:	d53be020 	mrs	x0, cntpct_el0
    34303494:	2a2003e0 	mvn	w0, w0
    34303498:	d65f03c0 	ret
    3430349c:	00000000 	udf	#0

00000000343034a0 <generic_delay_timer_init>:
    343034a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    343034a4:	910003fd 	mov	x29, sp
    343034a8:	94002cea 	bl	3430e850 <plat_get_syscnt_freq2>
    343034ac:	2a0003e2 	mov	w2, w0
    343034b0:	529999a0 	mov	w0, #0xcccd                	// #52429
    343034b4:	52933327 	mov	w7, #0x9999                	// #39321
    343034b8:	72b99980 	movk	w0, #0xcccc, lsl #16
    343034bc:	52884804 	mov	w4, #0x4240                	// #16960
    343034c0:	72a33327 	movk	w7, #0x1999, lsl #16
    343034c4:	72a001e4 	movk	w4, #0xf, lsl #16
    343034c8:	1b007c41 	mul	w1, w2, w0
    343034cc:	13810421 	ror	w1, w1, #1
    343034d0:	6b07003f 	cmp	w1, w7
    343034d4:	54000208 	b.hi	34303514 <generic_delay_timer_init+0x74>  // b.pmore
    343034d8:	9ba07c42 	umull	x2, w2, w0
    343034dc:	5290d404 	mov	w4, #0x86a0                	// #34464
    343034e0:	528000a3 	mov	w3, #0x5                   	// #5
    343034e4:	72a00024 	movk	w4, #0x1, lsl #16
    343034e8:	d363fc42 	lsr	x2, x2, #35
    343034ec:	1b007c41 	mul	w1, w2, w0
    343034f0:	9ba07c86 	umull	x6, w4, w0
    343034f4:	9ba07c45 	umull	x5, w2, w0
    343034f8:	13810421 	ror	w1, w1, #1
    343034fc:	6b07003f 	cmp	w1, w7
    34303500:	540000a8 	b.hi	34303514 <generic_delay_timer_init+0x74>  // b.pmore
    34303504:	d363fcc4 	lsr	x4, x6, #35
    34303508:	d363fca2 	lsr	x2, x5, #35
    3430350c:	71000463 	subs	w3, w3, #0x1
    34303510:	54fffee1 	b.ne	343034ec <generic_delay_timer_init+0x4c>  // b.any
    34303514:	f0000163 	adrp	x3, 34332000 <__STACKS_START__+0x36c0>
    34303518:	9130e060 	add	x0, x3, #0xc38
    3430351c:	90000001 	adrp	x1, 34303000 <fdt_add_reserved_memory+0x150>
    34303520:	91124021 	add	x1, x1, #0x490
    34303524:	f9061c61 	str	x1, [x3, #3128]
    34303528:	29010804 	stp	w4, w2, [x0, #8]
    3430352c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34303530:	17ffffd4 	b	34303480 <timer_init>
	...

0000000034303540 <device_type_block>:
    34303540:	52800080 	mov	w0, #0x4                   	// #4
    34303544:	d65f03c0 	ret
	...

0000000034303550 <block_open>:
    34303550:	aa0003e3 	mov	x3, x0
    34303554:	52800000 	mov	w0, #0x0                   	// #0
    34303558:	a9400424 	ldp	x4, x1, [x1]
    3430355c:	f9400463 	ldr	x3, [x3, #8]
    34303560:	a900fc64 	stp	x4, xzr, [x3, #8]
    34303564:	f9000c61 	str	x1, [x3, #24]
    34303568:	f9000443 	str	x3, [x2, #8]
    3430356c:	d65f03c0 	ret

0000000034303570 <block_seek>:
    34303570:	f9400403 	ldr	x3, [x0, #8]
    34303574:	7100043f 	cmp	w1, #0x1
    34303578:	54000120 	b.eq	3430359c <block_seek+0x2c>  // b.none
    3430357c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34303580:	71000c3f 	cmp	w1, #0x3
    34303584:	540000a1 	b.ne	34303598 <block_seek+0x28>  // b.any
    34303588:	f9400861 	ldr	x1, [x3, #16]
    3430358c:	52800000 	mov	w0, #0x0                   	// #0
    34303590:	8b020021 	add	x1, x1, x2
    34303594:	f9000861 	str	x1, [x3, #16]
    34303598:	d65f03c0 	ret
    3430359c:	52800000 	mov	w0, #0x0                   	// #0
    343035a0:	f9000862 	str	x2, [x3, #16]
    343035a4:	d65f03c0 	ret
	...

00000000343035b0 <block_close>:
    343035b0:	aa0003e1 	mov	x1, x0
    343035b4:	52800000 	mov	w0, #0x0                   	// #0
    343035b8:	f900043f 	str	xzr, [x1, #8]
    343035bc:	d65f03c0 	ret

00000000343035c0 <block_dev_open>:
    343035c0:	f0000183 	adrp	x3, 34336000 <mbr_sector+0xe0>
    343035c4:	b94f3062 	ldr	w2, [x3, #3888]
    343035c8:	35000362 	cbnz	w2, 34303634 <block_dev_open+0x74>
    343035cc:	f0000162 	adrp	x2, 34332000 <__STACKS_START__+0x36c0>
    343035d0:	91316046 	add	x6, x2, #0xc58
    343035d4:	f9462c44 	ldr	x4, [x2, #3160]
    343035d8:	b50001a4 	cbnz	x4, 3430360c <block_dev_open+0x4c>
    343035dc:	f0000165 	adrp	x5, 34332000 <__STACKS_START__+0x36c0>
    343035e0:	913120a4 	add	x4, x5, #0xc48
    343035e4:	f9062c40 	str	x0, [x2, #3160]
    343035e8:	90000080 	adrp	x0, 34313000 <vprintf+0x520>
    343035ec:	912a0000 	add	x0, x0, #0xa80
    343035f0:	f90624a0 	str	x0, [x5, #3144]
    343035f4:	f9000486 	str	x6, [x4, #8]
    343035f8:	52800022 	mov	w2, #0x1                   	// #1
    343035fc:	52800000 	mov	w0, #0x0                   	// #0
    34303600:	b90f3062 	str	w2, [x3, #3888]
    34303604:	f9000024 	str	x4, [x1]
    34303608:	d65f03c0 	ret
    3430360c:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303610:	91312022 	add	x2, x1, #0xc48
    34303614:	90000080 	adrp	x0, 34313000 <vprintf+0x520>
    34303618:	912a0000 	add	x0, x0, #0xa80
    3430361c:	52800024 	mov	w4, #0x1                   	// #1
    34303620:	f9062420 	str	x0, [x1, #3144]
    34303624:	b90f3064 	str	w4, [x3, #3888]
    34303628:	12800020 	mov	w0, #0xfffffffe            	// #-2
    3430362c:	f9000446 	str	x6, [x2, #8]
    34303630:	d65f03c0 	ret
    34303634:	12800020 	mov	w0, #0xfffffffe            	// #-2
    34303638:	d65f03c0 	ret
    3430363c:	00000000 	udf	#0

0000000034303640 <block_dev_close>:
    34303640:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34303644:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303648:	910003fd 	mov	x29, sp
    3430364c:	f9000bf3 	str	x19, [sp, #16]
    34303650:	aa0003f3 	mov	x19, x0
    34303654:	f9400400 	ldr	x0, [x0, #8]
    34303658:	f9462c21 	ldr	x1, [x1, #3160]
    3430365c:	f9400002 	ldr	x2, [x0]
    34303660:	eb01005f 	cmp	x2, x1
    34303664:	540001c1 	b.ne	3430369c <block_dev_close+0x5c>  // b.any
    34303668:	d2800401 	mov	x1, #0x20                  	// #32
    3430366c:	97fffb62 	bl	343023f4 <zeromem>
    34303670:	aa1303e0 	mov	x0, x19
    34303674:	d2800201 	mov	x1, #0x10                  	// #16
    34303678:	97fffb5f 	bl	343023f4 <zeromem>
    3430367c:	f0000182 	adrp	x2, 34336000 <mbr_sector+0xe0>
    34303680:	52800000 	mov	w0, #0x0                   	// #0
    34303684:	f9400bf3 	ldr	x19, [sp, #16]
    34303688:	b94f3041 	ldr	w1, [x2, #3888]
    3430368c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34303690:	51000421 	sub	w1, w1, #0x1
    34303694:	b90f3041 	str	w1, [x2, #3888]
    34303698:	d65f03c0 	ret
    3430369c:	12800020 	mov	w0, #0xfffffffe            	// #-2
    343036a0:	f9400bf3 	ldr	x19, [sp, #16]
    343036a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343036a8:	d65f03c0 	ret
    343036ac:	00000000 	udf	#0

00000000343036b0 <block_write>:
    343036b0:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    343036b4:	910003fd 	mov	x29, sp
    343036b8:	a90573fb 	stp	x27, x28, [sp, #80]
    343036bc:	f940041c 	ldr	x28, [x0, #8]
    343036c0:	a9025bf5 	stp	x21, x22, [sp, #32]
    343036c4:	f9003fe3 	str	x3, [sp, #120]
    343036c8:	f9400395 	ldr	x21, [x28]
    343036cc:	f94012a0 	ldr	x0, [x21, #32]
    343036d0:	a90687e0 	stp	x0, x1, [sp, #104]
    343036d4:	b4000ac2 	cbz	x2, 3430382c <block_write+0x17c>
    343036d8:	a90153f3 	stp	x19, x20, [sp, #16]
    343036dc:	aa0203fb 	mov	x27, x2
    343036e0:	d2800016 	mov	x22, #0x0                   	// #0
    343036e4:	f9400b93 	ldr	x19, [x28, #16]
    343036e8:	a9046bf9 	stp	x25, x26, [sp, #64]
    343036ec:	910042b9 	add	x25, x21, #0x10
    343036f0:	a90363f7 	stp	x23, x24, [sp, #48]
    343036f4:	d1000417 	sub	x23, x0, #0x1
    343036f8:	cb0003e0 	neg	x0, x0
    343036fc:	f90033e0 	str	x0, [sp, #96]
    34303700:	8a170278 	and	x24, x19, x23
    34303704:	f94006b4 	ldr	x20, [x21, #8]
    34303708:	8b1b031a 	add	x26, x24, x27
    3430370c:	f94033e2 	ldr	x2, [sp, #96]
    34303710:	8b170340 	add	x0, x26, x23
    34303714:	f9400781 	ldr	x1, [x28, #8]
    34303718:	8a020000 	and	x0, x0, x2
    3430371c:	eb14035f 	cmp	x26, x20
    34303720:	9a949014 	csel	x20, x0, x20, ls  // ls = plast
    34303724:	8b010273 	add	x19, x19, x1
    34303728:	f94037e0 	ldr	x0, [sp, #104]
    3430372c:	cb180281 	sub	x1, x20, x24
    34303730:	aa1403e2 	mov	x2, x20
    34303734:	9ac00a73 	udiv	x19, x19, x0
    34303738:	eb1b003f 	cmp	x1, x27
    3430373c:	54000468 	b.hi	343037c8 <block_write+0x118>  // b.pmore
    34303740:	b5000458 	cbnz	x24, 343037c8 <block_write+0x118>
    34303744:	aa0103e2 	mov	x2, x1
    34303748:	f94002a0 	ldr	x0, [x21]
    3430374c:	f9403be1 	ldr	x1, [sp, #112]
    34303750:	8b000300 	add	x0, x24, x0
    34303754:	8b160021 	add	x1, x1, x22
    34303758:	94003c5e 	bl	343128d0 <memcpy>
    3430375c:	f94002a1 	ldr	x1, [x21]
    34303760:	2a1303e0 	mov	w0, w19
    34303764:	f9400727 	ldr	x7, [x25, #8]
    34303768:	aa1403e2 	mov	x2, x20
    3430376c:	d63f00e0 	blr	x7
    34303770:	cb180013 	sub	x19, x0, x24
    34303774:	eb00031f 	cmp	x24, x0
    34303778:	540004a2 	b.cs	3430380c <block_write+0x15c>  // b.hs, b.nlast
    3430377c:	eb1b027f 	cmp	x19, x27
    34303780:	540003c8 	b.hi	343037f8 <block_write+0x148>  // b.pmore
    34303784:	f9400b81 	ldr	x1, [x28, #16]
    34303788:	8b1302d6 	add	x22, x22, x19
    3430378c:	eb00035b 	subs	x27, x26, x0
    34303790:	8b010273 	add	x19, x19, x1
    34303794:	f9000b93 	str	x19, [x28, #16]
    34303798:	54fffb41 	b.ne	34303700 <block_write+0x50>  // b.any
    3430379c:	d503201f 	nop
    343037a0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343037a4:	a94363f7 	ldp	x23, x24, [sp, #48]
    343037a8:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343037ac:	52800000 	mov	w0, #0x0                   	// #0
    343037b0:	f9403fe1 	ldr	x1, [sp, #120]
    343037b4:	a94573fb 	ldp	x27, x28, [sp, #80]
    343037b8:	f9000036 	str	x22, [x1]
    343037bc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343037c0:	a8c87bfd 	ldp	x29, x30, [sp], #128
    343037c4:	d65f03c0 	ret
    343037c8:	f94002a1 	ldr	x1, [x21]
    343037cc:	2a1303e0 	mov	w0, w19
    343037d0:	f9400327 	ldr	x7, [x25]
    343037d4:	d63f00e0 	blr	x7
    343037d8:	f94033e1 	ldr	x1, [sp, #96]
    343037dc:	8a000034 	and	x20, x1, x0
    343037e0:	cb180281 	sub	x1, x20, x24
    343037e4:	eb14031f 	cmp	x24, x20
    343037e8:	54000122 	b.cs	3430380c <block_write+0x15c>  // b.hs, b.nlast
    343037ec:	eb1b003f 	cmp	x1, x27
    343037f0:	9a9b9021 	csel	x1, x1, x27, ls  // ls = plast
    343037f4:	17ffffd4 	b	34303744 <block_write+0x94>
    343037f8:	f9400b80 	ldr	x0, [x28, #16]
    343037fc:	8b1b02d6 	add	x22, x22, x27
    34303800:	8b1b0000 	add	x0, x0, x27
    34303804:	f9000b80 	str	x0, [x28, #16]
    34303808:	17ffffe6 	b	343037a0 <block_write+0xf0>
    3430380c:	12800080 	mov	w0, #0xfffffffb            	// #-5
    34303810:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303814:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303818:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430381c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34303820:	a94573fb 	ldp	x27, x28, [sp, #80]
    34303824:	a8c87bfd 	ldp	x29, x30, [sp], #128
    34303828:	d65f03c0 	ret
    3430382c:	d2800016 	mov	x22, #0x0                   	// #0
    34303830:	17ffffdf 	b	343037ac <block_write+0xfc>
	...

0000000034303840 <block_read>:
    34303840:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    34303844:	910003fd 	mov	x29, sp
    34303848:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430384c:	f940041a 	ldr	x26, [x0, #8]
    34303850:	a90363f7 	stp	x23, x24, [sp, #48]
    34303854:	a90573fb 	stp	x27, x28, [sp, #80]
    34303858:	aa0203fb 	mov	x27, x2
    3430385c:	f9400358 	ldr	x24, [x26]
    34303860:	f9003fe3 	str	x3, [sp, #120]
    34303864:	f9401300 	ldr	x0, [x24, #32]
    34303868:	f90037e0 	str	x0, [sp, #104]
    3430386c:	b4000582 	cbz	x2, 3430391c <block_read+0xdc>
    34303870:	a90153f3 	stp	x19, x20, [sp, #16]
    34303874:	91004319 	add	x25, x24, #0x10
    34303878:	d2800014 	mov	x20, #0x0                   	// #0
    3430387c:	f9400b53 	ldr	x19, [x26, #16]
    34303880:	a9025bf5 	stp	x21, x22, [sp, #32]
    34303884:	aa0103f6 	mov	x22, x1
    34303888:	d1000415 	sub	x21, x0, #0x1
    3430388c:	cb0003e0 	neg	x0, x0
    34303890:	f9003be0 	str	x0, [sp, #112]
    34303894:	d503201f 	nop
    34303898:	f9400740 	ldr	x0, [x26, #8]
    3430389c:	8a15027c 	and	x28, x19, x21
    343038a0:	a94693e1 	ldp	x1, x4, [sp, #104]
    343038a4:	8b000260 	add	x0, x19, x0
    343038a8:	f9400703 	ldr	x3, [x24, #8]
    343038ac:	8b1b0397 	add	x23, x28, x27
    343038b0:	f9400327 	ldr	x7, [x25]
    343038b4:	eb0302ff 	cmp	x23, x3
    343038b8:	9ac10800 	udiv	x0, x0, x1
    343038bc:	8b1502e2 	add	x2, x23, x21
    343038c0:	f9400301 	ldr	x1, [x24]
    343038c4:	8a040042 	and	x2, x2, x4
    343038c8:	9a839042 	csel	x2, x2, x3, ls  // ls = plast
    343038cc:	d63f00e0 	blr	x7
    343038d0:	aa0003e3 	mov	x3, x0
    343038d4:	cb1c0073 	sub	x19, x3, x28
    343038d8:	8b1402c0 	add	x0, x22, x20
    343038dc:	eb03039f 	cmp	x28, x3
    343038e0:	54000462 	b.cs	3430396c <block_read+0x12c>  // b.hs, b.nlast
    343038e4:	aa1303e2 	mov	x2, x19
    343038e8:	f9400301 	ldr	x1, [x24]
    343038ec:	eb1b027f 	cmp	x19, x27
    343038f0:	54000269 	b.ls	3430393c <block_read+0xfc>  // b.plast
    343038f4:	8b1402c0 	add	x0, x22, x20
    343038f8:	aa1b03e2 	mov	x2, x27
    343038fc:	8b010381 	add	x1, x28, x1
    34303900:	94003bf4 	bl	343128d0 <memcpy>
    34303904:	f9400b40 	ldr	x0, [x26, #16]
    34303908:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430390c:	8b1b0000 	add	x0, x0, x27
    34303910:	8b14037b 	add	x27, x27, x20
    34303914:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303918:	f9000b40 	str	x0, [x26, #16]
    3430391c:	f9403fe1 	ldr	x1, [sp, #120]
    34303920:	52800000 	mov	w0, #0x0                   	// #0
    34303924:	a94363f7 	ldp	x23, x24, [sp, #48]
    34303928:	f900003b 	str	x27, [x1]
    3430392c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34303930:	a94573fb 	ldp	x27, x28, [sp, #80]
    34303934:	a8c87bfd 	ldp	x29, x30, [sp], #128
    34303938:	d65f03c0 	ret
    3430393c:	cb0302fb 	sub	x27, x23, x3
    34303940:	8b010381 	add	x1, x28, x1
    34303944:	94003be3 	bl	343128d0 <memcpy>
    34303948:	8b130294 	add	x20, x20, x19
    3430394c:	f9400b40 	ldr	x0, [x26, #16]
    34303950:	8b000273 	add	x19, x19, x0
    34303954:	f9000b53 	str	x19, [x26, #16]
    34303958:	b5fffa1b 	cbnz	x27, 34303898 <block_read+0x58>
    3430395c:	aa1403fb 	mov	x27, x20
    34303960:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303964:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303968:	17ffffed 	b	3430391c <block_read+0xdc>
    3430396c:	12800080 	mov	w0, #0xfffffffb            	// #-5
    34303970:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303974:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303978:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430397c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34303980:	a94573fb 	ldp	x27, x28, [sp, #80]
    34303984:	a8c87bfd 	ldp	x29, x30, [sp], #128
    34303988:	d65f03c0 	ret
    3430398c:	00000000 	udf	#0

0000000034303990 <register_io_dev_block>:
    34303990:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34303994:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303998:	910003fd 	mov	x29, sp
    3430399c:	f9000bf3 	str	x19, [sp, #16]
    343039a0:	aa0003f3 	mov	x19, x0
    343039a4:	91312020 	add	x0, x1, #0xc48
    343039a8:	9400018e 	bl	34303fe0 <io_register_device>
    343039ac:	35000080 	cbnz	w0, 343039bc <register_io_dev_block+0x2c>
    343039b0:	90000081 	adrp	x1, 34313000 <vprintf+0x520>
    343039b4:	9129e021 	add	x1, x1, #0xa78
    343039b8:	f9000261 	str	x1, [x19]
    343039bc:	f9400bf3 	ldr	x19, [sp, #16]
    343039c0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343039c4:	d65f03c0 	ret
	...

00000000343039d0 <device_type_fip>:
    343039d0:	52800060 	mov	w0, #0x3                   	// #3
    343039d4:	d65f03c0 	ret
	...

00000000343039e0 <fip_dev_open>:
    343039e0:	f0000183 	adrp	x3, 34336000 <mbr_sector+0xe0>
    343039e4:	b94f3462 	ldr	w2, [x3, #3892]
    343039e8:	35000362 	cbnz	w2, 34303a54 <fip_dev_open+0x74>
    343039ec:	f0000162 	adrp	x2, 34332000 <__STACKS_START__+0x36c0>
    343039f0:	91332046 	add	x6, x2, #0xcc8
    343039f4:	f9466444 	ldr	x4, [x2, #3272]
    343039f8:	b50001a4 	cbnz	x4, 34303a2c <fip_dev_open+0x4c>
    343039fc:	f0000165 	adrp	x5, 34332000 <__STACKS_START__+0x36c0>
    34303a00:	9132e0a4 	add	x4, x5, #0xcb8
    34303a04:	f9066440 	str	x0, [x2, #3272]
    34303a08:	90000080 	adrp	x0, 34313000 <vprintf+0x520>
    34303a0c:	912b4000 	add	x0, x0, #0xad0
    34303a10:	f9065ca0 	str	x0, [x5, #3256]
    34303a14:	f9000486 	str	x6, [x4, #8]
    34303a18:	52800022 	mov	w2, #0x1                   	// #1
    34303a1c:	52800000 	mov	w0, #0x0                   	// #0
    34303a20:	b90f3462 	str	w2, [x3, #3892]
    34303a24:	f9000024 	str	x4, [x1]
    34303a28:	d65f03c0 	ret
    34303a2c:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303a30:	9132e022 	add	x2, x1, #0xcb8
    34303a34:	90000080 	adrp	x0, 34313000 <vprintf+0x520>
    34303a38:	912b4000 	add	x0, x0, #0xad0
    34303a3c:	52800024 	mov	w4, #0x1                   	// #1
    34303a40:	f9065c20 	str	x0, [x1, #3256]
    34303a44:	b90f3464 	str	w4, [x3, #3892]
    34303a48:	12800160 	mov	w0, #0xfffffff4            	// #-12
    34303a4c:	f9000446 	str	x6, [x2, #8]
    34303a50:	d65f03c0 	ret
    34303a54:	12800160 	mov	w0, #0xfffffff4            	// #-12
    34303a58:	d65f03c0 	ret
    34303a5c:	00000000 	udf	#0

0000000034303a60 <fip_file_len>:
    34303a60:	aa0003e2 	mov	x2, x0
    34303a64:	52800000 	mov	w0, #0x0                   	// #0
    34303a68:	f9400442 	ldr	x2, [x2, #8]
    34303a6c:	f9401042 	ldr	x2, [x2, #32]
    34303a70:	f9000022 	str	x2, [x1]
    34303a74:	d65f03c0 	ret
	...

0000000034303a80 <fip_file_close>:
    34303a80:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34303a84:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303a88:	91322021 	add	x1, x1, #0xc88
    34303a8c:	910003fd 	mov	x29, sp
    34303a90:	f9000bf3 	str	x19, [sp, #16]
    34303a94:	aa0003f3 	mov	x19, x0
    34303a98:	f9400c20 	ldr	x0, [x1, #24]
    34303a9c:	b50000c0 	cbnz	x0, 34303ab4 <fip_file_close+0x34>
    34303aa0:	f900067f 	str	xzr, [x19, #8]
    34303aa4:	52800000 	mov	w0, #0x0                   	// #0
    34303aa8:	f9400bf3 	ldr	x19, [sp, #16]
    34303aac:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34303ab0:	d65f03c0 	ret
    34303ab4:	aa0103e0 	mov	x0, x1
    34303ab8:	d2800601 	mov	x1, #0x30                  	// #48
    34303abc:	97fffa4e 	bl	343023f4 <zeromem>
    34303ac0:	f900067f 	str	xzr, [x19, #8]
    34303ac4:	52800000 	mov	w0, #0x0                   	// #0
    34303ac8:	f9400bf3 	ldr	x19, [sp, #16]
    34303acc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34303ad0:	d65f03c0 	ret
	...

0000000034303ae0 <fip_dev_init>:
    34303ae0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34303ae4:	aa0003e3 	mov	x3, x0
    34303ae8:	2a0103e0 	mov	w0, w1
    34303aec:	910003fd 	mov	x29, sp
    34303af0:	a90153f3 	stp	x19, x20, [sp, #16]
    34303af4:	f0000174 	adrp	x20, 34332000 <__STACKS_START__+0x36c0>
    34303af8:	f0000173 	adrp	x19, 34332000 <__STACKS_START__+0x36c0>
    34303afc:	91320282 	add	x2, x20, #0xc80
    34303b00:	9131e261 	add	x1, x19, #0xc78
    34303b04:	f90013f5 	str	x21, [sp, #32]
    34303b08:	f9400475 	ldr	x21, [x3, #8]
    34303b0c:	94002fa9 	bl	3430f9b0 <plat_get_image_source>
    34303b10:	350003e0 	cbnz	w0, 34303b8c <fip_dev_init+0xac>
    34303b14:	f9464281 	ldr	x1, [x20, #3200]
    34303b18:	9100c3e2 	add	x2, sp, #0x30
    34303b1c:	f9463e60 	ldr	x0, [x19, #3192]
    34303b20:	94000154 	bl	34304070 <io_open>
    34303b24:	35000340 	cbnz	w0, 34303b8c <fip_dev_init+0xac>
    34303b28:	f9401be0 	ldr	x0, [sp, #48]
    34303b2c:	9100e3e3 	add	x3, sp, #0x38
    34303b30:	910103e1 	add	x1, sp, #0x40
    34303b34:	d2800202 	mov	x2, #0x10                  	// #16
    34303b38:	940001aa 	bl	343041e0 <io_read>
    34303b3c:	2a0003f3 	mov	w19, w0
    34303b40:	35000140 	cbnz	w0, 34303b68 <fip_dev_init+0x88>
    34303b44:	b94043e1 	ldr	w1, [sp, #64]
    34303b48:	52800020 	mov	w0, #0x1                   	// #1
    34303b4c:	72b54c80 	movk	w0, #0xaa64, lsl #16
    34303b50:	6b00003f 	cmp	w1, w0
    34303b54:	54000181 	b.ne	34303b84 <fip_dev_init+0xa4>  // b.any
    34303b58:	b94047e0 	ldr	w0, [sp, #68]
    34303b5c:	34000140 	cbz	w0, 34303b84 <fip_dev_init+0xa4>
    34303b60:	b9404fe0 	ldr	w0, [sp, #76]
    34303b64:	790012a0 	strh	w0, [x21, #8]
    34303b68:	f9401be0 	ldr	x0, [sp, #48]
    34303b6c:	940001a5 	bl	34304200 <io_close>
    34303b70:	2a1303e0 	mov	w0, w19
    34303b74:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303b78:	f94013f5 	ldr	x21, [sp, #32]
    34303b7c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34303b80:	d65f03c0 	ret
    34303b84:	12800033 	mov	w19, #0xfffffffe            	// #-2
    34303b88:	17fffff8 	b	34303b68 <fip_dev_init+0x88>
    34303b8c:	12800033 	mov	w19, #0xfffffffe            	// #-2
    34303b90:	17fffff8 	b	34303b70 <fip_dev_init+0x90>
	...

0000000034303ba0 <fip_file_read>:
    34303ba0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34303ba4:	f0000166 	adrp	x6, 34332000 <__STACKS_START__+0x36c0>
    34303ba8:	f0000167 	adrp	x7, 34332000 <__STACKS_START__+0x36c0>
    34303bac:	910003fd 	mov	x29, sp
    34303bb0:	a90153f3 	stp	x19, x20, [sp, #16]
    34303bb4:	aa0003f3 	mov	x19, x0
    34303bb8:	f9463ce0 	ldr	x0, [x7, #3192]
    34303bbc:	f9001bf7 	str	x23, [sp, #48]
    34303bc0:	aa0103f7 	mov	x23, x1
    34303bc4:	a9025bf5 	stp	x21, x22, [sp, #32]
    34303bc8:	aa0203f5 	mov	x21, x2
    34303bcc:	f94640c1 	ldr	x1, [x6, #3200]
    34303bd0:	aa0303f6 	mov	x22, x3
    34303bd4:	910123e2 	add	x2, sp, #0x48
    34303bd8:	94000126 	bl	34304070 <io_open>
    34303bdc:	350003e0 	cbnz	w0, 34303c58 <fip_file_read+0xb8>
    34303be0:	f9400674 	ldr	x20, [x19, #8]
    34303be4:	52800021 	mov	w1, #0x1                   	// #1
    34303be8:	f94027e0 	ldr	x0, [sp, #72]
    34303bec:	b9400283 	ldr	w3, [x20]
    34303bf0:	f9400e82 	ldr	x2, [x20, #24]
    34303bf4:	8b020062 	add	x2, x3, x2
    34303bf8:	9400016a 	bl	343041a0 <io_seek>
    34303bfc:	34000140 	cbz	w0, 34303c24 <fip_file_read+0x84>
    34303c00:	12800033 	mov	w19, #0xfffffffe            	// #-2
    34303c04:	f94027e0 	ldr	x0, [sp, #72]
    34303c08:	9400017e 	bl	34304200 <io_close>
    34303c0c:	2a1303e0 	mov	w0, w19
    34303c10:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303c14:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303c18:	f9401bf7 	ldr	x23, [sp, #48]
    34303c1c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34303c20:	d65f03c0 	ret
    34303c24:	f94027e0 	ldr	x0, [sp, #72]
    34303c28:	aa1503e2 	mov	x2, x21
    34303c2c:	aa1703e1 	mov	x1, x23
    34303c30:	910103e3 	add	x3, sp, #0x40
    34303c34:	9400016b 	bl	343041e0 <io_read>
    34303c38:	2a0003f3 	mov	w19, w0
    34303c3c:	35fffe20 	cbnz	w0, 34303c00 <fip_file_read+0x60>
    34303c40:	f94023e1 	ldr	x1, [sp, #64]
    34303c44:	b9400280 	ldr	w0, [x20]
    34303c48:	f90002c1 	str	x1, [x22]
    34303c4c:	0b010000 	add	w0, w0, w1
    34303c50:	b9000280 	str	w0, [x20]
    34303c54:	17ffffec 	b	34303c04 <fip_file_read+0x64>
    34303c58:	12800033 	mov	w19, #0xfffffffe            	// #-2
    34303c5c:	17ffffec 	b	34303c0c <fip_file_read+0x6c>

0000000034303c60 <fip_file_open>:
    34303c60:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34303c64:	910003fd 	mov	x29, sp
    34303c68:	a90363f7 	stp	x23, x24, [sp, #48]
    34303c6c:	f0000177 	adrp	x23, 34332000 <__STACKS_START__+0x36c0>
    34303c70:	913222f7 	add	x23, x23, #0xc88
    34303c74:	a90153f3 	stp	x19, x20, [sp, #16]
    34303c78:	f9400ee0 	ldr	x0, [x23, #24]
    34303c7c:	b50006a0 	cbnz	x0, 34303d50 <fip_file_open+0xf0>
    34303c80:	f0000160 	adrp	x0, 34332000 <__STACKS_START__+0x36c0>
    34303c84:	a9025bf5 	stp	x21, x22, [sp, #32]
    34303c88:	aa0103f5 	mov	x21, x1
    34303c8c:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303c90:	aa0203f8 	mov	x24, x2
    34303c94:	f9463c00 	ldr	x0, [x0, #3192]
    34303c98:	910103e2 	add	x2, sp, #0x40
    34303c9c:	f9464021 	ldr	x1, [x1, #3200]
    34303ca0:	940000f4 	bl	34304070 <io_open>
    34303ca4:	350005a0 	cbnz	w0, 34303d58 <fip_file_open+0xf8>
    34303ca8:	f94023e0 	ldr	x0, [sp, #64]
    34303cac:	d2800202 	mov	x2, #0x10                  	// #16
    34303cb0:	52800021 	mov	w1, #0x1                   	// #1
    34303cb4:	12800033 	mov	w19, #0xfffffffe            	// #-2
    34303cb8:	9400013a 	bl	343041a0 <io_seek>
    34303cbc:	350002e0 	cbnz	w0, 34303d18 <fip_file_open+0xb8>
    34303cc0:	90000096 	adrp	x22, 34313000 <vprintf+0x520>
    34303cc4:	910022f4 	add	x20, x23, #0x8
    34303cc8:	912c62d6 	add	x22, x22, #0xb18
    34303ccc:	14000009 	b	34303cf0 <fip_file_open+0x90>
    34303cd0:	94003af0 	bl	34312890 <memcmp>
    34303cd4:	2a0003f3 	mov	w19, w0
    34303cd8:	34000360 	cbz	w0, 34303d44 <fip_file_open+0xe4>
    34303cdc:	aa1603e1 	mov	x1, x22
    34303ce0:	aa1403e0 	mov	x0, x20
    34303ce4:	d2800202 	mov	x2, #0x10                  	// #16
    34303ce8:	94003aea 	bl	34312890 <memcmp>
    34303cec:	34000260 	cbz	w0, 34303d38 <fip_file_open+0xd8>
    34303cf0:	f94023e0 	ldr	x0, [sp, #64]
    34303cf4:	aa1403e1 	mov	x1, x20
    34303cf8:	d2800502 	mov	x2, #0x28                  	// #40
    34303cfc:	910123e3 	add	x3, sp, #0x48
    34303d00:	94000138 	bl	343041e0 <io_read>
    34303d04:	2a0003f3 	mov	w19, w0
    34303d08:	aa1503e1 	mov	x1, x21
    34303d0c:	aa1403e0 	mov	x0, x20
    34303d10:	d2800202 	mov	x2, #0x10                  	// #16
    34303d14:	34fffdf3 	cbz	w19, 34303cd0 <fip_file_open+0x70>
    34303d18:	f94023e0 	ldr	x0, [sp, #64]
    34303d1c:	94000139 	bl	34304200 <io_close>
    34303d20:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303d24:	2a1303e0 	mov	w0, w19
    34303d28:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303d2c:	a94363f7 	ldp	x23, x24, [sp, #48]
    34303d30:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34303d34:	d65f03c0 	ret
    34303d38:	12800033 	mov	w19, #0xfffffffe            	// #-2
    34303d3c:	f9000eff 	str	xzr, [x23, #24]
    34303d40:	17fffff6 	b	34303d18 <fip_file_open+0xb8>
    34303d44:	b90002ff 	str	wzr, [x23]
    34303d48:	f9000717 	str	x23, [x24, #8]
    34303d4c:	17fffff3 	b	34303d18 <fip_file_open+0xb8>
    34303d50:	128002d3 	mov	w19, #0xffffffe9            	// #-23
    34303d54:	17fffff4 	b	34303d24 <fip_file_open+0xc4>
    34303d58:	12800033 	mov	w19, #0xfffffffe            	// #-2
    34303d5c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303d60:	17fffff1 	b	34303d24 <fip_file_open+0xc4>
	...

0000000034303d70 <fip_dev_close>:
    34303d70:	f9400400 	ldr	x0, [x0, #8]
    34303d74:	f0000162 	adrp	x2, 34332000 <__STACKS_START__+0x36c0>
    34303d78:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303d7c:	f0000163 	adrp	x3, 34332000 <__STACKS_START__+0x36c0>
    34303d80:	f906405f 	str	xzr, [x2, #3200]
    34303d84:	f9466421 	ldr	x1, [x1, #3272]
    34303d88:	f9063c7f 	str	xzr, [x3, #3192]
    34303d8c:	f9400002 	ldr	x2, [x0]
    34303d90:	eb01005f 	cmp	x2, x1
    34303d94:	54000181 	b.ne	34303dc4 <fip_dev_close+0x54>  // b.any
    34303d98:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34303d9c:	d2800201 	mov	x1, #0x10                  	// #16
    34303da0:	910003fd 	mov	x29, sp
    34303da4:	97fff994 	bl	343023f4 <zeromem>
    34303da8:	f0000182 	adrp	x2, 34336000 <mbr_sector+0xe0>
    34303dac:	52800000 	mov	w0, #0x0                   	// #0
    34303db0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34303db4:	b94f3441 	ldr	w1, [x2, #3892]
    34303db8:	51000421 	sub	w1, w1, #0x1
    34303dbc:	b90f3441 	str	w1, [x2, #3892]
    34303dc0:	d65f03c0 	ret
    34303dc4:	12800020 	mov	w0, #0xfffffffe            	// #-2
    34303dc8:	d65f03c0 	ret
    34303dcc:	00000000 	udf	#0

0000000034303dd0 <register_io_dev_fip>:
    34303dd0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34303dd4:	f0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    34303dd8:	910003fd 	mov	x29, sp
    34303ddc:	f9000bf3 	str	x19, [sp, #16]
    34303de0:	aa0003f3 	mov	x19, x0
    34303de4:	9132e020 	add	x0, x1, #0xcb8
    34303de8:	9400007e 	bl	34303fe0 <io_register_device>
    34303dec:	35000080 	cbnz	w0, 34303dfc <register_io_dev_fip+0x2c>
    34303df0:	90000081 	adrp	x1, 34313000 <vprintf+0x520>
    34303df4:	912b2021 	add	x1, x1, #0xac8
    34303df8:	f9000261 	str	x1, [x19]
    34303dfc:	f9400bf3 	ldr	x19, [sp, #16]
    34303e00:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34303e04:	d65f03c0 	ret
	...

0000000034303e10 <device_type_memmap>:
    34303e10:	52800040 	mov	w0, #0x2                   	// #2
    34303e14:	d65f03c0 	ret
	...

0000000034303e20 <memmap_dev_open>:
    34303e20:	d00000a2 	adrp	x2, 34319000 <__RO_END__>
    34303e24:	52800000 	mov	w0, #0x0                   	// #0
    34303e28:	91100042 	add	x2, x2, #0x400
    34303e2c:	f9000022 	str	x2, [x1]
    34303e30:	d65f03c0 	ret
	...

0000000034303e40 <memmap_dev_close>:
    34303e40:	52800000 	mov	w0, #0x0                   	// #0
    34303e44:	d65f03c0 	ret
	...

0000000034303e50 <memmap_block_open>:
    34303e50:	f0000164 	adrp	x4, 34332000 <__STACKS_START__+0x36c0>
    34303e54:	91336083 	add	x3, x4, #0xcd8
    34303e58:	b94cd880 	ldr	w0, [x4, #3288]
    34303e5c:	35000100 	cbnz	w0, 34303e7c <memmap_block_open+0x2c>
    34303e60:	a9400425 	ldp	x5, x1, [x1]
    34303e64:	a900fc65 	stp	x5, xzr, [x3, #8]
    34303e68:	f9000c61 	str	x1, [x3, #24]
    34303e6c:	52800021 	mov	w1, #0x1                   	// #1
    34303e70:	b90cd881 	str	w1, [x4, #3288]
    34303e74:	f9000443 	str	x3, [x2, #8]
    34303e78:	d65f03c0 	ret
    34303e7c:	12800160 	mov	w0, #0xfffffff4            	// #-12
    34303e80:	d65f03c0 	ret
	...

0000000034303e90 <memmap_block_seek>:
    34303e90:	7100043f 	cmp	w1, #0x1
    34303e94:	540000a1 	b.ne	34303ea8 <memmap_block_seek+0x18>  // b.any
    34303e98:	f9400401 	ldr	x1, [x0, #8]
    34303e9c:	52800000 	mov	w0, #0x0                   	// #0
    34303ea0:	f9000822 	str	x2, [x1, #16]
    34303ea4:	d65f03c0 	ret
    34303ea8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    34303eac:	d65f03c0 	ret

0000000034303eb0 <memmap_block_len>:
    34303eb0:	aa0003e2 	mov	x2, x0
    34303eb4:	52800000 	mov	w0, #0x0                   	// #0
    34303eb8:	f9400442 	ldr	x2, [x2, #8]
    34303ebc:	f9400c42 	ldr	x2, [x2, #24]
    34303ec0:	f9000022 	str	x2, [x1]
    34303ec4:	d65f03c0 	ret
	...

0000000034303ed0 <memmap_block_close>:
    34303ed0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34303ed4:	aa0003e2 	mov	x2, x0
    34303ed8:	d2800401 	mov	x1, #0x20                  	// #32
    34303edc:	910003fd 	mov	x29, sp
    34303ee0:	f900045f 	str	xzr, [x2, #8]
    34303ee4:	f0000160 	adrp	x0, 34332000 <__STACKS_START__+0x36c0>
    34303ee8:	91336000 	add	x0, x0, #0xcd8
    34303eec:	97fff942 	bl	343023f4 <zeromem>
    34303ef0:	52800000 	mov	w0, #0x0                   	// #0
    34303ef4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34303ef8:	d65f03c0 	ret
    34303efc:	00000000 	udf	#0

0000000034303f00 <memmap_block_write>:
    34303f00:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34303f04:	910003fd 	mov	x29, sp
    34303f08:	a90153f3 	stp	x19, x20, [sp, #16]
    34303f0c:	aa0203f3 	mov	x19, x2
    34303f10:	f9400414 	ldr	x20, [x0, #8]
    34303f14:	a9025bf5 	stp	x21, x22, [sp, #32]
    34303f18:	aa0303f5 	mov	x21, x3
    34303f1c:	a9408283 	ldp	x3, x0, [x20, #8]
    34303f20:	8b020016 	add	x22, x0, x2
    34303f24:	8b030000 	add	x0, x0, x3
    34303f28:	94003a6a 	bl	343128d0 <memcpy>
    34303f2c:	f90002b3 	str	x19, [x21]
    34303f30:	f9000a96 	str	x22, [x20, #16]
    34303f34:	52800000 	mov	w0, #0x0                   	// #0
    34303f38:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303f3c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303f40:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34303f44:	d65f03c0 	ret
	...

0000000034303f50 <memmap_block_read>:
    34303f50:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34303f54:	910003fd 	mov	x29, sp
    34303f58:	a90153f3 	stp	x19, x20, [sp, #16]
    34303f5c:	aa0203f3 	mov	x19, x2
    34303f60:	f9400414 	ldr	x20, [x0, #8]
    34303f64:	aa0103e0 	mov	x0, x1
    34303f68:	a9025bf5 	stp	x21, x22, [sp, #32]
    34303f6c:	aa0303f5 	mov	x21, x3
    34303f70:	a9408683 	ldp	x3, x1, [x20, #8]
    34303f74:	8b020036 	add	x22, x1, x2
    34303f78:	8b030021 	add	x1, x1, x3
    34303f7c:	94003a55 	bl	343128d0 <memcpy>
    34303f80:	f90002b3 	str	x19, [x21]
    34303f84:	f9000a96 	str	x22, [x20, #16]
    34303f88:	52800000 	mov	w0, #0x0                   	// #0
    34303f8c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34303f90:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34303f94:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34303f98:	d65f03c0 	ret
    34303f9c:	00000000 	udf	#0

0000000034303fa0 <register_io_dev_memmap>:
    34303fa0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34303fa4:	d00000a1 	adrp	x1, 34319000 <__RO_END__>
    34303fa8:	910003fd 	mov	x29, sp
    34303fac:	f9000bf3 	str	x19, [sp, #16]
    34303fb0:	aa0003f3 	mov	x19, x0
    34303fb4:	91100020 	add	x0, x1, #0x400
    34303fb8:	9400000a 	bl	34303fe0 <io_register_device>
    34303fbc:	35000080 	cbnz	w0, 34303fcc <register_io_dev_memmap+0x2c>
    34303fc0:	90000081 	adrp	x1, 34313000 <vprintf+0x520>
    34303fc4:	912ca021 	add	x1, x1, #0xb28
    34303fc8:	f9000261 	str	x1, [x19]
    34303fcc:	f9400bf3 	ldr	x19, [sp, #16]
    34303fd0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34303fd4:	d65f03c0 	ret
	...

0000000034303fe0 <io_register_device>:
    34303fe0:	f0000182 	adrp	x2, 34336000 <mbr_sector+0xe0>
    34303fe4:	b94f3840 	ldr	w0, [x2, #3896]
    34303fe8:	7100081f 	cmp	w0, #0x2
    34303fec:	540000a8 	b.hi	34304000 <io_register_device+0x20>  // b.pmore
    34303ff0:	11000401 	add	w1, w0, #0x1
    34303ff4:	52800000 	mov	w0, #0x0                   	// #0
    34303ff8:	b90f3841 	str	w1, [x2, #3896]
    34303ffc:	d65f03c0 	ret
    34304000:	12800160 	mov	w0, #0xfffffff4            	// #-12
    34304004:	d65f03c0 	ret
	...

0000000034304010 <io_dev_open>:
    34304010:	aa0003e3 	mov	x3, x0
    34304014:	aa0103e0 	mov	x0, x1
    34304018:	aa0203e1 	mov	x1, x2
    3430401c:	f9400062 	ldr	x2, [x3]
    34304020:	aa0203f0 	mov	x16, x2
    34304024:	d61f0200 	br	x16
	...

0000000034304030 <io_dev_init>:
    34304030:	f9400002 	ldr	x2, [x0]
    34304034:	f9401c42 	ldr	x2, [x2, #56]
    34304038:	b4000062 	cbz	x2, 34304044 <io_dev_init+0x14>
    3430403c:	aa0203f0 	mov	x16, x2
    34304040:	d61f0200 	br	x16
    34304044:	52800000 	mov	w0, #0x0                   	// #0
    34304048:	d65f03c0 	ret
    3430404c:	00000000 	udf	#0

0000000034304050 <io_dev_close>:
    34304050:	f9400001 	ldr	x1, [x0]
    34304054:	f9402021 	ldr	x1, [x1, #64]
    34304058:	b4000061 	cbz	x1, 34304064 <io_dev_close+0x14>
    3430405c:	aa0103f0 	mov	x16, x1
    34304060:	d61f0200 	br	x16
    34304064:	52800000 	mov	w0, #0x0                   	// #0
    34304068:	d65f03c0 	ret
    3430406c:	00000000 	udf	#0

0000000034304070 <io_open>:
    34304070:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34304074:	910003fd 	mov	x29, sp
    34304078:	f90023f9 	str	x25, [sp, #64]
    3430407c:	d0000199 	adrp	x25, 34336000 <mbr_sector+0xe0>
    34304080:	b94f3f26 	ldr	w6, [x25, #3900]
    34304084:	71000cdf 	cmp	w6, #0x3
    34304088:	54000828 	b.hi	3430418c <io_open+0x11c>  // b.pmore
    3430408c:	a90153f3 	stp	x19, x20, [sp, #16]
    34304090:	d0000174 	adrp	x20, 34332000 <__STACKS_START__+0x36c0>
    34304094:	9133e294 	add	x20, x20, #0xcf8
    34304098:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430409c:	aa0003f6 	mov	x22, x0
    343040a0:	d2800003 	mov	x3, #0x0                   	// #0
    343040a4:	a90363f7 	stp	x23, x24, [sp, #48]
    343040a8:	aa0203f7 	mov	x23, x2
    343040ac:	f8637a84 	ldr	x4, [x20, x3, lsl #3]
    343040b0:	b4000204 	cbz	x4, 343040f0 <io_open+0x80>
    343040b4:	91000463 	add	x3, x3, #0x1
    343040b8:	f100107f 	cmp	x3, #0x4
    343040bc:	54ffff81 	b.ne	343040ac <io_open+0x3c>  // b.any
    343040c0:	110004c6 	add	w6, w6, #0x1
    343040c4:	d0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    343040c8:	b90f3f26 	str	w6, [x25, #3900]
    343040cc:	91346021 	add	x1, x1, #0xd18
    343040d0:	12800020 	mov	w0, #0xfffffffe            	// #-2
    343040d4:	f9000281 	str	x1, [x20]
    343040d8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343040dc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343040e0:	a94363f7 	ldp	x23, x24, [sp, #48]
    343040e4:	f94023f9 	ldr	x25, [sp, #64]
    343040e8:	a8c57bfd 	ldp	x29, x30, [sp], #80
    343040ec:	d65f03c0 	ret
    343040f0:	f94002c0 	ldr	x0, [x22]
    343040f4:	2a0303f5 	mov	w21, w3
    343040f8:	d0000178 	adrp	x24, 34332000 <__STACKS_START__+0x36c0>
    343040fc:	91346318 	add	x24, x24, #0xd18
    34304100:	8b031313 	add	x19, x24, x3, lsl #4
    34304104:	110004c6 	add	w6, w6, #0x1
    34304108:	f9400403 	ldr	x3, [x0, #8]
    3430410c:	f8357a93 	str	x19, [x20, x21, lsl #3]
    34304110:	aa1303e2 	mov	x2, x19
    34304114:	aa1603e0 	mov	x0, x22
    34304118:	b90f3f26 	str	w6, [x25, #3900]
    3430411c:	d63f0060 	blr	x3
    34304120:	d2800001 	mov	x1, #0x0                   	// #0
    34304124:	35000140 	cbnz	w0, 3430414c <io_open+0xdc>
    34304128:	d37ceea5 	lsl	x5, x21, #4
    3430412c:	f94023f9 	ldr	x25, [sp, #64]
    34304130:	f8256b16 	str	x22, [x24, x5]
    34304134:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304138:	f90002f3 	str	x19, [x23]
    3430413c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304140:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304144:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34304148:	d65f03c0 	ret
    3430414c:	f8617a82 	ldr	x2, [x20, x1, lsl #3]
    34304150:	2a0103e3 	mov	w3, w1
    34304154:	91000421 	add	x1, x1, #0x1
    34304158:	eb13005f 	cmp	x2, x19
    3430415c:	54000080 	b.eq	3430416c <io_open+0xfc>  // b.none
    34304160:	f100103f 	cmp	x1, #0x4
    34304164:	54ffff41 	b.ne	3430414c <io_open+0xdc>  // b.any
    34304168:	17ffffdc 	b	343040d8 <io_open+0x68>
    3430416c:	b94f3f21 	ldr	w1, [x25, #3900]
    34304170:	f8235a9f 	str	xzr, [x20, w3, uxtw #3]
    34304174:	51000421 	sub	w1, w1, #0x1
    34304178:	b90f3f21 	str	w1, [x25, #3900]
    3430417c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304180:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304184:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304188:	17ffffd7 	b	343040e4 <io_open+0x74>
    3430418c:	12800160 	mov	w0, #0xfffffff4            	// #-12
    34304190:	17ffffd5 	b	343040e4 <io_open+0x74>
	...

00000000343041a0 <io_seek>:
    343041a0:	f9400003 	ldr	x3, [x0]
    343041a4:	f9400063 	ldr	x3, [x3]
    343041a8:	f9400863 	ldr	x3, [x3, #16]
    343041ac:	b4000063 	cbz	x3, 343041b8 <io_seek+0x18>
    343041b0:	aa0303f0 	mov	x16, x3
    343041b4:	d61f0200 	br	x16
    343041b8:	12800240 	mov	w0, #0xffffffed            	// #-19
    343041bc:	d65f03c0 	ret

00000000343041c0 <io_size>:
    343041c0:	f9400002 	ldr	x2, [x0]
    343041c4:	f9400042 	ldr	x2, [x2]
    343041c8:	f9400c42 	ldr	x2, [x2, #24]
    343041cc:	b4000062 	cbz	x2, 343041d8 <io_size+0x18>
    343041d0:	aa0203f0 	mov	x16, x2
    343041d4:	d61f0200 	br	x16
    343041d8:	12800240 	mov	w0, #0xffffffed            	// #-19
    343041dc:	d65f03c0 	ret

00000000343041e0 <io_read>:
    343041e0:	f9400004 	ldr	x4, [x0]
    343041e4:	f9400084 	ldr	x4, [x4]
    343041e8:	f9401084 	ldr	x4, [x4, #32]
    343041ec:	b4000064 	cbz	x4, 343041f8 <io_read+0x18>
    343041f0:	aa0403f0 	mov	x16, x4
    343041f4:	d61f0200 	br	x16
    343041f8:	12800240 	mov	w0, #0xffffffed            	// #-19
    343041fc:	d65f03c0 	ret

0000000034304200 <io_close>:
    34304200:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34304204:	52800004 	mov	w4, #0x0                   	// #0
    34304208:	910003fd 	mov	x29, sp
    3430420c:	f9400001 	ldr	x1, [x0]
    34304210:	f9400021 	ldr	x1, [x1]
    34304214:	f9401821 	ldr	x1, [x1, #48]
    34304218:	f9000bf3 	str	x19, [sp, #16]
    3430421c:	aa0003f3 	mov	x19, x0
    34304220:	b4000061 	cbz	x1, 3430422c <io_close+0x2c>
    34304224:	d63f0020 	blr	x1
    34304228:	2a0003e4 	mov	w4, w0
    3430422c:	d0000163 	adrp	x3, 34332000 <__STACKS_START__+0x36c0>
    34304230:	9133e063 	add	x3, x3, #0xcf8
    34304234:	d2800001 	mov	x1, #0x0                   	// #0
    34304238:	f8617862 	ldr	x2, [x3, x1, lsl #3]
    3430423c:	2a0103e0 	mov	w0, w1
    34304240:	91000421 	add	x1, x1, #0x1
    34304244:	eb02027f 	cmp	x19, x2
    34304248:	540000e0 	b.eq	34304264 <io_close+0x64>  // b.none
    3430424c:	f100103f 	cmp	x1, #0x4
    34304250:	54ffff41 	b.ne	34304238 <io_close+0x38>  // b.any
    34304254:	2a0403e0 	mov	w0, w4
    34304258:	f9400bf3 	ldr	x19, [sp, #16]
    3430425c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34304260:	d65f03c0 	ret
    34304264:	d0000181 	adrp	x1, 34336000 <mbr_sector+0xe0>
    34304268:	f820587f 	str	xzr, [x3, w0, uxtw #3]
    3430426c:	f9400bf3 	ldr	x19, [sp, #16]
    34304270:	b94f3c20 	ldr	w0, [x1, #3900]
    34304274:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34304278:	51000400 	sub	w0, w0, #0x1
    3430427c:	b90f3c20 	str	w0, [x1, #3900]
    34304280:	2a0403e0 	mov	w0, w4
    34304284:	d65f03c0 	ret
	...

0000000034304290 <mmc_send_cmd>:
    34304290:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34304294:	910003fd 	mov	x29, sp
    34304298:	a90153f3 	stp	x19, x20, [sp, #16]
    3430429c:	2a0203f4 	mov	w20, w2
    343042a0:	aa0303f3 	mov	x19, x3
    343042a4:	a9025bf5 	stp	x21, x22, [sp, #32]
    343042a8:	2a0003f6 	mov	w22, w0
    343042ac:	2a0103f5 	mov	w21, w1
    343042b0:	9100c3e0 	add	x0, sp, #0x30
    343042b4:	d2800381 	mov	x1, #0x1c                  	// #28
    343042b8:	97fff84f 	bl	343023f4 <zeromem>
    343042bc:	290657f6 	stp	w22, w21, [sp, #48]
    343042c0:	d0000161 	adrp	x1, 34332000 <__STACKS_START__+0x36c0>
    343042c4:	9100c3e0 	add	x0, sp, #0x30
    343042c8:	f946b821 	ldr	x1, [x1, #3440]
    343042cc:	f9400421 	ldr	x1, [x1, #8]
    343042d0:	b9003bf4 	str	w20, [sp, #56]
    343042d4:	d63f0020 	blr	x1
    343042d8:	7100001f 	cmp	w0, #0x0
    343042dc:	fa400a64 	ccmp	x19, #0x0, #0x4, eq  // eq = none
    343042e0:	540000a0 	b.eq	343042f4 <mmc_send_cmd+0x64>  // b.none
    343042e4:	29478fe4 	ldp	w4, w3, [sp, #60]
    343042e8:	29000e64 	stp	w4, w3, [x19]
    343042ec:	294887e2 	ldp	w2, w1, [sp, #68]
    343042f0:	29010662 	stp	w2, w1, [x19, #8]
    343042f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343042f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343042fc:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34304300:	d65f03c0 	ret
	...

0000000034304310 <mmc_device_state>:
    34304310:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34304314:	910003fd 	mov	x29, sp
    34304318:	a90153f3 	stp	x19, x20, [sp, #16]
    3430431c:	d0000194 	adrp	x20, 34336000 <mbr_sector+0xe0>
    34304320:	913d2294 	add	x20, x20, #0xf48
    34304324:	52800093 	mov	w19, #0x4                   	// #4
    34304328:	a9027fff 	stp	xzr, xzr, [sp, #32]
    3430432c:	b9400281 	ldr	w1, [x20]
    34304330:	528001a2 	mov	w2, #0xd                   	// #13
    34304334:	910083e3 	add	x3, sp, #0x20
    34304338:	2a0203e0 	mov	w0, w2
    3430433c:	53103c21 	lsl	w1, w1, #16
    34304340:	97ffffd4 	bl	34304290 <mmc_send_cmd>
    34304344:	350001e0 	cbnz	w0, 34304380 <mmc_device_state+0x70>
    34304348:	b94023e0 	ldr	w0, [sp, #32]
    3430434c:	37380280 	tbnz	w0, #7, 3430439c <mmc_device_state+0x8c>
    34304350:	51000673 	sub	w19, w19, #0x1
    34304354:	374001c0 	tbnz	w0, #8, 3430438c <mmc_device_state+0x7c>
    34304358:	3100067f 	cmn	w19, #0x1
    3430435c:	54fffe81 	b.ne	3430432c <mmc_device_state+0x1c>  // b.any
    34304360:	f0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34304364:	528000a1 	mov	w1, #0x5                   	// #5
    34304368:	912de000 	add	x0, x0, #0xb78
    3430436c:	97fffb91 	bl	343031b0 <tf_log>
    34304370:	12800080 	mov	w0, #0xfffffffb            	// #-5
    34304374:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304378:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430437c:	d65f03c0 	ret
    34304380:	b94023e0 	ldr	w0, [sp, #32]
    34304384:	51000673 	sub	w19, w19, #0x1
    34304388:	3647fe80 	tbz	w0, #8, 34304358 <mmc_device_state+0x48>
    3430438c:	d3493000 	ubfx	x0, x0, #9, #4
    34304390:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304394:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34304398:	d65f03c0 	ret
    3430439c:	12800080 	mov	w0, #0xfffffffb            	// #-5
    343043a0:	17fffff5 	b	34304374 <mmc_device_state+0x64>
	...

00000000343043b0 <sd_switch.constprop.0>:
    343043b0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    343043b4:	d2800802 	mov	x2, #0x40                  	// #64
    343043b8:	910003fd 	mov	x29, sp
    343043bc:	f90013f5 	str	x21, [sp, #32]
    343043c0:	d0000175 	adrp	x21, 34332000 <__STACKS_START__+0x36c0>
    343043c4:	a90153f3 	stp	x19, x20, [sp, #16]
    343043c8:	d0000173 	adrp	x19, 34332000 <__STACKS_START__+0x36c0>
    343043cc:	9135e273 	add	x19, x19, #0xd78
    343043d0:	f946baa3 	ldr	x3, [x21, #3440]
    343043d4:	2a0003f4 	mov	w20, w0
    343043d8:	aa1303e1 	mov	x1, x19
    343043dc:	52800000 	mov	w0, #0x0                   	// #0
    343043e0:	f9400c63 	ldr	x3, [x3, #24]
    343043e4:	d63f0060 	blr	x3
    343043e8:	2a0003e2 	mov	w2, w0
    343043ec:	340000c0 	cbz	w0, 34304404 <sd_switch.constprop.0+0x54>
    343043f0:	2a0203e0 	mov	w0, w2
    343043f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343043f8:	f94013f5 	ldr	x21, [sp, #32]
    343043fc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34304400:	d65f03c0 	ret
    34304404:	528001a2 	mov	w2, #0xd                   	// #13
    34304408:	529ffe21 	mov	w1, #0xfff1                	// #65521
    3430440c:	72a01fe1 	movk	w1, #0xff, lsl #16
    34304410:	d2800003 	mov	x3, #0x0                   	// #0
    34304414:	2a010281 	orr	w1, w20, w1
    34304418:	528000c0 	mov	w0, #0x6                   	// #6
    3430441c:	97ffff9d 	bl	34304290 <mmc_send_cmd>
    34304420:	2a0003e2 	mov	w2, w0
    34304424:	35fffe60 	cbnz	w0, 343043f0 <sd_switch.constprop.0+0x40>
    34304428:	f946baa3 	ldr	x3, [x21, #3440]
    3430442c:	aa1303e1 	mov	x1, x19
    34304430:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304434:	d2800802 	mov	x2, #0x40                  	// #64
    34304438:	f94013f5 	ldr	x21, [sp, #32]
    3430443c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34304440:	f9401063 	ldr	x3, [x3, #32]
    34304444:	aa0303f0 	mov	x16, x3
    34304448:	d61f0200 	br	x16
    3430444c:	00000000 	udf	#0

0000000034304450 <mmc_set_ios>:
    34304450:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34304454:	d0000162 	adrp	x2, 34332000 <__STACKS_START__+0x36c0>
    34304458:	910003fd 	mov	x29, sp
    3430445c:	a9025bf5 	stp	x21, x22, [sp, #32]
    34304460:	2a0003f5 	mov	w21, w0
    34304464:	f946b440 	ldr	x0, [x2, #3432]
    34304468:	a90153f3 	stp	x19, x20, [sp, #16]
    3430446c:	2a0103f4 	mov	w20, w1
    34304470:	b9401800 	ldr	w0, [x0, #24]
    34304474:	340002a0 	cbz	w0, 343044c8 <mmc_set_ios+0x78>
    34304478:	d0000176 	adrp	x22, 34332000 <__STACKS_START__+0x36c0>
    3430447c:	7100083f 	cmp	w1, #0x2
    34304480:	a90363f7 	stp	x23, x24, [sp, #48]
    34304484:	d0000178 	adrp	x24, 34332000 <__STACKS_START__+0x36c0>
    34304488:	91300317 	add	x23, x24, #0xc00
    3430448c:	f946bac3 	ldr	x3, [x22, #3440]
    34304490:	1a9f1434 	csinc	w20, w1, wzr, ne  // ne = any
    34304494:	d2800102 	mov	x2, #0x8                   	// #8
    34304498:	aa1703e1 	mov	x1, x23
    3430449c:	52800000 	mov	w0, #0x0                   	// #0
    343044a0:	f9400c63 	ldr	x3, [x3, #24]
    343044a4:	d63f0060 	blr	x3
    343044a8:	2a0003f3 	mov	w19, w0
    343044ac:	340002e0 	cbz	w0, 34304508 <mmc_set_ios+0xb8>
    343044b0:	a94363f7 	ldp	x23, x24, [sp, #48]
    343044b4:	2a1303e0 	mov	w0, w19
    343044b8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343044bc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343044c0:	a8c57bfd 	ldp	x29, x30, [sp], #80
    343044c4:	d65f03c0 	ret
    343044c8:	d0000160 	adrp	x0, 34332000 <__STACKS_START__+0x36c0>
    343044cc:	52a20001 	mov	w1, #0x10000000            	// #268435456
    343044d0:	b94d6400 	ldr	w0, [x0, #3428]
    343044d4:	12060c00 	and	w0, w0, #0x3c000000
    343044d8:	6b01001f 	cmp	w0, w1
    343044dc:	54000640 	b.eq	343045a4 <mmc_set_ios+0x154>  // b.none
    343044e0:	d0000176 	adrp	x22, 34332000 <__STACKS_START__+0x36c0>
    343044e4:	f946bac2 	ldr	x2, [x22, #3440]
    343044e8:	2a1403e1 	mov	w1, w20
    343044ec:	2a1503e0 	mov	w0, w21
    343044f0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343044f4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343044f8:	a8c57bfd 	ldp	x29, x30, [sp], #80
    343044fc:	f9400842 	ldr	x2, [x2, #16]
    34304500:	aa0203f0 	mov	x16, x2
    34304504:	d61f0200 	br	x16
    34304508:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430450c:	d0000199 	adrp	x25, 34336000 <mbr_sector+0xe0>
    34304510:	d2800003 	mov	x3, #0x0                   	// #0
    34304514:	b94f4b21 	ldr	w1, [x25, #3912]
    34304518:	528001a2 	mov	w2, #0xd                   	// #13
    3430451c:	528006e0 	mov	w0, #0x37                  	// #55
    34304520:	53103c21 	lsl	w1, w1, #16
    34304524:	97ffff5b 	bl	34304290 <mmc_send_cmd>
    34304528:	2a0003f3 	mov	w19, w0
    3430452c:	35000800 	cbnz	w0, 3430462c <mmc_set_ios+0x1dc>
    34304530:	d2800003 	mov	x3, #0x0                   	// #0
    34304534:	528001a2 	mov	w2, #0xd                   	// #13
    34304538:	52800001 	mov	w1, #0x0                   	// #0
    3430453c:	52800660 	mov	w0, #0x33                  	// #51
    34304540:	97ffff54 	bl	34304290 <mmc_send_cmd>
    34304544:	7100001f 	cmp	w0, #0x0
    34304548:	1a9f07e4 	cset	w4, ne  // ne = any
    3430454c:	528000ba 	mov	w26, #0x5                   	// #5
    34304550:	5100075a 	sub	w26, w26, #0x1
    34304554:	d2800003 	mov	x3, #0x0                   	// #0
    34304558:	528001a2 	mov	w2, #0xd                   	// #13
    3430455c:	52800001 	mov	w1, #0x0                   	// #0
    34304560:	52800660 	mov	w0, #0x33                  	// #51
    34304564:	34000424 	cbz	w4, 343045e8 <mmc_set_ios+0x198>
    34304568:	97ffff4a 	bl	34304290 <mmc_send_cmd>
    3430456c:	7100001f 	cmp	w0, #0x0
    34304570:	1a9f07e4 	cset	w4, ne  // ne = any
    34304574:	7100035f 	cmp	w26, #0x0
    34304578:	2a0003f3 	mov	w19, w0
    3430457c:	7a400884 	ccmp	w4, #0x0, #0x4, eq  // eq = none
    34304580:	54fffe80 	b.eq	34304550 <mmc_set_ios+0x100>  // b.none
    34304584:	2a1303e2 	mov	w2, w19
    34304588:	f0000060 	adrp	x0, 34313000 <vprintf+0x520>
    3430458c:	528000a1 	mov	w1, #0x5                   	// #5
    34304590:	912e6000 	add	x0, x0, #0xb98
    34304594:	97fffb07 	bl	343031b0 <tf_log>
    34304598:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430459c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343045a0:	17ffffc5 	b	343044b4 <mmc_set_ios+0x64>
    343045a4:	52800020 	mov	w0, #0x1                   	// #1
    343045a8:	53181e81 	ubfiz	w1, w20, #8, #8
    343045ac:	72a076e0 	movk	w0, #0x3b7, lsl #16
    343045b0:	d2800003 	mov	x3, #0x0                   	// #0
    343045b4:	2a000021 	orr	w1, w1, w0
    343045b8:	528003a2 	mov	w2, #0x1d                  	// #29
    343045bc:	528000c0 	mov	w0, #0x6                   	// #6
    343045c0:	97ffff34 	bl	34304290 <mmc_send_cmd>
    343045c4:	2a0003f3 	mov	w19, w0
    343045c8:	35fff760 	cbnz	w0, 343044b4 <mmc_set_ios+0x64>
    343045cc:	d503201f 	nop
    343045d0:	97ffff50 	bl	34304310 <mmc_device_state>
    343045d4:	2a0003f3 	mov	w19, w0
    343045d8:	37fff6e0 	tbnz	w0, #31, 343044b4 <mmc_set_ios+0x64>
    343045dc:	71001c1f 	cmp	w0, #0x7
    343045e0:	54ffff80 	b.eq	343045d0 <mmc_set_ios+0x180>  // b.none
    343045e4:	17ffffbf 	b	343044e0 <mmc_set_ios+0x90>
    343045e8:	f946bac3 	ldr	x3, [x22, #3440]
    343045ec:	aa1703e1 	mov	x1, x23
    343045f0:	d2800102 	mov	x2, #0x8                   	// #8
    343045f4:	52800000 	mov	w0, #0x0                   	// #0
    343045f8:	f9401063 	ldr	x3, [x3, #32]
    343045fc:	d63f0060 	blr	x3
    34304600:	2a0003f3 	mov	w19, w0
    34304604:	35000140 	cbnz	w0, 3430462c <mmc_set_ios+0x1dc>
    34304608:	b94f4b21 	ldr	w1, [x25, #3912]
    3430460c:	d2800003 	mov	x3, #0x0                   	// #0
    34304610:	b94c0317 	ldr	w23, [x24, #3072]
    34304614:	528001a2 	mov	w2, #0xd                   	// #13
    34304618:	528006e0 	mov	w0, #0x37                  	// #55
    3430461c:	53103c21 	lsl	w1, w1, #16
    34304620:	97ffff1c 	bl	34304290 <mmc_send_cmd>
    34304624:	2a0003f3 	mov	w19, w0
    34304628:	34000100 	cbz	w0, 34304648 <mmc_set_ios+0x1f8>
    3430462c:	2a1303e0 	mov	w0, w19
    34304630:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304634:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304638:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430463c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34304640:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34304644:	d65f03c0 	ret
    34304648:	f27602ff 	tst	x23, #0x400
    3430464c:	d2800003 	mov	x3, #0x0                   	// #0
    34304650:	7a411a80 	ccmp	w20, #0x1, #0x0, ne  // ne = any
    34304654:	528001a2 	mov	w2, #0xd                   	// #13
    34304658:	1a9f17e1 	cset	w1, eq  // eq = none
    3430465c:	528000c0 	mov	w0, #0x6                   	// #6
    34304660:	531f7821 	lsl	w1, w1, #1
    34304664:	97ffff0b 	bl	34304290 <mmc_send_cmd>
    34304668:	2a0003f3 	mov	w19, w0
    3430466c:	34000080 	cbz	w0, 3430467c <mmc_set_ios+0x22c>
    34304670:	17ffffef 	b	3430462c <mmc_set_ios+0x1dc>
    34304674:	71001c1f 	cmp	w0, #0x7
    34304678:	540000a1 	b.ne	3430468c <mmc_set_ios+0x23c>  // b.any
    3430467c:	97ffff25 	bl	34304310 <mmc_device_state>
    34304680:	2a0003f3 	mov	w19, w0
    34304684:	36ffff80 	tbz	w0, #31, 34304674 <mmc_set_ios+0x224>
    34304688:	17ffffe9 	b	3430462c <mmc_set_ios+0x1dc>
    3430468c:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304690:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34304694:	17ffff94 	b	343044e4 <mmc_set_ios+0x94>
	...

00000000343046a0 <mmc_read_blocks>:
    343046a0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    343046a4:	910003fd 	mov	x29, sp
    343046a8:	f9001bf7 	str	x23, [sp, #48]
    343046ac:	d0000177 	adrp	x23, 34332000 <__STACKS_START__+0x36c0>
    343046b0:	a90153f3 	stp	x19, x20, [sp, #16]
    343046b4:	2a0003f4 	mov	w20, w0
    343046b8:	aa0203f3 	mov	x19, x2
    343046bc:	f946bae3 	ldr	x3, [x23, #3440]
    343046c0:	a9025bf5 	stp	x21, x22, [sp, #32]
    343046c4:	aa0103f5 	mov	x21, x1
    343046c8:	f9400c63 	ldr	x3, [x3, #24]
    343046cc:	d63f0060 	blr	x3
    343046d0:	35000460 	cbnz	w0, 3430475c <mmc_read_blocks+0xbc>
    343046d4:	d0000196 	adrp	x22, 34336000 <mbr_sector+0xe0>
    343046d8:	b94f42c0 	ldr	w0, [x22, #3904]
    343046dc:	370004c0 	tbnz	w0, #0, 34304774 <mmc_read_blocks+0xd4>
    343046e0:	f108027f 	cmp	x19, #0x200
    343046e4:	54000548 	b.hi	3430478c <mmc_read_blocks+0xec>  // b.pmore
    343046e8:	52800220 	mov	w0, #0x11                  	// #17
    343046ec:	d0000182 	adrp	x2, 34336000 <mbr_sector+0xe0>
    343046f0:	2a1403e1 	mov	w1, w20
    343046f4:	b94f4442 	ldr	w2, [x2, #3908]
    343046f8:	7203045f 	tst	w2, #0x60000000
    343046fc:	540000e1 	b.ne	34304718 <mmc_read_blocks+0x78>  // b.any
    34304700:	d0000162 	adrp	x2, 34332000 <__STACKS_START__+0x36c0>
    34304704:	53175a81 	lsl	w1, w20, #9
    34304708:	f946b442 	ldr	x2, [x2, #3432]
    3430470c:	b9401842 	ldr	w2, [x2, #24]
    34304710:	7100085f 	cmp	w2, #0x2
    34304714:	1a941021 	csel	w1, w1, w20, ne  // ne = any
    34304718:	d2800003 	mov	x3, #0x0                   	// #0
    3430471c:	528001a2 	mov	w2, #0xd                   	// #13
    34304720:	97fffedc 	bl	34304290 <mmc_send_cmd>
    34304724:	350001c0 	cbnz	w0, 3430475c <mmc_read_blocks+0xbc>
    34304728:	f946bae3 	ldr	x3, [x23, #3440]
    3430472c:	aa1503e1 	mov	x1, x21
    34304730:	2a1403e0 	mov	w0, w20
    34304734:	aa1303e2 	mov	x2, x19
    34304738:	f9401063 	ldr	x3, [x3, #32]
    3430473c:	d63f0060 	blr	x3
    34304740:	340000a0 	cbz	w0, 34304754 <mmc_read_blocks+0xb4>
    34304744:	14000006 	b	3430475c <mmc_read_blocks+0xbc>
    34304748:	51001000 	sub	w0, w0, #0x4
    3430474c:	7100041f 	cmp	w0, #0x1
    34304750:	54000229 	b.ls	34304794 <mmc_read_blocks+0xf4>  // b.plast
    34304754:	97fffeef 	bl	34304310 <mmc_device_state>
    34304758:	36ffff80 	tbz	w0, #31, 34304748 <mmc_read_blocks+0xa8>
    3430475c:	d2800000 	mov	x0, #0x0                   	// #0
    34304760:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304764:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304768:	f9401bf7 	ldr	x23, [sp, #48]
    3430476c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34304770:	d65f03c0 	ret
    34304774:	d349a261 	ubfx	x1, x19, #9, #32
    34304778:	d2800003 	mov	x3, #0x0                   	// #0
    3430477c:	528001a2 	mov	w2, #0xd                   	// #13
    34304780:	528002e0 	mov	w0, #0x17                  	// #23
    34304784:	97fffec3 	bl	34304290 <mmc_send_cmd>
    34304788:	35fffea0 	cbnz	w0, 3430475c <mmc_read_blocks+0xbc>
    3430478c:	52800240 	mov	w0, #0x12                  	// #18
    34304790:	17ffffd7 	b	343046ec <mmc_read_blocks+0x4c>
    34304794:	f108027f 	cmp	x19, #0x200
    34304798:	b94f42c1 	ldr	w1, [x22, #3904]
    3430479c:	1a9f97e0 	cset	w0, hi  // hi = pmore
    343047a0:	6a21001f 	bics	wzr, w0, w1
    343047a4:	540000e1 	b.ne	343047c0 <mmc_read_blocks+0x120>  // b.any
    343047a8:	aa1303e0 	mov	x0, x19
    343047ac:	a94153f3 	ldp	x19, x20, [sp, #16]
    343047b0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343047b4:	f9401bf7 	ldr	x23, [sp, #48]
    343047b8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343047bc:	d65f03c0 	ret
    343047c0:	d2800003 	mov	x3, #0x0                   	// #0
    343047c4:	528003a2 	mov	w2, #0x1d                  	// #29
    343047c8:	52800001 	mov	w1, #0x0                   	// #0
    343047cc:	52800180 	mov	w0, #0xc                   	// #12
    343047d0:	97fffeb0 	bl	34304290 <mmc_send_cmd>
    343047d4:	35fffc40 	cbnz	w0, 3430475c <mmc_read_blocks+0xbc>
    343047d8:	aa1303e0 	mov	x0, x19
    343047dc:	17fffff4 	b	343047ac <mmc_read_blocks+0x10c>

00000000343047e0 <mmc_init>:
    343047e0:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    343047e4:	910003fd 	mov	x29, sp
    343047e8:	a90363f7 	stp	x23, x24, [sp, #48]
    343047ec:	2a0103f8 	mov	w24, w1
    343047f0:	f9400001 	ldr	x1, [x0]
    343047f4:	a90153f3 	stp	x19, x20, [sp, #16]
    343047f8:	a9025bf5 	stp	x21, x22, [sp, #32]
    343047fc:	d0000176 	adrp	x22, 34332000 <__STACKS_START__+0x36c0>
    34304800:	a9046bf9 	stp	x25, x26, [sp, #64]
    34304804:	d000019a 	adrp	x26, 34336000 <mbr_sector+0xe0>
    34304808:	2a0203f9 	mov	w25, w2
    3430480c:	a90573fb 	stp	x27, x28, [sp, #80]
    34304810:	d000017b 	adrp	x27, 34332000 <__STACKS_START__+0x36c0>
    34304814:	b90f4343 	str	w3, [x26, #3904]
    34304818:	f906b6c4 	str	x4, [x22, #3432]
    3430481c:	f906bb60 	str	x0, [x27, #3440]
    34304820:	d63f0020 	blr	x1
    34304824:	d2800003 	mov	x3, #0x0                   	// #0
    34304828:	52800002 	mov	w2, #0x0                   	// #0
    3430482c:	52800001 	mov	w1, #0x0                   	// #0
    34304830:	52800000 	mov	w0, #0x0                   	// #0
    34304834:	97fffe97 	bl	34304290 <mmc_send_cmd>
    34304838:	2a0003f3 	mov	w19, w0
    3430483c:	34000120 	cbz	w0, 34304860 <mmc_init+0x80>
    34304840:	2a1303e0 	mov	w0, w19
    34304844:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304848:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430484c:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304850:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34304854:	a94573fb 	ldp	x27, x28, [sp, #80]
    34304858:	a8c87bfd 	ldp	x29, x30, [sp], #128
    3430485c:	d65f03c0 	ret
    34304860:	52800040 	mov	w0, #0x2                   	// #2
    34304864:	97fffb03 	bl	34303470 <mdelay>
    34304868:	f946b6c0 	ldr	x0, [x22, #3432]
    3430486c:	b9401801 	ldr	w1, [x0, #24]
    34304870:	350003e1 	cbnz	w1, 343048ec <mmc_init+0x10c>
    34304874:	b9401414 	ldr	w20, [x0, #20]
    34304878:	35000d74 	cbnz	w20, 34304a24 <mmc_init+0x244>
    3430487c:	52800c95 	mov	w21, #0x64                  	// #100
    34304880:	52800154 	mov	w20, #0xa                   	// #10
    34304884:	52901017 	mov	w23, #0x8080                	// #32896
    34304888:	72a81ff7 	movk	w23, #0x40ff, lsl #16
    3430488c:	14000006 	b	343048a4 <mmc_init+0xc4>
    34304890:	b94073e1 	ldr	w1, [sp, #112]
    34304894:	37f81021 	tbnz	w1, #31, 34304a98 <mmc_init+0x2b8>
    34304898:	97fffaf6 	bl	34303470 <mdelay>
    3430489c:	6b15027f 	cmp	w19, w21
    343048a0:	54000ca2 	b.cs	34304a34 <mmc_init+0x254>  // b.hs, b.nlast
    343048a4:	9101c3e3 	add	x3, sp, #0x70
    343048a8:	52800022 	mov	w2, #0x1                   	// #1
    343048ac:	2a1703e1 	mov	w1, w23
    343048b0:	2a0203e0 	mov	w0, w2
    343048b4:	97fffe77 	bl	34304290 <mmc_send_cmd>
    343048b8:	11000673 	add	w19, w19, #0x1
    343048bc:	2a0003e3 	mov	w3, w0
    343048c0:	2a1403e0 	mov	w0, w20
    343048c4:	34fffe63 	cbz	w3, 34304890 <mmc_init+0xb0>
    343048c8:	2a0303f3 	mov	w19, w3
    343048cc:	2a1303e0 	mov	w0, w19
    343048d0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343048d4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343048d8:	a94363f7 	ldp	x23, x24, [sp, #48]
    343048dc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343048e0:	a94573fb 	ldp	x27, x28, [sp, #80]
    343048e4:	a8c87bfd 	ldp	x29, x30, [sp], #128
    343048e8:	d65f03c0 	ret
    343048ec:	910183e3 	add	x3, sp, #0x60
    343048f0:	528001a2 	mov	w2, #0xd                   	// #13
    343048f4:	52803541 	mov	w1, #0x1aa                 	// #426
    343048f8:	52800100 	mov	w0, #0x8                   	// #8
    343048fc:	97fffe65 	bl	34304290 <mmc_send_cmd>
    34304900:	2a0003f3 	mov	w19, w0
    34304904:	35fff9e0 	cbnz	w0, 34304840 <mmc_init+0x60>
    34304908:	394183e0 	ldrb	w0, [sp, #96]
    3430490c:	7102a81f 	cmp	w0, #0xaa
    34304910:	54000ca0 	b.eq	34304aa4 <mmc_init+0x2c4>  // b.none
    34304914:	d2800003 	mov	x3, #0x0                   	// #0
    34304918:	528000e2 	mov	w2, #0x7                   	// #7
    3430491c:	52800001 	mov	w1, #0x0                   	// #0
    34304920:	52800040 	mov	w0, #0x2                   	// #2
    34304924:	97fffe5b 	bl	34304290 <mmc_send_cmd>
    34304928:	2a0003f3 	mov	w19, w0
    3430492c:	35fff8a0 	cbnz	w0, 34304840 <mmc_init+0x60>
    34304930:	f946b6c0 	ldr	x0, [x22, #3432]
    34304934:	b9401800 	ldr	w0, [x0, #24]
    34304938:	35000980 	cbnz	w0, 34304a68 <mmc_init+0x288>
    3430493c:	d000019c 	adrp	x28, 34336000 <mbr_sector+0xe0>
    34304940:	528000c0 	mov	w0, #0x6                   	// #6
    34304944:	d2800003 	mov	x3, #0x0                   	// #0
    34304948:	528001a2 	mov	w2, #0xd                   	// #13
    3430494c:	b90f4b80 	str	w0, [x28, #3912]
    34304950:	52a000c1 	mov	w1, #0x60000               	// #393216
    34304954:	52800060 	mov	w0, #0x3                   	// #3
    34304958:	97fffe4e 	bl	34304290 <mmc_send_cmd>
    3430495c:	2a0003f3 	mov	w19, w0
    34304960:	35fff700 	cbnz	w0, 34304840 <mmc_init+0x60>
    34304964:	b94f4b81 	ldr	w1, [x28, #3912]
    34304968:	910183f4 	add	x20, sp, #0x60
    3430496c:	53103c21 	lsl	w1, w1, #16
    34304970:	aa1403e3 	mov	x3, x20
    34304974:	528000e2 	mov	w2, #0x7                   	// #7
    34304978:	52800120 	mov	w0, #0x9                   	// #9
    3430497c:	97fffe45 	bl	34304290 <mmc_send_cmd>
    34304980:	2a0003f3 	mov	w19, w0
    34304984:	35fff5e0 	cbnz	w0, 34304840 <mmc_init+0x60>
    34304988:	d0000177 	adrp	x23, 34332000 <__STACKS_START__+0x36c0>
    3430498c:	913562f5 	add	x21, x23, #0xd58
    34304990:	aa1403e1 	mov	x1, x20
    34304994:	d2800202 	mov	x2, #0x10                  	// #16
    34304998:	aa1503e0 	mov	x0, x21
    3430499c:	940037cd 	bl	343128d0 <memcpy>
    343049a0:	b94f4b81 	ldr	w1, [x28, #3912]
    343049a4:	d2800003 	mov	x3, #0x0                   	// #0
    343049a8:	528001a2 	mov	w2, #0xd                   	// #13
    343049ac:	528000e0 	mov	w0, #0x7                   	// #7
    343049b0:	53103c21 	lsl	w1, w1, #16
    343049b4:	97fffe37 	bl	34304290 <mmc_send_cmd>
    343049b8:	2a0003f3 	mov	w19, w0
    343049bc:	35fff420 	cbnz	w0, 34304840 <mmc_init+0x60>
    343049c0:	97fffe54 	bl	34304310 <mmc_device_state>
    343049c4:	2a0003f3 	mov	w19, w0
    343049c8:	37fff3c0 	tbnz	w0, #31, 34304840 <mmc_init+0x60>
    343049cc:	7100101f 	cmp	w0, #0x4
    343049d0:	54ffff81 	b.ne	343049c0 <mmc_init+0x1e0>  // b.any
    343049d4:	b94f4340 	ldr	w0, [x26, #3904]
    343049d8:	360800a0 	tbz	w0, #1, 343049ec <mmc_init+0x20c>
    343049dc:	f946b6c0 	ldr	x0, [x22, #3432]
    343049e0:	b9401800 	ldr	w0, [x0, #24]
    343049e4:	7100081f 	cmp	w0, #0x2
    343049e8:	54000c40 	b.eq	34304b70 <mmc_init+0x390>  // b.none
    343049ec:	2a1903e1 	mov	w1, w25
    343049f0:	2a1803e0 	mov	w0, w24
    343049f4:	97fffe97 	bl	34304450 <mmc_set_ios>
    343049f8:	2a0003f3 	mov	w19, w0
    343049fc:	35fff233 	cbnz	w19, 34304840 <mmc_init+0x60>
    34304a00:	f946b6c2 	ldr	x2, [x22, #3432]
    34304a04:	b9401843 	ldr	w3, [x2, #24]
    34304a08:	7100047f 	cmp	w3, #0x1
    34304a0c:	540017e0 	b.eq	34304d08 <mmc_init+0x528>  // b.none
    34304a10:	7100087f 	cmp	w3, #0x2
    34304a14:	540015c0 	b.eq	34304ccc <mmc_init+0x4ec>  // b.none
    34304a18:	34000b83 	cbz	w3, 34304b88 <mmc_init+0x3a8>
    34304a1c:	128002b3 	mov	w19, #0xffffffea            	// #-22
    34304a20:	17ffff88 	b	34304840 <mmc_init+0x60>
    34304a24:	52807d15 	mov	w21, #0x3e8                 	// #1000
    34304a28:	1ad40ab5 	udiv	w21, w21, w20
    34304a2c:	710fa29f 	cmp	w20, #0x3e8
    34304a30:	54fff2a9 	b.ls	34304884 <mmc_init+0xa4>  // b.plast
    34304a34:	2a1503e1 	mov	w1, w21
    34304a38:	12800093 	mov	w19, #0xfffffffb            	// #-5
    34304a3c:	f0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34304a40:	912f2000 	add	x0, x0, #0xbc8
    34304a44:	97fff9db 	bl	343031b0 <tf_log>
    34304a48:	2a1303e0 	mov	w0, w19
    34304a4c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304a50:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304a54:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304a58:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34304a5c:	a94573fb 	ldp	x27, x28, [sp, #80]
    34304a60:	a8c87bfd 	ldp	x29, x30, [sp], #128
    34304a64:	d65f03c0 	ret
    34304a68:	910183f4 	add	x20, sp, #0x60
    34304a6c:	528001a2 	mov	w2, #0xd                   	// #13
    34304a70:	aa1403e3 	mov	x3, x20
    34304a74:	52800001 	mov	w1, #0x0                   	// #0
    34304a78:	52800060 	mov	w0, #0x3                   	// #3
    34304a7c:	97fffe05 	bl	34304290 <mmc_send_cmd>
    34304a80:	2a0003f3 	mov	w19, w0
    34304a84:	35ffede0 	cbnz	w0, 34304840 <mmc_init+0x60>
    34304a88:	d000019c 	adrp	x28, 34336000 <mbr_sector+0xe0>
    34304a8c:	7940c7e1 	ldrh	w1, [sp, #98]
    34304a90:	b90f4b81 	str	w1, [x28, #3912]
    34304a94:	17ffffb6 	b	3430496c <mmc_init+0x18c>
    34304a98:	d0000180 	adrp	x0, 34336000 <mbr_sector+0xe0>
    34304a9c:	b90f4401 	str	w1, [x0, #3908]
    34304aa0:	17ffff9d 	b	34304914 <mmc_init+0x134>
    34304aa4:	f946b6c0 	ldr	x0, [x22, #3432]
    34304aa8:	b9401414 	ldr	w20, [x0, #20]
    34304aac:	34000414 	cbz	w20, 34304b2c <mmc_init+0x34c>
    34304ab0:	52807d15 	mov	w21, #0x3e8                 	// #1000
    34304ab4:	1ad40ab5 	udiv	w21, w21, w20
    34304ab8:	710fa29f 	cmp	w20, #0x3e8
    34304abc:	540001e9 	b.ls	34304af8 <mmc_init+0x318>  // b.plast
    34304ac0:	1400001e 	b	34304b38 <mmc_init+0x358>
    34304ac4:	f946b6c1 	ldr	x1, [x22, #3432]
    34304ac8:	9135a2d7 	add	x23, x22, #0xd68
    34304acc:	b9401021 	ldr	w1, [x1, #16]
    34304ad0:	32020021 	orr	w1, w1, #0x40000000
    34304ad4:	97fffdef 	bl	34304290 <mmc_send_cmd>
    34304ad8:	2a0003e1 	mov	w1, w0
    34304adc:	2a1403e0 	mov	w0, w20
    34304ae0:	35000221 	cbnz	w1, 34304b24 <mmc_init+0x344>
    34304ae4:	b94073e1 	ldr	w1, [sp, #112]
    34304ae8:	37f80341 	tbnz	w1, #31, 34304b50 <mmc_init+0x370>
    34304aec:	97fffa61 	bl	34303470 <mdelay>
    34304af0:	6b15027f 	cmp	w19, w21
    34304af4:	54000222 	b.cs	34304b38 <mmc_init+0x358>  // b.hs, b.nlast
    34304af8:	d2800003 	mov	x3, #0x0                   	// #0
    34304afc:	528001a2 	mov	w2, #0xd                   	// #13
    34304b00:	52800001 	mov	w1, #0x0                   	// #0
    34304b04:	528006e0 	mov	w0, #0x37                  	// #55
    34304b08:	97fffde2 	bl	34304290 <mmc_send_cmd>
    34304b0c:	2a0003e1 	mov	w1, w0
    34304b10:	52800022 	mov	w2, #0x1                   	// #1
    34304b14:	9101c3e3 	add	x3, sp, #0x70
    34304b18:	0b020273 	add	w19, w19, w2
    34304b1c:	52800520 	mov	w0, #0x29                  	// #41
    34304b20:	34fffd21 	cbz	w1, 34304ac4 <mmc_init+0x2e4>
    34304b24:	2a0103f3 	mov	w19, w1
    34304b28:	17ffff46 	b	34304840 <mmc_init+0x60>
    34304b2c:	52800c95 	mov	w21, #0x64                  	// #100
    34304b30:	52800154 	mov	w20, #0xa                   	// #10
    34304b34:	17fffff1 	b	34304af8 <mmc_init+0x318>
    34304b38:	2a1503e1 	mov	w1, w21
    34304b3c:	f0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34304b40:	12800093 	mov	w19, #0xfffffffb            	// #-5
    34304b44:	912fa000 	add	x0, x0, #0xbe8
    34304b48:	97fff99a 	bl	343031b0 <tf_log>
    34304b4c:	17ffff3d 	b	34304840 <mmc_init+0x60>
    34304b50:	f94002e2 	ldr	x2, [x23]
    34304b54:	d0000183 	adrp	x3, 34336000 <mbr_sector+0xe0>
    34304b58:	f262003f 	tst	x1, #0x40000000
    34304b5c:	52800040 	mov	w0, #0x2                   	// #2
    34304b60:	b90f4461 	str	w1, [x3, #3908]
    34304b64:	1a9f1400 	csinc	w0, w0, wzr, ne  // ne = any
    34304b68:	b9001840 	str	w0, [x2, #24]
    34304b6c:	17ffff6a 	b	34304914 <mmc_init+0x134>
    34304b70:	5285a000 	mov	w0, #0x2d00                	// #11520
    34304b74:	2a1903e1 	mov	w1, w25
    34304b78:	72a02620 	movk	w0, #0x131, lsl #16
    34304b7c:	97fffe35 	bl	34304450 <mmc_set_ios>
    34304b80:	2a0003f3 	mov	w19, w0
    34304b84:	17ffff9e 	b	343049fc <mmc_init+0x21c>
    34304b88:	f946bb60 	ldr	x0, [x27, #3440]
    34304b8c:	52804001 	mov	w1, #0x200                 	// #512
    34304b90:	d0000174 	adrp	x20, 34332000 <__STACKS_START__+0x36c0>
    34304b94:	91280294 	add	x20, x20, #0xa00
    34304b98:	f9400c03 	ldr	x3, [x0, #24]
    34304b9c:	b9000841 	str	w1, [x2, #8]
    34304ba0:	52800000 	mov	w0, #0x0                   	// #0
    34304ba4:	aa1403e1 	mov	x1, x20
    34304ba8:	d2804002 	mov	x2, #0x200                 	// #512
    34304bac:	d63f0060 	blr	x3
    34304bb0:	35000260 	cbnz	w0, 34304bfc <mmc_init+0x41c>
    34304bb4:	52800001 	mov	w1, #0x0                   	// #0
    34304bb8:	d2800003 	mov	x3, #0x0                   	// #0
    34304bbc:	528001a2 	mov	w2, #0xd                   	// #13
    34304bc0:	52800100 	mov	w0, #0x8                   	// #8
    34304bc4:	97fffdb3 	bl	34304290 <mmc_send_cmd>
    34304bc8:	2a0003e1 	mov	w1, w0
    34304bcc:	35fffac0 	cbnz	w0, 34304b24 <mmc_init+0x344>
    34304bd0:	f946bb63 	ldr	x3, [x27, #3440]
    34304bd4:	aa1403e1 	mov	x1, x20
    34304bd8:	d2804002 	mov	x2, #0x200                 	// #512
    34304bdc:	f9401063 	ldr	x3, [x3, #32]
    34304be0:	d63f0060 	blr	x3
    34304be4:	34000080 	cbz	w0, 34304bf4 <mmc_init+0x414>
    34304be8:	14000005 	b	34304bfc <mmc_init+0x41c>
    34304bec:	7100101f 	cmp	w0, #0x4
    34304bf0:	540000a0 	b.eq	34304c04 <mmc_init+0x424>  // b.none
    34304bf4:	97fffdc7 	bl	34304310 <mmc_device_state>
    34304bf8:	36ffffa0 	tbz	w0, #31, 34304bec <mmc_init+0x40c>
    34304bfc:	2a0003f3 	mov	w19, w0
    34304c00:	17ffff10 	b	34304840 <mmc_init+0x60>
    34304c04:	f946b6c2 	ldr	x2, [x22, #3432]
    34304c08:	b940d684 	ldr	w4, [x20, #212]
    34304c0c:	394032a1 	ldrb	w1, [x21, #12]
    34304c10:	b9400845 	ldr	w5, [x2, #8]
    34304c14:	b9401843 	ldr	w3, [x2, #24]
    34304c18:	d3431820 	ubfx	x0, x1, #3, #4
    34304c1c:	9ba57c84 	umull	x4, w4, w5
    34304c20:	f9000044 	str	x4, [x2]
    34304c24:	350006a3 	cbnz	w3, 34304cf8 <mmc_init+0x518>
    34304c28:	f0000064 	adrp	x4, 34313000 <vprintf+0x520>
    34304c2c:	91308084 	add	x4, x4, #0xc20
    34304c30:	38604880 	ldrb	w0, [x4, w0, uxtw]
    34304c34:	72000821 	ands	w1, w1, #0x7
    34304c38:	540000c0 	b.eq	34304c50 <mmc_init+0x470>  // b.none
    34304c3c:	d503201f 	nop
    34304c40:	0b000800 	add	w0, w0, w0, lsl #2
    34304c44:	71000421 	subs	w1, w1, #0x1
    34304c48:	531f7800 	lsl	w0, w0, #1
    34304c4c:	54ffffa1 	b.ne	34304c40 <mmc_init+0x460>  // b.any
    34304c50:	5284e204 	mov	w4, #0x2710                	// #10000
    34304c54:	b94f4341 	ldr	w1, [x26, #3904]
    34304c58:	1b047c00 	mul	w0, w0, w4
    34304c5c:	b9000c40 	str	w0, [x2, #12]
    34304c60:	360fdf01 	tbz	w1, #1, 34304840 <mmc_init+0x60>
    34304c64:	7100087f 	cmp	w3, #0x2
    34304c68:	54ffdec1 	b.ne	34304840 <mmc_init+0x60>  // b.any
    34304c6c:	52800000 	mov	w0, #0x0                   	// #0
    34304c70:	97fffdd0 	bl	343043b0 <sd_switch.constprop.0>
    34304c74:	35000660 	cbnz	w0, 34304d40 <mmc_init+0x560>
    34304c78:	d0000174 	adrp	x20, 34332000 <__STACKS_START__+0x36c0>
    34304c7c:	9135e294 	add	x20, x20, #0xd78
    34304c80:	79401a80 	ldrh	w0, [x20, #12]
    34304c84:	364805e0 	tbz	w0, #9, 34304d40 <mmc_init+0x560>
    34304c88:	52b00000 	mov	w0, #0x80000000            	// #-2147483648
    34304c8c:	97fffdc9 	bl	343043b0 <sd_switch.constprop.0>
    34304c90:	2a0003f3 	mov	w19, w0
    34304c94:	35ffdd60 	cbnz	w0, 34304840 <mmc_init+0x60>
    34304c98:	f946bb62 	ldr	x2, [x27, #3440]
    34304c9c:	39404281 	ldrb	w1, [x20, #16]
    34304ca0:	f946b6c0 	ldr	x0, [x22, #3432]
    34304ca4:	f9400842 	ldr	x2, [x2, #16]
    34304ca8:	360004c1 	tbz	w1, #0, 34304d40 <mmc_init+0x560>
    34304cac:	529e1001 	mov	w1, #0xf080                	// #61568
    34304cb0:	72a05f41 	movk	w1, #0x2fa, lsl #16
    34304cb4:	b9000c01 	str	w1, [x0, #12]
    34304cb8:	2a1903e1 	mov	w1, w25
    34304cbc:	2a1803e0 	mov	w0, w24
    34304cc0:	d63f0040 	blr	x2
    34304cc4:	2a0003f3 	mov	w19, w0
    34304cc8:	17fffede 	b	34304840 <mmc_init+0x60>
    34304ccc:	f94006a0 	ldr	x0, [x21, #8]
    34304cd0:	52804004 	mov	w4, #0x200                 	// #512
    34304cd4:	79400ea1 	ldrh	w1, [x21, #6]
    34304cd8:	b9000844 	str	w4, [x2, #8]
    34304cdc:	d3701400 	ubfiz	x0, x0, #16, #6
    34304ce0:	aa010000 	orr	x0, x0, x1
    34304ce4:	91000400 	add	x0, x0, #0x1
    34304ce8:	d36db000 	lsl	x0, x0, #19
    34304cec:	394032a1 	ldrb	w1, [x21, #12]
    34304cf0:	f9000040 	str	x0, [x2]
    34304cf4:	d3431820 	ubfx	x0, x1, #3, #4
    34304cf8:	f0000064 	adrp	x4, 34313000 <vprintf+0x520>
    34304cfc:	91304084 	add	x4, x4, #0xc10
    34304d00:	38604880 	ldrb	w0, [x4, w0, uxtw]
    34304d04:	17ffffcc 	b	34304c34 <mmc_init+0x454>
    34304d08:	f94006a0 	ldr	x0, [x21, #8]
    34304d0c:	f946aee4 	ldr	x4, [x23, #3416]
    34304d10:	aa0003e1 	mov	x1, x0
    34304d14:	d37e2400 	ubfiz	x0, x0, #2, #10
    34304d18:	d3504c21 	ubfx	x1, x1, #16, #4
    34304d1c:	aa44f800 	orr	x0, x0, x4, lsr #62
    34304d20:	d36fc484 	ubfx	x4, x4, #47, #3
    34304d24:	11000884 	add	w4, w4, #0x2
    34304d28:	91000400 	add	x0, x0, #0x1
    34304d2c:	9ac42000 	lsl	x0, x0, x4
    34304d30:	1ac12064 	lsl	w4, w3, w1
    34304d34:	b9000844 	str	w4, [x2, #8]
    34304d38:	9b047c00 	mul	x0, x0, x4
    34304d3c:	17ffffec 	b	34304cec <mmc_init+0x50c>
    34304d40:	f946bb62 	ldr	x2, [x27, #3440]
    34304d44:	2a1903e1 	mov	w1, w25
    34304d48:	f946b6c3 	ldr	x3, [x22, #3432]
    34304d4c:	2a1803e0 	mov	w0, w24
    34304d50:	f9400842 	ldr	x2, [x2, #16]
    34304d54:	b9000c78 	str	w24, [x3, #12]
    34304d58:	d63f0040 	blr	x2
    34304d5c:	2a0003f3 	mov	w19, w0
    34304d60:	17fffeb8 	b	34304840 <mmc_init+0x60>
	...

0000000034304d70 <get_clk_driver_by_name>:
    34304d70:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34304d74:	d2800201 	mov	x1, #0x10                  	// #16
    34304d78:	910003fd 	mov	x29, sp
    34304d7c:	a9025bf5 	stp	x21, x22, [sp, #32]
    34304d80:	aa0003f6 	mov	x22, x0
    34304d84:	94003acf 	bl	343138c0 <strnlen>
    34304d88:	b40004d6 	cbz	x22, 34304e20 <get_clk_driver_by_name+0xb0>
    34304d8c:	a90363f7 	stp	x23, x24, [sp, #48]
    34304d90:	b00000b7 	adrp	x23, 34319000 <__RO_END__>
    34304d94:	911042f7 	add	x23, x23, #0x410
    34304d98:	aa0003f5 	mov	x21, x0
    34304d9c:	91000400 	add	x0, x0, #0x1
    34304da0:	f1003c1f 	cmp	x0, #0xf
    34304da4:	f9400ee1 	ldr	x1, [x23, #24]
    34304da8:	9a8082b5 	csel	x21, x21, x0, hi  // hi = pmore
    34304dac:	b4000421 	cbz	x1, 34304e30 <get_clk_driver_by_name+0xc0>
    34304db0:	f90023f9 	str	x25, [sp, #64]
    34304db4:	d0000179 	adrp	x25, 34332000 <__STACKS_START__+0x36c0>
    34304db8:	91370339 	add	x25, x25, #0xdc0
    34304dbc:	a90153f3 	stp	x19, x20, [sp, #16]
    34304dc0:	91005338 	add	x24, x25, #0x14
    34304dc4:	d2800013 	mov	x19, #0x0                   	// #0
    34304dc8:	d2800014 	mov	x20, #0x0                   	// #0
    34304dcc:	14000005 	b	34304de0 <get_clk_driver_by_name+0x70>
    34304dd0:	f9400ee1 	ldr	x1, [x23, #24]
    34304dd4:	9100a273 	add	x19, x19, #0x28
    34304dd8:	eb14003f 	cmp	x1, x20
    34304ddc:	540001c9 	b.ls	34304e14 <get_clk_driver_by_name+0xa4>  // b.plast
    34304de0:	91000694 	add	x20, x20, #0x1
    34304de4:	aa1503e2 	mov	x2, x21
    34304de8:	8b130301 	add	x1, x24, x19
    34304dec:	aa1603e0 	mov	x0, x22
    34304df0:	940036a8 	bl	34312890 <memcmp>
    34304df4:	35fffee0 	cbnz	w0, 34304dd0 <get_clk_driver_by_name+0x60>
    34304df8:	8b130320 	add	x0, x25, x19
    34304dfc:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304e00:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304e04:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304e08:	f94023f9 	ldr	x25, [sp, #64]
    34304e0c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34304e10:	d65f03c0 	ret
    34304e14:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304e18:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304e1c:	f94023f9 	ldr	x25, [sp, #64]
    34304e20:	d2800000 	mov	x0, #0x0                   	// #0
    34304e24:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304e28:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34304e2c:	d65f03c0 	ret
    34304e30:	a94363f7 	ldp	x23, x24, [sp, #48]
    34304e34:	17fffffb 	b	34304e20 <get_clk_driver_by_name+0xb0>
	...

0000000034304e40 <init_fake_plat_driver>:
    34304e40:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34304e44:	910003fd 	mov	x29, sp
    34304e48:	a9025bf5 	stp	x21, x22, [sp, #32]
    34304e4c:	d0000175 	adrp	x21, 34332000 <__STACKS_START__+0x36c0>
    34304e50:	a90153f3 	stp	x19, x20, [sp, #16]
    34304e54:	aa0003f4 	mov	x20, x0
    34304e58:	f946dea0 	ldr	x0, [x21, #3512]
    34304e5c:	b40000a0 	cbz	x0, 34304e70 <init_fake_plat_driver+0x30>
    34304e60:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304e64:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304e68:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34304e6c:	d65f03c0 	ret
    34304e70:	aa0103f3 	mov	x19, x1
    34304e74:	b00000a0 	adrp	x0, 34319000 <__RO_END__>
    34304e78:	91104000 	add	x0, x0, #0x410
    34304e7c:	940019f5 	bl	3430b650 <alloc_mem_pool_elem>
    34304e80:	aa0003f6 	mov	x22, x0
    34304e84:	f906dea0 	str	x0, [x21, #3512]
    34304e88:	d28001e1 	mov	x1, #0xf                   	// #15
    34304e8c:	aa1303e0 	mov	x0, x19
    34304e90:	f90006d4 	str	x20, [x22, #8]
    34304e94:	94003a8b 	bl	343138c0 <strnlen>
    34304e98:	8b0002c3 	add	x3, x22, x0
    34304e9c:	aa0003e2 	mov	x2, x0
    34304ea0:	aa1303e1 	mov	x1, x19
    34304ea4:	910052c0 	add	x0, x22, #0x14
    34304ea8:	3900507f 	strb	wzr, [x3, #20]
    34304eac:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304eb0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34304eb4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34304eb8:	14003686 	b	343128d0 <memcpy>
    34304ebc:	00000000 	udf	#0

0000000034304ec0 <s32_set_ddr_clock_state.constprop.0>:
    34304ec0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34304ec4:	b00000a1 	adrp	x1, 34319000 <__RO_END__>
    34304ec8:	b00000a0 	adrp	x0, 34319000 <__RO_END__>
    34304ecc:	910003fd 	mov	x29, sp
    34304ed0:	91152021 	add	x1, x1, #0x548
    34304ed4:	91130000 	add	x0, x0, #0x4c0
    34304ed8:	940011e2 	bl	34309660 <s32gen1_set_parent>
    34304edc:	34000060 	cbz	w0, 34304ee8 <s32_set_ddr_clock_state.constprop.0+0x28>
    34304ee0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34304ee4:	d65f03c0 	ret
    34304ee8:	b00000a1 	adrp	x1, 34319000 <__RO_END__>
    34304eec:	b00000a0 	adrp	x0, 34319000 <__RO_END__>
    34304ef0:	91136021 	add	x1, x1, #0x4d8
    34304ef4:	9117c000 	add	x0, x0, #0x5f0
    34304ef8:	940011da 	bl	34309660 <s32gen1_set_parent>
    34304efc:	35ffff20 	cbnz	w0, 34304ee0 <s32_set_ddr_clock_state.constprop.0+0x20>
    34304f00:	a90153f3 	stp	x19, x20, [sp, #16]
    34304f04:	d2820013 	mov	x19, #0x1000                	// #4096
    34304f08:	f2abebd3 	movk	x19, #0x5f5e, lsl #16
    34304f0c:	b00000a0 	adrp	x0, 34319000 <__RO_END__>
    34304f10:	aa1303e1 	mov	x1, x19
    34304f14:	9113c000 	add	x0, x0, #0x4f0
    34304f18:	940011b2 	bl	343095e0 <s32gen1_set_rate>
    34304f1c:	eb13001f 	cmp	x0, x19
    34304f20:	540001e1 	b.ne	34304f5c <s32_set_ddr_clock_state.constprop.0+0x9c>  // b.any
    34304f24:	b00000b3 	adrp	x19, 34319000 <__RO_END__>
    34304f28:	d2810014 	mov	x20, #0x800                 	// #2048
    34304f2c:	9112a273 	add	x19, x19, #0x4a8
    34304f30:	f2a5f5f4 	movk	x20, #0x2faf, lsl #16
    34304f34:	aa1303e0 	mov	x0, x19
    34304f38:	aa1403e1 	mov	x1, x20
    34304f3c:	940011a9 	bl	343095e0 <s32gen1_set_rate>
    34304f40:	eb14001f 	cmp	x0, x20
    34304f44:	540000c1 	b.ne	34304f5c <s32_set_ddr_clock_state.constprop.0+0x9c>  // b.any
    34304f48:	aa1303e0 	mov	x0, x19
    34304f4c:	52800021 	mov	w1, #0x1                   	// #1
    34304f50:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304f54:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34304f58:	14000b2e 	b	34307c10 <s32gen1_enable>
    34304f5c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34304f60:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304f64:	17ffffdf 	b	34304ee0 <s32_set_ddr_clock_state.constprop.0+0x20>
	...

0000000034304f70 <s32_a53_clock_setup>:
    34304f70:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34304f74:	b00000a0 	adrp	x0, 34319000 <__RO_END__>
    34304f78:	911a6000 	add	x0, x0, #0x698
    34304f7c:	910003fd 	mov	x29, sp
    34304f80:	94000ee8 	bl	34308b20 <mmap_clk_regions>
    34304f84:	34000060 	cbz	w0, 34304f90 <s32_a53_clock_setup+0x20>
    34304f88:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34304f8c:	d65f03c0 	ret
    34304f90:	a90153f3 	stp	x19, x20, [sp, #16]
    34304f94:	f0000173 	adrp	x19, 34333000 <drivers+0x240>
    34304f98:	91060273 	add	x19, x19, #0x180
    34304f9c:	aa1303e0 	mov	x0, x19
    34304fa0:	94000ff8 	bl	34308f80 <s32gen1_get_early_clks_freqs>
    34304fa4:	35000100 	cbnz	w0, 34304fc4 <s32_a53_clock_setup+0x54>
    34304fa8:	b00000b4 	adrp	x20, 34319000 <__RO_END__>
    34304fac:	91152294 	add	x20, x20, #0x548
    34304fb0:	b00000a0 	adrp	x0, 34319000 <__RO_END__>
    34304fb4:	aa1403e1 	mov	x1, x20
    34304fb8:	91118000 	add	x0, x0, #0x460
    34304fbc:	940011a9 	bl	34309660 <s32gen1_set_parent>
    34304fc0:	34000080 	cbz	w0, 34304fd0 <s32_a53_clock_setup+0x60>
    34304fc4:	a94153f3 	ldp	x19, x20, [sp, #16]
    34304fc8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34304fcc:	d65f03c0 	ret
    34304fd0:	f90013f5 	str	x21, [sp, #32]
    34304fd4:	b00000b5 	adrp	x21, 34319000 <__RO_END__>
    34304fd8:	9111e2b5 	add	x21, x21, #0x478
    34304fdc:	b00000a0 	adrp	x0, 34319000 <__RO_END__>
    34304fe0:	aa1503e1 	mov	x1, x21
    34304fe4:	91176000 	add	x0, x0, #0x5d8
    34304fe8:	9400119e 	bl	34309660 <s32gen1_set_parent>
    34304fec:	350006a0 	cbnz	w0, 343050c0 <s32_a53_clock_setup+0x150>
    34304ff0:	aa1403e0 	mov	x0, x20
    34304ff4:	d28b4014 	mov	x20, #0x5a00                	// #23040
    34304ff8:	f2a04c54 	movk	x20, #0x262, lsl #16
    34304ffc:	aa1403e1 	mov	x1, x20
    34305000:	94001178 	bl	343095e0 <s32gen1_set_rate>
    34305004:	eb14001f 	cmp	x0, x20
    34305008:	54000621 	b.ne	343050cc <s32_a53_clock_setup+0x15c>  // b.any
    3430500c:	f9400a61 	ldr	x1, [x19, #16]
    34305010:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    34305014:	91124000 	add	x0, x0, #0x490
    34305018:	94001172 	bl	343095e0 <s32gen1_set_rate>
    3430501c:	f9400a61 	ldr	x1, [x19, #16]
    34305020:	eb01001f 	cmp	x0, x1
    34305024:	54000541 	b.ne	343050cc <s32_a53_clock_setup+0x15c>  // b.any
    34305028:	f9400e61 	ldr	x1, [x19, #24]
    3430502c:	aa1503e0 	mov	x0, x21
    34305030:	9400116c 	bl	343095e0 <s32gen1_set_rate>
    34305034:	f9400e61 	ldr	x1, [x19, #24]
    34305038:	eb01001f 	cmp	x0, x1
    3430503c:	54000481 	b.ne	343050cc <s32_a53_clock_setup+0x15c>  // b.any
    34305040:	f9400661 	ldr	x1, [x19, #8]
    34305044:	900000b4 	adrp	x20, 34319000 <__RO_END__>
    34305048:	9110c294 	add	x20, x20, #0x430
    3430504c:	aa1403e0 	mov	x0, x20
    34305050:	94001164 	bl	343095e0 <s32gen1_set_rate>
    34305054:	f9400661 	ldr	x1, [x19, #8]
    34305058:	eb01001f 	cmp	x0, x1
    3430505c:	54000381 	b.ne	343050cc <s32_a53_clock_setup+0x15c>  // b.any
    34305060:	aa1403e0 	mov	x0, x20
    34305064:	52800021 	mov	w1, #0x1                   	// #1
    34305068:	94000aea 	bl	34307c10 <s32gen1_enable>
    3430506c:	350002a0 	cbnz	w0, 343050c0 <s32_a53_clock_setup+0x150>
    34305070:	900000a1 	adrp	x1, 34319000 <__RO_END__>
    34305074:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    34305078:	91112021 	add	x1, x1, #0x448
    3430507c:	9115e000 	add	x0, x0, #0x578
    34305080:	94001178 	bl	34309660 <s32gen1_set_parent>
    34305084:	350001e0 	cbnz	w0, 343050c0 <s32_a53_clock_setup+0x150>
    34305088:	f9401261 	ldr	x1, [x19, #32]
    3430508c:	900000b4 	adrp	x20, 34319000 <__RO_END__>
    34305090:	911ca294 	add	x20, x20, #0x728
    34305094:	aa1403e0 	mov	x0, x20
    34305098:	94001152 	bl	343095e0 <s32gen1_set_rate>
    3430509c:	f9401261 	ldr	x1, [x19, #32]
    343050a0:	eb01001f 	cmp	x0, x1
    343050a4:	54000141 	b.ne	343050cc <s32_a53_clock_setup+0x15c>  // b.any
    343050a8:	aa1403e0 	mov	x0, x20
    343050ac:	52800021 	mov	w1, #0x1                   	// #1
    343050b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343050b4:	f94013f5 	ldr	x21, [sp, #32]
    343050b8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    343050bc:	14000ad5 	b	34307c10 <s32gen1_enable>
    343050c0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343050c4:	f94013f5 	ldr	x21, [sp, #32]
    343050c8:	17ffffb0 	b	34304f88 <s32_a53_clock_setup+0x18>
    343050cc:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343050d0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343050d4:	f94013f5 	ldr	x21, [sp, #32]
    343050d8:	17ffffac 	b	34304f88 <s32_a53_clock_setup+0x18>
    343050dc:	00000000 	udf	#0

00000000343050e0 <s32_reset_ddr_periph>:
    343050e0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    343050e4:	52800002 	mov	w2, #0x0                   	// #0
    343050e8:	528000e1 	mov	w1, #0x7                   	// #7
    343050ec:	910003fd 	mov	x29, sp
    343050f0:	52800000 	mov	w0, #0x0                   	// #0
    343050f4:	f9000bf3 	str	x19, [sp, #16]
    343050f8:	9400291e 	bl	3430f570 <plat_scmi_rstd_set_state>
    343050fc:	2a0003f3 	mov	w19, w0
    34305100:	350000a0 	cbnz	w0, 34305114 <s32_reset_ddr_periph+0x34>
    34305104:	2a1303e0 	mov	w0, w19
    34305108:	f9400bf3 	ldr	x19, [sp, #16]
    3430510c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305110:	d65f03c0 	ret
    34305114:	2a1303e1 	mov	w1, w19
    34305118:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    3430511c:	9130c000 	add	x0, x0, #0xc30
    34305120:	97fff824 	bl	343031b0 <tf_log>
    34305124:	2a1303e0 	mov	w0, w19
    34305128:	f9400bf3 	ldr	x19, [sp, #16]
    3430512c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305130:	d65f03c0 	ret
	...

0000000034305140 <s32_a53_clock_early_setup>:
    34305140:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34305144:	d0000061 	adrp	x1, 34313000 <vprintf+0x520>
    34305148:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    3430514c:	910003fd 	mov	x29, sp
    34305150:	91316021 	add	x1, x1, #0xc58
    34305154:	911a6000 	add	x0, x0, #0x698
    34305158:	97ffff3a 	bl	34304e40 <init_fake_plat_driver>
    3430515c:	900000a1 	adrp	x1, 34319000 <__RO_END__>
    34305160:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    34305164:	9114c021 	add	x1, x1, #0x530
    34305168:	9115e000 	add	x0, x0, #0x578
    3430516c:	9400113d 	bl	34309660 <s32gen1_set_parent>
    34305170:	34000060 	cbz	w0, 3430517c <s32_a53_clock_early_setup+0x3c>
    34305174:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305178:	d65f03c0 	ret
    3430517c:	f9000bf3 	str	x19, [sp, #16]
    34305180:	900000b3 	adrp	x19, 34319000 <__RO_END__>
    34305184:	911ca273 	add	x19, x19, #0x728
    34305188:	52800021 	mov	w1, #0x1                   	// #1
    3430518c:	aa1303e0 	mov	x0, x19
    34305190:	94000aa0 	bl	34307c10 <s32gen1_enable>
    34305194:	34000080 	cbz	w0, 343051a4 <s32_a53_clock_early_setup+0x64>
    34305198:	f9400bf3 	ldr	x19, [sp, #16]
    3430519c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343051a0:	d65f03c0 	ret
    343051a4:	aa1303e0 	mov	x0, x19
    343051a8:	52800001 	mov	w1, #0x0                   	// #0
    343051ac:	94000a99 	bl	34307c10 <s32gen1_enable>
    343051b0:	f9400bf3 	ldr	x19, [sp, #16]
    343051b4:	35fffe00 	cbnz	w0, 34305174 <s32_a53_clock_early_setup+0x34>
    343051b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343051bc:	17ffff6d 	b	34304f70 <s32_a53_clock_setup>

00000000343051c0 <s32_periph_clock_init>:
    343051c0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    343051c4:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    343051c8:	911a6000 	add	x0, x0, #0x698
    343051cc:	910003fd 	mov	x29, sp
    343051d0:	94000e54 	bl	34308b20 <mmap_clk_regions>
    343051d4:	34000060 	cbz	w0, 343051e0 <s32_periph_clock_init+0x20>
    343051d8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343051dc:	d65f03c0 	ret
    343051e0:	a90153f3 	stp	x19, x20, [sp, #16]
    343051e4:	900000b4 	adrp	x20, 34319000 <__RO_END__>
    343051e8:	900000b3 	adrp	x19, 34319000 <__RO_END__>
    343051ec:	91152294 	add	x20, x20, #0x548
    343051f0:	9118e273 	add	x19, x19, #0x638
    343051f4:	aa1403e1 	mov	x1, x20
    343051f8:	aa1303e0 	mov	x0, x19
    343051fc:	94001119 	bl	34309660 <s32gen1_set_parent>
    34305200:	350000e0 	cbnz	w0, 3430521c <s32_periph_clock_init+0x5c>
    34305204:	900000a1 	adrp	x1, 34319000 <__RO_END__>
    34305208:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    3430520c:	91194021 	add	x1, x1, #0x650
    34305210:	91170000 	add	x0, x0, #0x5c0
    34305214:	94001113 	bl	34309660 <s32gen1_set_parent>
    34305218:	34000080 	cbz	w0, 34305228 <s32_periph_clock_init+0x68>
    3430521c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34305220:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34305224:	d65f03c0 	ret
    34305228:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430522c:	d2928016 	mov	x22, #0x9400                	// #37888
    34305230:	f2aee6b6 	movk	x22, #0x7735, lsl #16
    34305234:	a90363f7 	stp	x23, x24, [sp, #48]
    34305238:	900000b7 	adrp	x23, 34319000 <__RO_END__>
    3430523c:	9119a2f7 	add	x23, x23, #0x668
    34305240:	aa1703e0 	mov	x0, x23
    34305244:	aa1603e1 	mov	x1, x22
    34305248:	940010e6 	bl	343095e0 <s32gen1_set_rate>
    3430524c:	aa0003f5 	mov	x21, x0
    34305250:	eb16001f 	cmp	x0, x22
    34305254:	54000b21 	b.ne	343053b8 <s32_periph_clock_init+0x1f8>  // b.any
    34305258:	900000b6 	adrp	x22, 34319000 <__RO_END__>
    3430525c:	d28b2818 	mov	x24, #0x5940                	// #22848
    34305260:	911582d6 	add	x22, x22, #0x560
    34305264:	f2a0ee78 	movk	x24, #0x773, lsl #16
    34305268:	aa1603e0 	mov	x0, x22
    3430526c:	aa1803e1 	mov	x1, x24
    34305270:	940010dc 	bl	343095e0 <s32gen1_set_rate>
    34305274:	eb18001f 	cmp	x0, x24
    34305278:	54000a01 	b.ne	343053b8 <s32_periph_clock_init+0x1f8>  // b.any
    3430527c:	aa1603e0 	mov	x0, x22
    34305280:	52800021 	mov	w1, #0x1                   	// #1
    34305284:	94000a63 	bl	34307c10 <s32gen1_enable>
    34305288:	35000600 	cbnz	w0, 34305348 <s32_periph_clock_init+0x188>
    3430528c:	aa1403e1 	mov	x1, x20
    34305290:	aa1303e0 	mov	x0, x19
    34305294:	940010f3 	bl	34309660 <s32gen1_set_parent>
    34305298:	35000580 	cbnz	w0, 34305348 <s32_periph_clock_init+0x188>
    3430529c:	aa1703e0 	mov	x0, x23
    343052a0:	aa1503e1 	mov	x1, x21
    343052a4:	940010cf 	bl	343095e0 <s32gen1_set_rate>
    343052a8:	eb15001f 	cmp	x0, x21
    343052ac:	54000861 	b.ne	343053b8 <s32_periph_clock_init+0x1f8>  // b.any
    343052b0:	d0000080 	adrp	x0, 34317000 <reset_table+0x2d0>
    343052b4:	3974c400 	ldrb	w0, [x0, #3377]
    343052b8:	35000120 	cbnz	w0, 343052dc <s32_periph_clock_init+0x11c>
    343052bc:	d0000080 	adrp	x0, 34317000 <reset_table+0x2d0>
    343052c0:	3974c800 	ldrb	w0, [x0, #3378]
    343052c4:	350004c0 	cbnz	w0, 3430535c <s32_periph_clock_init+0x19c>
    343052c8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343052cc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343052d0:	a94363f7 	ldp	x23, x24, [sp, #48]
    343052d4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343052d8:	17fffefa 	b	34304ec0 <s32_set_ddr_clock_state.constprop.0>
    343052dc:	940025a1 	bl	3430e960 <get_sdhc_clk_freq>
    343052e0:	900000b3 	adrp	x19, 34319000 <__RO_END__>
    343052e4:	d2810015 	mov	x21, #0x800                 	// #2048
    343052e8:	91188273 	add	x19, x19, #0x620
    343052ec:	f2a5f5f5 	movk	x21, #0x2faf, lsl #16
    343052f0:	aa0003f4 	mov	x20, x0
    343052f4:	aa1503e1 	mov	x1, x21
    343052f8:	aa1303e0 	mov	x0, x19
    343052fc:	940010b9 	bl	343095e0 <s32gen1_set_rate>
    34305300:	eb15001f 	cmp	x0, x21
    34305304:	540005a1 	b.ne	343053b8 <s32_periph_clock_init+0x1f8>  // b.any
    34305308:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    3430530c:	aa1303e1 	mov	x1, x19
    34305310:	9116a000 	add	x0, x0, #0x5a8
    34305314:	940010d3 	bl	34309660 <s32gen1_set_parent>
    34305318:	35000180 	cbnz	w0, 34305348 <s32_periph_clock_init+0x188>
    3430531c:	900000b3 	adrp	x19, 34319000 <__RO_END__>
    34305320:	911c4273 	add	x19, x19, #0x710
    34305324:	aa1303e0 	mov	x0, x19
    34305328:	aa1403e1 	mov	x1, x20
    3430532c:	940010ad 	bl	343095e0 <s32gen1_set_rate>
    34305330:	eb00029f 	cmp	x20, x0
    34305334:	54000421 	b.ne	343053b8 <s32_periph_clock_init+0x1f8>  // b.any
    34305338:	aa1303e0 	mov	x0, x19
    3430533c:	52800021 	mov	w1, #0x1                   	// #1
    34305340:	94000a34 	bl	34307c10 <s32gen1_enable>
    34305344:	34fffc20 	cbz	w0, 343052c8 <s32_periph_clock_init+0x108>
    34305348:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430534c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305350:	a94363f7 	ldp	x23, x24, [sp, #48]
    34305354:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34305358:	d65f03c0 	ret
    3430535c:	900000b3 	adrp	x19, 34319000 <__RO_END__>
    34305360:	d2810014 	mov	x20, #0x800                 	// #2048
    34305364:	91182273 	add	x19, x19, #0x608
    34305368:	f2a5f5f4 	movk	x20, #0x2faf, lsl #16
    3430536c:	aa1303e0 	mov	x0, x19
    34305370:	aa1403e1 	mov	x1, x20
    34305374:	9400109b 	bl	343095e0 <s32gen1_set_rate>
    34305378:	eb14001f 	cmp	x0, x20
    3430537c:	540001e1 	b.ne	343053b8 <s32_periph_clock_init+0x1f8>  // b.any
    34305380:	900000a0 	adrp	x0, 34319000 <__RO_END__>
    34305384:	aa1303e1 	mov	x1, x19
    34305388:	91164000 	add	x0, x0, #0x590
    3430538c:	940010b5 	bl	34309660 <s32gen1_set_parent>
    34305390:	35fffdc0 	cbnz	w0, 34305348 <s32_periph_clock_init+0x188>
    34305394:	900000b3 	adrp	x19, 34319000 <__RO_END__>
    34305398:	d2984014 	mov	x20, #0xc200                	// #49664
    3430539c:	911a0273 	add	x19, x19, #0x680
    343053a0:	f2a17d74 	movk	x20, #0xbeb, lsl #16
    343053a4:	aa1303e0 	mov	x0, x19
    343053a8:	aa1403e1 	mov	x1, x20
    343053ac:	9400108d 	bl	343095e0 <s32gen1_set_rate>
    343053b0:	eb14001f 	cmp	x0, x20
    343053b4:	54fffc20 	b.eq	34305338 <s32_periph_clock_init+0x178>  // b.none
    343053b8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343053bc:	a94153f3 	ldp	x19, x20, [sp, #16]
    343053c0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343053c4:	a94363f7 	ldp	x23, x24, [sp, #48]
    343053c8:	17ffff84 	b	343051d8 <s32_periph_clock_init+0x18>
    343053cc:	00000000 	udf	#0

00000000343053d0 <get_clk_parent>:
    343053d0:	aa0003e1 	mov	x1, x0
    343053d4:	f9400400 	ldr	x0, [x0, #8]
    343053d8:	b4000040 	cbz	x0, 343053e0 <get_clk_parent+0x10>
    343053dc:	d65f03c0 	ret
    343053e0:	f9400820 	ldr	x0, [x1, #16]
    343053e4:	d65f03c0 	ret
	...

00000000343053f0 <get_part_link_parent>:
    343053f0:	f9400400 	ldr	x0, [x0, #8]
    343053f4:	d65f03c0 	ret
	...

0000000034305400 <get_part_block_parent>:
    34305400:	f9400400 	ldr	x0, [x0, #8]
    34305404:	d65f03c0 	ret
	...

0000000034305410 <get_part_block_link_parent>:
    34305410:	f9400400 	ldr	x0, [x0, #8]
    34305414:	d65f03c0 	ret
	...

0000000034305420 <no_parent>:
    34305420:	d2800000 	mov	x0, #0x0                   	// #0
    34305424:	d65f03c0 	ret
	...

0000000034305430 <get_fixed_div_parent>:
    34305430:	f9400400 	ldr	x0, [x0, #8]
    34305434:	d65f03c0 	ret
	...

0000000034305440 <get_pll_div_parent>:
    34305440:	f9400400 	ldr	x0, [x0, #8]
    34305444:	d65f03c0 	ret
	...

0000000034305450 <no_enable>:
    34305450:	52800000 	mov	w0, #0x0                   	// #0
    34305454:	d65f03c0 	ret
	...

0000000034305460 <get_cgm_div_parent>:
    34305460:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34305464:	910003fd 	mov	x29, sp
    34305468:	f9000bf3 	str	x19, [sp, #16]
    3430546c:	f9400413 	ldr	x19, [x0, #8]
    34305470:	b40000b3 	cbz	x19, 34305484 <get_cgm_div_parent+0x24>
    34305474:	aa1303e0 	mov	x0, x19
    34305478:	f9400bf3 	ldr	x19, [sp, #16]
    3430547c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305480:	d65f03c0 	ret
    34305484:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305488:	9131a000 	add	x0, x0, #0xc68
    3430548c:	97fff749 	bl	343031b0 <tf_log>
    34305490:	17fffff9 	b	34305474 <get_cgm_div_parent+0x14>
	...

00000000343054a0 <get_dfs_div_parent>:
    343054a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    343054a4:	910003fd 	mov	x29, sp
    343054a8:	f9000bf3 	str	x19, [sp, #16]
    343054ac:	f9400413 	ldr	x19, [x0, #8]
    343054b0:	b40000b3 	cbz	x19, 343054c4 <get_dfs_div_parent+0x24>
    343054b4:	aa1303e0 	mov	x0, x19
    343054b8:	f9400bf3 	ldr	x19, [sp, #16]
    343054bc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343054c0:	d65f03c0 	ret
    343054c4:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    343054c8:	91326000 	add	x0, x0, #0xc98
    343054cc:	97fff739 	bl	343031b0 <tf_log>
    343054d0:	17fffff9 	b	343054b4 <get_dfs_div_parent+0x14>
	...

00000000343054e0 <get_dfs_parent>:
    343054e0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    343054e4:	910003fd 	mov	x29, sp
    343054e8:	f9000bf3 	str	x19, [sp, #16]
    343054ec:	f9400413 	ldr	x19, [x0, #8]
    343054f0:	b40000b3 	cbz	x19, 34305504 <get_dfs_parent+0x24>
    343054f4:	aa1303e0 	mov	x0, x19
    343054f8:	f9400bf3 	ldr	x19, [sp, #16]
    343054fc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305500:	d65f03c0 	ret
    34305504:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305508:	91332000 	add	x0, x0, #0xcc8
    3430550c:	97fff729 	bl	343031b0 <tf_log>
    34305510:	17fffff9 	b	343054f4 <get_dfs_parent+0x14>
	...

0000000034305520 <get_pll_parent>:
    34305520:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34305524:	910003fd 	mov	x29, sp
    34305528:	f9000bf3 	str	x19, [sp, #16]
    3430552c:	f9400413 	ldr	x19, [x0, #8]
    34305530:	b40000b3 	cbz	x19, 34305544 <get_pll_parent+0x24>
    34305534:	aa1303e0 	mov	x0, x19
    34305538:	f9400bf3 	ldr	x19, [sp, #16]
    3430553c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305540:	d65f03c0 	ret
    34305544:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305548:	9133c000 	add	x0, x0, #0xcf0
    3430554c:	97fff719 	bl	343031b0 <tf_log>
    34305550:	17fffff9 	b	34305534 <get_pll_parent+0x14>
	...

0000000034305560 <cgm_mux_clk_config>:
    34305560:	531a6427 	lsl	w7, w1, #6
    34305564:	1284e1e4 	mov	w4, #0xffffd8f0            	// #-10000
    34305568:	8b070007 	add	x7, x0, x7
    3430556c:	0b040042 	add	w2, w2, w4
    34305570:	12001c63 	and	w3, w3, #0xff
    34305574:	910c10e4 	add	x4, x7, #0x304
    34305578:	b94304e5 	ldr	w5, [x7, #772]
    3430557c:	d35874a6 	ubfx	x6, x5, #24, #6
    34305580:	6b0200df 	cmp	w6, w2
    34305584:	54000520 	b.eq	34305628 <cgm_mux_clk_config+0xc8>  // b.none
    34305588:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430558c:	910003fd 	mov	x29, sp
    34305590:	b9400085 	ldr	w5, [x4]
    34305594:	3787ffe5 	tbnz	w5, #16, 34305590 <cgm_mux_clk_config+0x30>
    34305598:	b94300e5 	ldr	w5, [x7, #768]
    3430559c:	53081448 	ubfiz	w8, w2, #24, #6
    343055a0:	7100007f 	cmp	w3, #0x0
    343055a4:	910c00e6 	add	x6, x7, #0x300
    343055a8:	120264a5 	and	w5, w5, #0xc0ffffff
    343055ac:	2a050108 	orr	w8, w8, w5
    343055b0:	321d00a5 	orr	w5, w5, #0x8
    343055b4:	321e0108 	orr	w8, w8, #0x4
    343055b8:	1a8810a5 	csel	w5, w5, w8, ne  // ne = any
    343055bc:	b90300e5 	str	w5, [x7, #768]
    343055c0:	b94000c5 	ldr	w5, [x6]
    343055c4:	3717ffe5 	tbnz	w5, #2, 343055c0 <cgm_mux_clk_config+0x60>
    343055c8:	b9400085 	ldr	w5, [x4]
    343055cc:	3787ffe5 	tbnz	w5, #16, 343055c8 <cgm_mux_clk_config+0x68>
    343055d0:	b94304e4 	ldr	w4, [x7, #772]
    343055d4:	35000143 	cbnz	w3, 343055fc <cgm_mux_clk_config+0x9c>
    343055d8:	d3514c83 	ubfx	x3, x4, #17, #3
    343055dc:	7100047f 	cmp	w3, #0x1
    343055e0:	54000341 	b.ne	34305648 <cgm_mux_clk_config+0xe8>  // b.any
    343055e4:	d3587484 	ubfx	x4, x4, #24, #6
    343055e8:	6b02009f 	cmp	w4, w2
    343055ec:	540002e1 	b.ne	34305648 <cgm_mux_clk_config+0xe8>  // b.any
    343055f0:	52800000 	mov	w0, #0x0                   	// #0
    343055f4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    343055f8:	d65f03c0 	ret
    343055fc:	53117c82 	lsr	w2, w4, #17
    34305600:	121f0442 	and	w2, w2, #0x6
    34305604:	7100105f 	cmp	w2, #0x4
    34305608:	54000041 	b.ne	34305610 <cgm_mux_clk_config+0xb0>  // b.any
    3430560c:	371fff24 	tbnz	w4, #3, 343055f0 <cgm_mux_clk_config+0x90>
    34305610:	aa0003e2 	mov	x2, x0
    34305614:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305618:	91356000 	add	x0, x0, #0xd58
    3430561c:	97fff6e5 	bl	343031b0 <tf_log>
    34305620:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305624:	17fffff4 	b	343055f4 <cgm_mux_clk_config+0x94>
    34305628:	d3514ca6 	ubfx	x6, x5, #17, #3
    3430562c:	710004df 	cmp	w6, #0x1
    34305630:	54fffac1 	b.ne	34305588 <cgm_mux_clk_config+0x28>  // b.any
    34305634:	f27000bf 	tst	x5, #0x10000
    34305638:	7a400860 	ccmp	w3, #0x0, #0x0, eq  // eq = none
    3430563c:	54fffa61 	b.ne	34305588 <cgm_mux_clk_config+0x28>  // b.any
    34305640:	52800000 	mov	w0, #0x0                   	// #0
    34305644:	d65f03c0 	ret
    34305648:	aa0003e3 	mov	x3, x0
    3430564c:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305650:	91346000 	add	x0, x0, #0xd18
    34305654:	97fff6d7 	bl	343031b0 <tf_log>
    34305658:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430565c:	17ffffe6 	b	343055f4 <cgm_mux_clk_config+0x94>

0000000034305660 <enable_part>:
    34305660:	b9400800 	ldr	w0, [x0, #8]
    34305664:	340000e2 	cbz	w2, 34305680 <enable_part+0x20>
    34305668:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430566c:	910003fd 	mov	x29, sp
    34305670:	94002578 	bl	3430ec50 <mc_me_enable_partition>
    34305674:	52800000 	mov	w0, #0x0                   	// #0
    34305678:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430567c:	d65f03c0 	ret
    34305680:	140025d8 	b	3430ede0 <mc_me_disable_partition>
	...

0000000034305690 <enable_dfs>:
    34305690:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34305694:	910003fd 	mov	x29, sp
    34305698:	f9000bf3 	str	x19, [sp, #16]
    3430569c:	52800013 	mov	w19, #0x0                   	// #0
    343056a0:	35000082 	cbnz	w2, 343056b0 <enable_dfs+0x20>
    343056a4:	b9400402 	ldr	w2, [x0, #4]
    343056a8:	52800013 	mov	w19, #0x0                   	// #0
    343056ac:	340000a2 	cbz	w2, 343056c0 <enable_dfs+0x30>
    343056b0:	2a1303e0 	mov	w0, w19
    343056b4:	f9400bf3 	ldr	x19, [sp, #16]
    343056b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343056bc:	d65f03c0 	ret
    343056c0:	b9401000 	ldr	w0, [x0, #16]
    343056c4:	94000d8b 	bl	34308cf0 <get_base_addr>
    343056c8:	b40000e0 	cbz	x0, 343056e4 <enable_dfs+0x54>
    343056cc:	52800041 	mov	w1, #0x2                   	// #2
    343056d0:	b9001801 	str	w1, [x0, #24]
    343056d4:	2a1303e0 	mov	w0, w19
    343056d8:	f9400bf3 	ldr	x19, [sp, #16]
    343056dc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343056e0:	d65f03c0 	ret
    343056e4:	128002b3 	mov	w19, #0xffffffea            	// #-22
    343056e8:	17fffff2 	b	343056b0 <enable_dfs+0x20>
    343056ec:	00000000 	udf	#0

00000000343056f0 <exec_cb_with_refcount.part.0>:
    343056f0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    343056f4:	aa0003e5 	mov	x5, x0
    343056f8:	910003fd 	mov	x29, sp
    343056fc:	f9000bf3 	str	x19, [sp, #16]
    34305700:	aa0103f3 	mov	x19, x1
    34305704:	aa0203e1 	mov	x1, x2
    34305708:	b9400664 	ldr	w4, [x19, #4]
    3430570c:	34000103 	cbz	w3, 3430572c <exec_cb_with_refcount.part.0+0x3c>
    34305710:	340002c4 	cbz	w4, 34305768 <exec_cb_with_refcount.part.0+0x78>
    34305714:	11000484 	add	w4, w4, #0x1
    34305718:	52800000 	mov	w0, #0x0                   	// #0
    3430571c:	b9000664 	str	w4, [x19, #4]
    34305720:	f9400bf3 	ldr	x19, [sp, #16]
    34305724:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305728:	d65f03c0 	ret
    3430572c:	340002a4 	cbz	w4, 34305780 <exec_cb_with_refcount.part.0+0x90>
    34305730:	51000484 	sub	w4, w4, #0x1
    34305734:	b9000664 	str	w4, [x19, #4]
    34305738:	52800000 	mov	w0, #0x0                   	// #0
    3430573c:	35ffff24 	cbnz	w4, 34305720 <exec_cb_with_refcount.part.0+0x30>
    34305740:	aa1303e0 	mov	x0, x19
    34305744:	52800002 	mov	w2, #0x0                   	// #0
    34305748:	d63f00a0 	blr	x5
    3430574c:	34fffea0 	cbz	w0, 34305720 <exec_cb_with_refcount.part.0+0x30>
    34305750:	b9400661 	ldr	w1, [x19, #4]
    34305754:	11000421 	add	w1, w1, #0x1
    34305758:	b9000661 	str	w1, [x19, #4]
    3430575c:	f9400bf3 	ldr	x19, [sp, #16]
    34305760:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34305764:	d65f03c0 	ret
    34305768:	2a0303e2 	mov	w2, w3
    3430576c:	aa1303e0 	mov	x0, x19
    34305770:	d63f00a0 	blr	x5
    34305774:	35fffd60 	cbnz	w0, 34305720 <exec_cb_with_refcount.part.0+0x30>
    34305778:	b9400664 	ldr	w4, [x19, #4]
    3430577c:	17ffffe6 	b	34305714 <exec_cb_with_refcount.part.0+0x24>
    34305780:	b9400261 	ldr	w1, [x19]
    34305784:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305788:	91364000 	add	x0, x0, #0xd90
    3430578c:	97fff689 	bl	343031b0 <tf_log>
    34305790:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305794:	17ffffe3 	b	34305720 <exec_cb_with_refcount.part.0+0x30>
	...

00000000343057a0 <get_mux_parent>:
    343057a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    343057a4:	910003fd 	mov	x29, sp
    343057a8:	a90153f3 	stp	x19, x20, [sp, #16]
    343057ac:	aa0003f4 	mov	x20, x0
    343057b0:	b9401000 	ldr	w0, [x0, #16]
    343057b4:	94000dd3 	bl	34308f00 <get_clock>
    343057b8:	aa0003f3 	mov	x19, x0
    343057bc:	b40000a0 	cbz	x0, 343057d0 <get_mux_parent+0x30>
    343057c0:	aa1303e0 	mov	x0, x19
    343057c4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343057c8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343057cc:	d65f03c0 	ret
    343057d0:	39403282 	ldrb	w2, [x20, #12]
    343057d4:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    343057d8:	b9401281 	ldr	w1, [x20, #16]
    343057dc:	91374000 	add	x0, x0, #0xdd0
    343057e0:	97fff674 	bl	343031b0 <tf_log>
    343057e4:	17fffff7 	b	343057c0 <get_mux_parent+0x20>
	...

00000000343057f0 <enable_part_block>:
    343057f0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    343057f4:	aa0003e4 	mov	x4, x0
    343057f8:	910003fd 	mov	x29, sp
    343057fc:	b9401005 	ldr	w5, [x0, #16]
    34305800:	f9400400 	ldr	x0, [x0, #8]
    34305804:	b9400800 	ldr	w0, [x0, #8]
    34305808:	71003cbf 	cmp	w5, #0xf
    3430580c:	540006a8 	b.hi	343058e0 <enable_part_block+0xf0>  // b.pmore
    34305810:	a90153f3 	stp	x19, x20, [sp, #16]
    34305814:	53175803 	lsl	w3, w0, #9
    34305818:	f9402833 	ldr	x19, [x1, #80]
    3430581c:	a9025bf5 	stp	x21, x22, [sp, #32]
    34305820:	d2800021 	mov	x1, #0x1                   	// #1
    34305824:	39405096 	ldrb	w22, [x4, #20]
    34305828:	53175815 	lsl	w21, w0, #9
    3430582c:	9ac52024 	lsl	x4, x1, x5
    34305830:	8b030263 	add	x3, x19, x3
    34305834:	2a0403f4 	mov	w20, w4
    34305838:	34000282 	cbz	w2, 34305888 <enable_part_block+0x98>
    3430583c:	b9413062 	ldr	w2, [x3, #304]
    34305840:	2a040042 	orr	w2, w2, w4
    34305844:	b9013062 	str	w2, [x3, #304]
    34305848:	b9410062 	ldr	w2, [x3, #256]
    3430584c:	32000042 	orr	w2, w2, #0x1
    34305850:	b9010062 	str	w2, [x3, #256]
    34305854:	940024cb 	bl	3430eb80 <mc_me_part_pupd_update_and_wait>
    34305858:	340000f6 	cbz	w22, 34305874 <enable_part_block+0x84>
    3430585c:	11044260 	add	w0, w19, #0x110
    34305860:	0b150000 	add	w0, w0, w21
    34305864:	d503201f 	nop
    34305868:	b9400001 	ldr	w1, [x0]
    3430586c:	6a14003f 	tst	w1, w20
    34305870:	54ffffc0 	b.eq	34305868 <enable_part_block+0x78>  // b.none
    34305874:	a94153f3 	ldp	x19, x20, [sp, #16]
    34305878:	52800000 	mov	w0, #0x0                   	// #0
    3430587c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305880:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34305884:	d65f03c0 	ret
    34305888:	b9413062 	ldr	w2, [x3, #304]
    3430588c:	6a04005f 	tst	w2, w4
    34305890:	540001c0 	b.eq	343058c8 <enable_part_block+0xd8>  // b.none
    34305894:	0a240044 	bic	w4, w2, w4
    34305898:	b9013064 	str	w4, [x3, #304]
    3430589c:	b9410062 	ldr	w2, [x3, #256]
    343058a0:	32000042 	orr	w2, w2, #0x1
    343058a4:	b9010062 	str	w2, [x3, #256]
    343058a8:	940024b6 	bl	3430eb80 <mc_me_part_pupd_update_and_wait>
    343058ac:	34fffe56 	cbz	w22, 34305874 <enable_part_block+0x84>
    343058b0:	11044273 	add	w19, w19, #0x110
    343058b4:	0b150273 	add	w19, w19, w21
    343058b8:	b9400260 	ldr	w0, [x19]
    343058bc:	6a14001f 	tst	w0, w20
    343058c0:	54ffffc1 	b.ne	343058b8 <enable_part_block+0xc8>  // b.any
    343058c4:	17ffffec 	b	34305874 <enable_part_block+0x84>
    343058c8:	2a0003e2 	mov	w2, w0
    343058cc:	2a0503e1 	mov	w1, w5
    343058d0:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    343058d4:	9137e000 	add	x0, x0, #0xdf8
    343058d8:	97fff636 	bl	343031b0 <tf_log>
    343058dc:	17ffffe6 	b	34305874 <enable_part_block+0x84>
    343058e0:	2a0503e1 	mov	w1, w5
    343058e4:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    343058e8:	9138c000 	add	x0, x0, #0xe30
    343058ec:	97fff631 	bl	343031b0 <tf_log>
    343058f0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343058f4:	17ffffe3 	b	34305880 <enable_part_block+0x90>
	...

0000000034305900 <enable_osc>:
    34305900:	aa0103e3 	mov	x3, x1
    34305904:	b9400801 	ldr	w1, [x0, #8]
    34305908:	7100283f 	cmp	w1, #0xa
    3430590c:	540001a0 	b.eq	34305940 <enable_osc+0x40>  // b.none
    34305910:	121d7822 	and	w2, w1, #0xfffffffb
    34305914:	52800000 	mov	w0, #0x0                   	// #0
    34305918:	7100245f 	cmp	w2, #0x9
    3430591c:	54000260 	b.eq	34305968 <enable_osc+0x68>  // b.none
    34305920:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34305924:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305928:	91396000 	add	x0, x0, #0xe58
    3430592c:	910003fd 	mov	x29, sp
    34305930:	97fff620 	bl	343031b0 <tf_log>
    34305934:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305938:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430593c:	d65f03c0 	ret
    34305940:	f9402460 	ldr	x0, [x3, #72]
    34305944:	35000142 	cbnz	w2, 3430596c <enable_osc+0x6c>
    34305948:	aa0003e1 	mov	x1, x0
    3430594c:	b9400000 	ldr	w0, [x0]
    34305950:	121f7800 	and	w0, w0, #0xfffffffe
    34305954:	b8004420 	str	w0, [x1], #4
    34305958:	b9400020 	ldr	w0, [x1]
    3430595c:	37ffffe0 	tbnz	w0, #31, 34305958 <enable_osc+0x58>
    34305960:	52800000 	mov	w0, #0x0                   	// #0
    34305964:	d65f03c0 	ret
    34305968:	d65f03c0 	ret
    3430596c:	b9400001 	ldr	w1, [x0]
    34305970:	3707ff81 	tbnz	w1, #0, 34305960 <enable_osc+0x60>
    34305974:	52800e01 	mov	w1, #0x70                  	// #112
    34305978:	72a02021 	movk	w1, #0x101, lsl #16
    3430597c:	b9000001 	str	w1, [x0]
    34305980:	aa0003e1 	mov	x1, x0
    34305984:	b9400000 	ldr	w0, [x0]
    34305988:	32000000 	orr	w0, w0, #0x1
    3430598c:	b8004420 	str	w0, [x1], #4
    34305990:	b9400020 	ldr	w0, [x1]
    34305994:	36ffffe0 	tbz	w0, #31, 34305990 <enable_osc+0x90>
    34305998:	17fffff2 	b	34305960 <enable_osc+0x60>
    3430599c:	00000000 	udf	#0

00000000343059a0 <enable_cgm_div>:
    343059a0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    343059a4:	910003fd 	mov	x29, sp
    343059a8:	a90153f3 	stp	x19, x20, [sp, #16]
    343059ac:	aa0003f4 	mov	x20, x0
    343059b0:	f9400400 	ldr	x0, [x0, #8]
    343059b4:	b4001f60 	cbz	x0, 34305da0 <enable_cgm_div+0x400>
    343059b8:	a9025bf5 	stp	x21, x22, [sp, #32]
    343059bc:	2a0203f6 	mov	w22, w2
    343059c0:	f9400e82 	ldr	x2, [x20, #24]
    343059c4:	b4001d02 	cbz	x2, 34305d64 <enable_cgm_div+0x3c4>
    343059c8:	b9400002 	ldr	w2, [x0]
    343059cc:	71003c5f 	cmp	w2, #0xf
    343059d0:	540018c1 	b.ne	34305ce8 <enable_cgm_div+0x348>  // b.any
    343059d4:	f9400415 	ldr	x21, [x0, #8]
    343059d8:	b4001a75 	cbz	x21, 34305d24 <enable_cgm_div+0x384>
    343059dc:	b94002a0 	ldr	w0, [x21]
    343059e0:	f9001bf7 	str	x23, [sp, #48]
    343059e4:	51001000 	sub	w0, w0, #0x4
    343059e8:	7100081f 	cmp	w0, #0x2
    343059ec:	540018e8 	b.hi	34305d08 <enable_cgm_div+0x368>  // b.pmore
    343059f0:	b9400aa0 	ldr	w0, [x21, #8]
    343059f4:	aa0103f7 	mov	x23, x1
    343059f8:	94000cbe 	bl	34308cf0 <get_base_addr>
    343059fc:	aa0003f3 	mov	x19, x0
    34305a00:	b40016a0 	cbz	x0, 34305cd4 <enable_cgm_div+0x334>
    34305a04:	f9400680 	ldr	x0, [x20, #8]
    34305a08:	aa1703e1 	mov	x1, x23
    34305a0c:	94000971 	bl	34307fd0 <get_module_rate>
    34305a10:	394032a1 	ldrb	w1, [x21, #12]
    34305a14:	b4001b60 	cbz	x0, 34305d80 <enable_cgm_div+0x3e0>
    34305a18:	34001496 	cbz	w22, 34305ca8 <enable_cgm_div+0x308>
    34305a1c:	d29c2002 	mov	x2, #0xe100                	// #57600
    34305a20:	d2800045 	mov	x5, #0x2                   	// #2
    34305a24:	f9400e84 	ldr	x4, [x20, #24]
    34305a28:	f2a0bea2 	movk	x2, #0x5f5, lsl #16
    34305a2c:	9b027c09 	mul	x9, x0, x2
    34305a30:	9b027c82 	mul	x2, x4, x2
    34305a34:	aa0903ea 	mov	x10, x9
    34305a38:	9ac50946 	udiv	x6, x10, x5
    34305a3c:	9b05a8c3 	msub	x3, x6, x5, x10
    34305a40:	b40000e3 	cbz	x3, 34305a5c <enable_cgm_div+0xbc>
    34305a44:	14000009 	b	34305a68 <enable_cgm_div+0xc8>
    34305a48:	aa0603ea 	mov	x10, x6
    34305a4c:	aa0703e2 	mov	x2, x7
    34305a50:	9ac508c6 	udiv	x6, x6, x5
    34305a54:	9b05a8c3 	msub	x3, x6, x5, x10
    34305a58:	b5000083 	cbnz	x3, 34305a68 <enable_cgm_div+0xc8>
    34305a5c:	9ac50847 	udiv	x7, x2, x5
    34305a60:	9b0588e3 	msub	x3, x7, x5, x2
    34305a64:	b4ffff23 	cbz	x3, 34305a48 <enable_cgm_div+0xa8>
    34305a68:	910004a5 	add	x5, x5, #0x1
    34305a6c:	f10018bf 	cmp	x5, #0x6
    34305a70:	54fffe41 	b.ne	34305a38 <enable_cgm_div+0x98>  // b.any
    34305a74:	d29c2008 	mov	x8, #0xe100                	// #57600
    34305a78:	d2800045 	mov	x5, #0x2                   	// #2
    34305a7c:	f2a0bea8 	movk	x8, #0x5f5, lsl #16
    34305a80:	9ac50906 	udiv	x6, x8, x5
    34305a84:	9b05a0c3 	msub	x3, x6, x5, x8
    34305a88:	b40000e3 	cbz	x3, 34305aa4 <enable_cgm_div+0x104>
    34305a8c:	14000009 	b	34305ab0 <enable_cgm_div+0x110>
    34305a90:	aa0603e8 	mov	x8, x6
    34305a94:	aa0703e2 	mov	x2, x7
    34305a98:	9ac508c6 	udiv	x6, x6, x5
    34305a9c:	9b05a0c3 	msub	x3, x6, x5, x8
    34305aa0:	b5000083 	cbnz	x3, 34305ab0 <enable_cgm_div+0x110>
    34305aa4:	9ac50847 	udiv	x7, x2, x5
    34305aa8:	9b0588e3 	msub	x3, x7, x5, x2
    34305aac:	b4ffff23 	cbz	x3, 34305a90 <enable_cgm_div+0xf0>
    34305ab0:	910004a5 	add	x5, x5, #0x1
    34305ab4:	f10018bf 	cmp	x5, #0x6
    34305ab8:	54fffe41 	b.ne	34305a80 <enable_cgm_div+0xe0>  // b.any
    34305abc:	f100015f 	cmp	x10, #0x0
    34305ac0:	9b0a7d03 	mul	x3, x8, x10
    34305ac4:	fa401904 	ccmp	x8, #0x0, #0x4, ne  // ne = any
    34305ac8:	d2800027 	mov	x7, #0x1                   	// #1
    34305acc:	54000240 	b.eq	34305b14 <enable_cgm_div+0x174>  // b.none
    34305ad0:	9aca0865 	udiv	x5, x3, x10
    34305ad4:	eb05011f 	cmp	x8, x5
    34305ad8:	540001e0 	b.eq	34305b14 <enable_cgm_div+0x174>  // b.none
    34305adc:	aa0803e5 	mov	x5, x8
    34305ae0:	aa0a03e3 	mov	x3, x10
    34305ae4:	d503201f 	nop
    34305ae8:	d341fc63 	lsr	x3, x3, #1
    34305aec:	d341fca5 	lsr	x5, x5, #1
    34305af0:	d37ff8e7 	lsl	x7, x7, #1
    34305af4:	9b057c66 	mul	x6, x3, x5
    34305af8:	9ac308c6 	udiv	x6, x6, x3
    34305afc:	eb0500df 	cmp	x6, x5
    34305b00:	54ffff41 	b.ne	34305ae8 <enable_cgm_div+0x148>  // b.any
    34305b04:	9ac7094a 	udiv	x10, x10, x7
    34305b08:	9ac70908 	udiv	x8, x8, x7
    34305b0c:	9ac70842 	udiv	x2, x2, x7
    34305b10:	9b087d43 	mul	x3, x10, x8
    34305b14:	9ac20863 	udiv	x3, x3, x2
    34305b18:	d2884808 	mov	x8, #0x4240                	// #16960
    34305b1c:	f2a001e8 	movk	x8, #0xf, lsl #16
    34305b20:	d299dfa5 	mov	x5, #0xcefd                	// #52989
    34305b24:	f2b08c25 	movk	x5, #0x8461, lsl #16
    34305b28:	d29c2002 	mov	x2, #0xe100                	// #57600
    34305b2c:	f2cee225 	movk	x5, #0x7711, lsl #32
    34305b30:	f2a0bea2 	movk	x2, #0x5f5, lsl #16
    34305b34:	9b072063 	madd	x3, x3, x7, x8
    34305b38:	f2f57985 	movk	x5, #0xabcc, lsl #48
    34305b3c:	d2800046 	mov	x6, #0x2                   	// #2
    34305b40:	9bc57c63 	umulh	x3, x3, x5
    34305b44:	d35ae465 	ubfx	x5, x3, #26, #32
    34305b48:	d35afc6b 	lsr	x11, x3, #26
    34305b4c:	9b027ca2 	mul	x2, x5, x2
    34305b50:	9ac60927 	udiv	x7, x9, x6
    34305b54:	9b06a4e3 	msub	x3, x7, x6, x9
    34305b58:	b40000e3 	cbz	x3, 34305b74 <enable_cgm_div+0x1d4>
    34305b5c:	14000009 	b	34305b80 <enable_cgm_div+0x1e0>
    34305b60:	aa0703e9 	mov	x9, x7
    34305b64:	aa0803e2 	mov	x2, x8
    34305b68:	9ac608e7 	udiv	x7, x7, x6
    34305b6c:	9b06a4e3 	msub	x3, x7, x6, x9
    34305b70:	b5000083 	cbnz	x3, 34305b80 <enable_cgm_div+0x1e0>
    34305b74:	9ac60848 	udiv	x8, x2, x6
    34305b78:	9b068903 	msub	x3, x8, x6, x2
    34305b7c:	b4ffff23 	cbz	x3, 34305b60 <enable_cgm_div+0x1c0>
    34305b80:	910004c6 	add	x6, x6, #0x1
    34305b84:	f10018df 	cmp	x6, #0x6
    34305b88:	54fffe41 	b.ne	34305b50 <enable_cgm_div+0x1b0>  // b.any
    34305b8c:	d29c200a 	mov	x10, #0xe100                	// #57600
    34305b90:	d2800046 	mov	x6, #0x2                   	// #2
    34305b94:	f2a0beaa 	movk	x10, #0x5f5, lsl #16
    34305b98:	9ac60947 	udiv	x7, x10, x6
    34305b9c:	9b06a8e3 	msub	x3, x7, x6, x10
    34305ba0:	b40000e3 	cbz	x3, 34305bbc <enable_cgm_div+0x21c>
    34305ba4:	14000009 	b	34305bc8 <enable_cgm_div+0x228>
    34305ba8:	aa0703ea 	mov	x10, x7
    34305bac:	aa0803e2 	mov	x2, x8
    34305bb0:	9ac608e7 	udiv	x7, x7, x6
    34305bb4:	9b06a8e3 	msub	x3, x7, x6, x10
    34305bb8:	b5000083 	cbnz	x3, 34305bc8 <enable_cgm_div+0x228>
    34305bbc:	9ac60848 	udiv	x8, x2, x6
    34305bc0:	9b068903 	msub	x3, x8, x6, x2
    34305bc4:	b4ffff23 	cbz	x3, 34305ba8 <enable_cgm_div+0x208>
    34305bc8:	910004c6 	add	x6, x6, #0x1
    34305bcc:	f10018df 	cmp	x6, #0x6
    34305bd0:	54fffe41 	b.ne	34305b98 <enable_cgm_div+0x1f8>  // b.any
    34305bd4:	f100013f 	cmp	x9, #0x0
    34305bd8:	9b097d43 	mul	x3, x10, x9
    34305bdc:	fa401944 	ccmp	x10, #0x0, #0x4, ne  // ne = any
    34305be0:	d2800028 	mov	x8, #0x1                   	// #1
    34305be4:	54000240 	b.eq	34305c2c <enable_cgm_div+0x28c>  // b.none
    34305be8:	9ac90866 	udiv	x6, x3, x9
    34305bec:	eb0a00df 	cmp	x6, x10
    34305bf0:	540001e0 	b.eq	34305c2c <enable_cgm_div+0x28c>  // b.none
    34305bf4:	aa0a03e6 	mov	x6, x10
    34305bf8:	aa0903e3 	mov	x3, x9
    34305bfc:	d503201f 	nop
    34305c00:	d341fc63 	lsr	x3, x3, #1
    34305c04:	d341fcc6 	lsr	x6, x6, #1
    34305c08:	d37ff908 	lsl	x8, x8, #1
    34305c0c:	9b067c67 	mul	x7, x3, x6
    34305c10:	9ac308e7 	udiv	x7, x7, x3
    34305c14:	eb0600ff 	cmp	x7, x6
    34305c18:	54ffff41 	b.ne	34305c00 <enable_cgm_div+0x260>  // b.any
    34305c1c:	9ac80929 	udiv	x9, x9, x8
    34305c20:	9ac8094a 	udiv	x10, x10, x8
    34305c24:	9ac80842 	udiv	x2, x2, x8
    34305c28:	9b0a7d23 	mul	x3, x9, x10
    34305c2c:	9ac20862 	udiv	x2, x3, x2
    34305c30:	d2884806 	mov	x6, #0x4240                	// #16960
    34305c34:	f2a001e6 	movk	x6, #0xf, lsl #16
    34305c38:	d299dfa3 	mov	x3, #0xcefd                	// #52989
    34305c3c:	f2b08c23 	movk	x3, #0x8461, lsl #16
    34305c40:	f2cee223 	movk	x3, #0x7711, lsl #32
    34305c44:	9b081842 	madd	x2, x2, x8, x6
    34305c48:	f2f57983 	movk	x3, #0xabcc, lsl #48
    34305c4c:	9bc37c42 	umulh	x2, x2, x3
    34305c50:	eb42689f 	cmp	x4, x2, lsr #26
    34305c54:	54000741 	b.ne	34305d3c <enable_cgm_div+0x39c>  // b.any
    34305c58:	52800800 	mov	w0, #0x40                  	// #64
    34305c5c:	51000563 	sub	w3, w11, #0x1
    34305c60:	52b01fe4 	mov	w4, #0x80ff0000            	// #-2130771968
    34305c64:	9ba04c21 	umaddl	x1, w1, w0, x19
    34305c68:	53101c60 	ubfiz	w0, w3, #16, #8
    34305c6c:	32010000 	orr	w0, w0, #0x80000000
    34305c70:	b9430822 	ldr	w2, [x1, #776]
    34305c74:	0a040042 	and	w2, w2, w4
    34305c78:	6b00005f 	cmp	w2, w0
    34305c7c:	540000a0 	b.eq	34305c90 <enable_cgm_div+0x2f0>  // b.none
    34305c80:	910cf022 	add	x2, x1, #0x33c
    34305c84:	b9030820 	str	w0, [x1, #776]
    34305c88:	b9400040 	ldr	w0, [x2]
    34305c8c:	3707ffe0 	tbnz	w0, #0, 34305c88 <enable_cgm_div+0x2e8>
    34305c90:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305c94:	52800000 	mov	w0, #0x0                   	// #0
    34305c98:	f9401bf7 	ldr	x23, [sp, #48]
    34305c9c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34305ca0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34305ca4:	d65f03c0 	ret
    34305ca8:	52800800 	mov	w0, #0x40                  	// #64
    34305cac:	b9401283 	ldr	w3, [x20, #16]
    34305cb0:	9ba04c20 	umaddl	x0, w1, w0, x19
    34305cb4:	b9430802 	ldr	w2, [x0, #776]
    34305cb8:	36f807e2 	tbz	w2, #31, 34305db4 <enable_cgm_div+0x414>
    34305cbc:	910cf001 	add	x1, x0, #0x33c
    34305cc0:	12007842 	and	w2, w2, #0x7fffffff
    34305cc4:	b9030802 	str	w2, [x0, #776]
    34305cc8:	b9400020 	ldr	w0, [x1]
    34305ccc:	3707ffe0 	tbnz	w0, #0, 34305cc8 <enable_cgm_div+0x328>
    34305cd0:	17fffff0 	b	34305c90 <enable_cgm_div+0x2f0>
    34305cd4:	b9400aa1 	ldr	w1, [x21, #8]
    34305cd8:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305cdc:	913c8000 	add	x0, x0, #0xf20
    34305ce0:	97fff534 	bl	343031b0 <tf_log>
    34305ce4:	17ffff48 	b	34305a04 <enable_cgm_div+0x64>
    34305ce8:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305cec:	913a8000 	add	x0, x0, #0xea0
    34305cf0:	97fff530 	bl	343031b0 <tf_log>
    34305cf4:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305cf8:	a94153f3 	ldp	x19, x20, [sp, #16]
    34305cfc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305d00:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34305d04:	d65f03c0 	ret
    34305d08:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305d0c:	913be000 	add	x0, x0, #0xef8
    34305d10:	97fff528 	bl	343031b0 <tf_log>
    34305d14:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305d18:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305d1c:	f9401bf7 	ldr	x23, [sp, #48]
    34305d20:	17ffffdf 	b	34305c9c <enable_cgm_div+0x2fc>
    34305d24:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305d28:	913b4000 	add	x0, x0, #0xed0
    34305d2c:	97fff521 	bl	343031b0 <tf_log>
    34305d30:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305d34:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305d38:	17ffffd9 	b	34305c9c <enable_cgm_div+0x2fc>
    34305d3c:	9ac50805 	udiv	x5, x0, x5
    34305d40:	b9401282 	ldr	w2, [x20, #16]
    34305d44:	aa0003e3 	mov	x3, x0
    34305d48:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305d4c:	913fa000 	add	x0, x0, #0xfe8
    34305d50:	97fff518 	bl	343031b0 <tf_log>
    34305d54:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305d58:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305d5c:	f9401bf7 	ldr	x23, [sp, #48]
    34305d60:	17ffffcf 	b	34305c9c <enable_cgm_div+0x2fc>
    34305d64:	b9401281 	ldr	w1, [x20, #16]
    34305d68:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305d6c:	9139c000 	add	x0, x0, #0xe70
    34305d70:	97fff510 	bl	343031b0 <tf_log>
    34305d74:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305d78:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305d7c:	17ffffc8 	b	34305c9c <enable_cgm_div+0x2fc>
    34305d80:	aa1303e2 	mov	x2, x19
    34305d84:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305d88:	913d6000 	add	x0, x0, #0xf58
    34305d8c:	97fff509 	bl	343031b0 <tf_log>
    34305d90:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305d94:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305d98:	f9401bf7 	ldr	x23, [sp, #48]
    34305d9c:	17ffffc0 	b	34305c9c <enable_cgm_div+0x2fc>
    34305da0:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305da4:	9131a000 	add	x0, x0, #0xc68
    34305da8:	97fff502 	bl	343031b0 <tf_log>
    34305dac:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305db0:	17ffffbb 	b	34305c9c <enable_cgm_div+0x2fc>
    34305db4:	2a0103e2 	mov	w2, w1
    34305db8:	d0000060 	adrp	x0, 34313000 <vprintf+0x520>
    34305dbc:	aa1303e1 	mov	x1, x19
    34305dc0:	913ea000 	add	x0, x0, #0xfa8
    34305dc4:	97fff4fb 	bl	343031b0 <tf_log>
    34305dc8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34305dcc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34305dd0:	f9401bf7 	ldr	x23, [sp, #48]
    34305dd4:	17ffffb2 	b	34305c9c <enable_cgm_div+0x2fc>
	...

0000000034305de0 <enable_dfs_div>:
    34305de0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34305de4:	910003fd 	mov	x29, sp
    34305de8:	a9025bf5 	stp	x21, x22, [sp, #32]
    34305dec:	f9400415 	ldr	x21, [x0, #8]
    34305df0:	a90153f3 	stp	x19, x20, [sp, #16]
    34305df4:	aa0003f4 	mov	x20, x0
    34305df8:	b94002a0 	ldr	w0, [x21]
    34305dfc:	71000c1f 	cmp	w0, #0x3
    34305e00:	54003781 	b.ne	343064f0 <enable_dfs_div+0x710>  // b.any
    34305e04:	f94006a0 	ldr	x0, [x21, #8]
    34305e08:	b4003ca0 	cbz	x0, 3430659c <enable_dfs_div+0x7bc>
    34305e0c:	b94012a0 	ldr	w0, [x21, #16]
    34305e10:	2a0203f6 	mov	w22, w2
    34305e14:	f9001bf7 	str	x23, [sp, #48]
    34305e18:	aa0103f7 	mov	x23, x1
    34305e1c:	94000bb5 	bl	34308cf0 <get_base_addr>
    34305e20:	aa0003f3 	mov	x19, x0
    34305e24:	b4003b60 	cbz	x0, 34306590 <enable_dfs_div+0x7b0>
    34305e28:	34003756 	cbz	w22, 34306510 <enable_dfs_div+0x730>
    34305e2c:	b9401800 	ldr	w0, [x0, #24]
    34305e30:	37083480 	tbnz	w0, #1, 343064c0 <enable_dfs_div+0x6e0>
    34305e34:	aa1703e1 	mov	x1, x23
    34305e38:	aa1503e0 	mov	x0, x21
    34305e3c:	94000865 	bl	34307fd0 <get_module_rate>
    34305e40:	b4003900 	cbz	x0, 34306560 <enable_dfs_div+0x780>
    34305e44:	d29c2003 	mov	x3, #0xe100                	// #57600
    34305e48:	d2800044 	mov	x4, #0x2                   	// #2
    34305e4c:	f9400e81 	ldr	x1, [x20, #24]
    34305e50:	f2a0bea3 	movk	x3, #0x5f5, lsl #16
    34305e54:	9b037c02 	mul	x2, x0, x3
    34305e58:	9b037c23 	mul	x3, x1, x3
    34305e5c:	aa0203e7 	mov	x7, x2
    34305e60:	9ac408e0 	udiv	x0, x7, x4
    34305e64:	9b049c05 	msub	x5, x0, x4, x7
    34305e68:	b40000e5 	cbz	x5, 34305e84 <enable_dfs_div+0xa4>
    34305e6c:	14000009 	b	34305e90 <enable_dfs_div+0xb0>
    34305e70:	aa0003e7 	mov	x7, x0
    34305e74:	aa0503e3 	mov	x3, x5
    34305e78:	9ac40800 	udiv	x0, x0, x4
    34305e7c:	9b049c05 	msub	x5, x0, x4, x7
    34305e80:	b5000085 	cbnz	x5, 34305e90 <enable_dfs_div+0xb0>
    34305e84:	9ac40865 	udiv	x5, x3, x4
    34305e88:	9b048ca6 	msub	x6, x5, x4, x3
    34305e8c:	b4ffff26 	cbz	x6, 34305e70 <enable_dfs_div+0x90>
    34305e90:	91000484 	add	x4, x4, #0x1
    34305e94:	f100189f 	cmp	x4, #0x6
    34305e98:	54fffe41 	b.ne	34305e60 <enable_dfs_div+0x80>  // b.any
    34305e9c:	d29c2006 	mov	x6, #0xe100                	// #57600
    34305ea0:	d2800044 	mov	x4, #0x2                   	// #2
    34305ea4:	f2a0bea6 	movk	x6, #0x5f5, lsl #16
    34305ea8:	9ac408c0 	udiv	x0, x6, x4
    34305eac:	9b049805 	msub	x5, x0, x4, x6
    34305eb0:	b40000e5 	cbz	x5, 34305ecc <enable_dfs_div+0xec>
    34305eb4:	14000009 	b	34305ed8 <enable_dfs_div+0xf8>
    34305eb8:	aa0003e6 	mov	x6, x0
    34305ebc:	aa0503e3 	mov	x3, x5
    34305ec0:	9ac40800 	udiv	x0, x0, x4
    34305ec4:	9b049805 	msub	x5, x0, x4, x6
    34305ec8:	b5000085 	cbnz	x5, 34305ed8 <enable_dfs_div+0xf8>
    34305ecc:	9ac40865 	udiv	x5, x3, x4
    34305ed0:	9b048ca8 	msub	x8, x5, x4, x3
    34305ed4:	b4ffff28 	cbz	x8, 34305eb8 <enable_dfs_div+0xd8>
    34305ed8:	91000484 	add	x4, x4, #0x1
    34305edc:	f100189f 	cmp	x4, #0x6
    34305ee0:	54fffe41 	b.ne	34305ea8 <enable_dfs_div+0xc8>  // b.any
    34305ee4:	f10000ff 	cmp	x7, #0x0
    34305ee8:	9b077cc0 	mul	x0, x6, x7
    34305eec:	fa4018c4 	ccmp	x6, #0x0, #0x4, ne  // ne = any
    34305ef0:	d2800028 	mov	x8, #0x1                   	// #1
    34305ef4:	54000240 	b.eq	34305f3c <enable_dfs_div+0x15c>  // b.none
    34305ef8:	9ac70804 	udiv	x4, x0, x7
    34305efc:	eb06009f 	cmp	x4, x6
    34305f00:	540001e0 	b.eq	34305f3c <enable_dfs_div+0x15c>  // b.none
    34305f04:	aa0603e4 	mov	x4, x6
    34305f08:	aa0703e0 	mov	x0, x7
    34305f0c:	d503201f 	nop
    34305f10:	d341fc00 	lsr	x0, x0, #1
    34305f14:	d341fc84 	lsr	x4, x4, #1
    34305f18:	d37ff908 	lsl	x8, x8, #1
    34305f1c:	9b047c05 	mul	x5, x0, x4
    34305f20:	9ac008a5 	udiv	x5, x5, x0
    34305f24:	eb0400bf 	cmp	x5, x4
    34305f28:	54ffff41 	b.ne	34305f10 <enable_dfs_div+0x130>  // b.any
    34305f2c:	9ac808e7 	udiv	x7, x7, x8
    34305f30:	9ac808c6 	udiv	x6, x6, x8
    34305f34:	9ac80863 	udiv	x3, x3, x8
    34305f38:	9b067ce0 	mul	x0, x7, x6
    34305f3c:	9ac30800 	udiv	x0, x0, x3
    34305f40:	d2984003 	mov	x3, #0xc200                	// #49664
    34305f44:	f2a17d63 	movk	x3, #0xbeb, lsl #16
    34305f48:	d2800044 	mov	x4, #0x2                   	// #2
    34305f4c:	9b087c06 	mul	x6, x0, x8
    34305f50:	9ac408c0 	udiv	x0, x6, x4
    34305f54:	9b049805 	msub	x5, x0, x4, x6
    34305f58:	b40000e5 	cbz	x5, 34305f74 <enable_dfs_div+0x194>
    34305f5c:	14000009 	b	34305f80 <enable_dfs_div+0x1a0>
    34305f60:	aa0003e6 	mov	x6, x0
    34305f64:	aa0503e3 	mov	x3, x5
    34305f68:	9ac40800 	udiv	x0, x0, x4
    34305f6c:	9b049805 	msub	x5, x0, x4, x6
    34305f70:	b5000085 	cbnz	x5, 34305f80 <enable_dfs_div+0x1a0>
    34305f74:	9ac40865 	udiv	x5, x3, x4
    34305f78:	9b048ca7 	msub	x7, x5, x4, x3
    34305f7c:	b4ffff27 	cbz	x7, 34305f60 <enable_dfs_div+0x180>
    34305f80:	91000484 	add	x4, x4, #0x1
    34305f84:	f100189f 	cmp	x4, #0x6
    34305f88:	54fffe41 	b.ne	34305f50 <enable_dfs_div+0x170>  // b.any
    34305f8c:	d29c2007 	mov	x7, #0xe100                	// #57600
    34305f90:	d2800044 	mov	x4, #0x2                   	// #2
    34305f94:	f2a0bea7 	movk	x7, #0x5f5, lsl #16
    34305f98:	9ac408e0 	udiv	x0, x7, x4
    34305f9c:	9b049c05 	msub	x5, x0, x4, x7
    34305fa0:	b40000e5 	cbz	x5, 34305fbc <enable_dfs_div+0x1dc>
    34305fa4:	14000009 	b	34305fc8 <enable_dfs_div+0x1e8>
    34305fa8:	aa0003e7 	mov	x7, x0
    34305fac:	aa0503e3 	mov	x3, x5
    34305fb0:	9ac40800 	udiv	x0, x0, x4
    34305fb4:	9b049c05 	msub	x5, x0, x4, x7
    34305fb8:	b5000085 	cbnz	x5, 34305fc8 <enable_dfs_div+0x1e8>
    34305fbc:	9ac40865 	udiv	x5, x3, x4
    34305fc0:	9b048ca8 	msub	x8, x5, x4, x3
    34305fc4:	b4ffff28 	cbz	x8, 34305fa8 <enable_dfs_div+0x1c8>
    34305fc8:	91000484 	add	x4, x4, #0x1
    34305fcc:	f100189f 	cmp	x4, #0x6
    34305fd0:	54fffe41 	b.ne	34305f98 <enable_dfs_div+0x1b8>  // b.any
    34305fd4:	f10000df 	cmp	x6, #0x0
    34305fd8:	9b067ce0 	mul	x0, x7, x6
    34305fdc:	fa4018e4 	ccmp	x7, #0x0, #0x4, ne  // ne = any
    34305fe0:	d2800028 	mov	x8, #0x1                   	// #1
    34305fe4:	54000240 	b.eq	3430602c <enable_dfs_div+0x24c>  // b.none
    34305fe8:	9ac60804 	udiv	x4, x0, x6
    34305fec:	eb0400ff 	cmp	x7, x4
    34305ff0:	540001e0 	b.eq	3430602c <enable_dfs_div+0x24c>  // b.none
    34305ff4:	aa0703e4 	mov	x4, x7
    34305ff8:	aa0603e0 	mov	x0, x6
    34305ffc:	d503201f 	nop
    34306000:	d341fc00 	lsr	x0, x0, #1
    34306004:	d341fc84 	lsr	x4, x4, #1
    34306008:	d37ff908 	lsl	x8, x8, #1
    3430600c:	9b047c05 	mul	x5, x0, x4
    34306010:	9ac008a5 	udiv	x5, x5, x0
    34306014:	eb0400bf 	cmp	x5, x4
    34306018:	54ffff41 	b.ne	34306000 <enable_dfs_div+0x220>  // b.any
    3430601c:	9ac808c6 	udiv	x6, x6, x8
    34306020:	9ac808e7 	udiv	x7, x7, x8
    34306024:	9ac80863 	udiv	x3, x3, x8
    34306028:	9b077cc0 	mul	x0, x6, x7
    3430602c:	9ac30806 	udiv	x6, x0, x3
    34306030:	d299dfa4 	mov	x4, #0xcefd                	// #52989
    34306034:	f2b08c24 	movk	x4, #0x8461, lsl #16
    34306038:	d29c2000 	mov	x0, #0xe100                	// #57600
    3430603c:	f2cee224 	movk	x4, #0x7711, lsl #32
    34306040:	f2a0bea0 	movk	x0, #0x5f5, lsl #16
    34306044:	f2f57984 	movk	x4, #0xabcc, lsl #48
    34306048:	aa0003e5 	mov	x5, x0
    3430604c:	9b087cc6 	mul	x6, x6, x8
    34306050:	d2800043 	mov	x3, #0x2                   	// #2
    34306054:	9143d0c7 	add	x7, x6, #0xf4, lsl #12
    34306058:	910900e7 	add	x7, x7, #0x240
    3430605c:	9bc47ce7 	umulh	x7, x7, x4
    34306060:	d35ae4e9 	ubfx	x9, x7, #26, #32
    34306064:	d35afce7 	lsr	x7, x7, #26
    34306068:	9b007d29 	mul	x9, x9, x0
    3430606c:	cb0900c6 	sub	x6, x6, x9
    34306070:	9ac308c0 	udiv	x0, x6, x3
    34306074:	9b039804 	msub	x4, x0, x3, x6
    34306078:	b50001a4 	cbnz	x4, 343060ac <enable_dfs_div+0x2cc>
    3430607c:	9ac308a4 	udiv	x4, x5, x3
    34306080:	9b039488 	msub	x8, x4, x3, x5
    34306084:	b40000a8 	cbz	x8, 34306098 <enable_dfs_div+0x2b8>
    34306088:	14000009 	b	343060ac <enable_dfs_div+0x2cc>
    3430608c:	9ac30884 	udiv	x4, x4, x3
    34306090:	9b039488 	msub	x8, x4, x3, x5
    34306094:	b50000c8 	cbnz	x8, 343060ac <enable_dfs_div+0x2cc>
    34306098:	aa0003e6 	mov	x6, x0
    3430609c:	aa0403e5 	mov	x5, x4
    343060a0:	9ac30800 	udiv	x0, x0, x3
    343060a4:	9b039808 	msub	x8, x0, x3, x6
    343060a8:	b4ffff28 	cbz	x8, 3430608c <enable_dfs_div+0x2ac>
    343060ac:	91000463 	add	x3, x3, #0x1
    343060b0:	f100187f 	cmp	x3, #0x6
    343060b4:	54fffde1 	b.ne	34306070 <enable_dfs_div+0x290>  // b.any
    343060b8:	d2948008 	mov	x8, #0xa400                	// #41984
    343060bc:	d2800043 	mov	x3, #0x2                   	// #2
    343060c0:	f2bad268 	movk	x8, #0xd693, lsl #16
    343060c4:	9ac30900 	udiv	x0, x8, x3
    343060c8:	9b03a004 	msub	x4, x0, x3, x8
    343060cc:	b50001a4 	cbnz	x4, 34306100 <enable_dfs_div+0x320>
    343060d0:	9ac308a4 	udiv	x4, x5, x3
    343060d4:	9b03948a 	msub	x10, x4, x3, x5
    343060d8:	b40000aa 	cbz	x10, 343060ec <enable_dfs_div+0x30c>
    343060dc:	14000009 	b	34306100 <enable_dfs_div+0x320>
    343060e0:	9ac30884 	udiv	x4, x4, x3
    343060e4:	9b03948a 	msub	x10, x4, x3, x5
    343060e8:	b50000ca 	cbnz	x10, 34306100 <enable_dfs_div+0x320>
    343060ec:	aa0003e8 	mov	x8, x0
    343060f0:	aa0403e5 	mov	x5, x4
    343060f4:	9ac30800 	udiv	x0, x0, x3
    343060f8:	9b03a00a 	msub	x10, x0, x3, x8
    343060fc:	b4ffff2a 	cbz	x10, 343060e0 <enable_dfs_div+0x300>
    34306100:	91000463 	add	x3, x3, #0x1
    34306104:	f100187f 	cmp	x3, #0x6
    34306108:	54fffde1 	b.ne	343060c4 <enable_dfs_div+0x2e4>  // b.any
    3430610c:	9b087cc8 	mul	x8, x6, x8
    34306110:	d299dfa6 	mov	x6, #0xcefd                	// #52989
    34306114:	f2b08c26 	movk	x6, #0x8461, lsl #16
    34306118:	d29c2000 	mov	x0, #0xe100                	// #57600
    3430611c:	f2cee226 	movk	x6, #0x7711, lsl #32
    34306120:	f2a0bea0 	movk	x0, #0x5f5, lsl #16
    34306124:	f2f57986 	movk	x6, #0xabcc, lsl #48
    34306128:	d2948004 	mov	x4, #0xa400                	// #41984
    3430612c:	9ac50908 	udiv	x8, x8, x5
    34306130:	f2bad264 	movk	x4, #0xd693, lsl #16
    34306134:	d2800043 	mov	x3, #0x2                   	// #2
    34306138:	9143d108 	add	x8, x8, #0xf4, lsl #12
    3430613c:	91090108 	add	x8, x8, #0x240
    34306140:	9bc67d08 	umulh	x8, x8, x6
    34306144:	d35ae506 	ubfx	x6, x8, #26, #32
    34306148:	d35afd08 	lsr	x8, x8, #26
    3430614c:	9b007cc6 	mul	x6, x6, x0
    34306150:	9ac308c0 	udiv	x0, x6, x3
    34306154:	9b039805 	msub	x5, x0, x3, x6
    34306158:	b40000e5 	cbz	x5, 34306174 <enable_dfs_div+0x394>
    3430615c:	14000009 	b	34306180 <enable_dfs_div+0x3a0>
    34306160:	aa0003e6 	mov	x6, x0
    34306164:	aa0503e4 	mov	x4, x5
    34306168:	9ac30800 	udiv	x0, x0, x3
    3430616c:	9b039805 	msub	x5, x0, x3, x6
    34306170:	b5000085 	cbnz	x5, 34306180 <enable_dfs_div+0x3a0>
    34306174:	9ac30885 	udiv	x5, x4, x3
    34306178:	9b0390aa 	msub	x10, x5, x3, x4
    3430617c:	b4ffff2a 	cbz	x10, 34306160 <enable_dfs_div+0x380>
    34306180:	91000463 	add	x3, x3, #0x1
    34306184:	f100187f 	cmp	x3, #0x6
    34306188:	54fffe41 	b.ne	34306150 <enable_dfs_div+0x370>  // b.any
    3430618c:	d29c200a 	mov	x10, #0xe100                	// #57600
    34306190:	d2800043 	mov	x3, #0x2                   	// #2
    34306194:	f2a0beaa 	movk	x10, #0x5f5, lsl #16
    34306198:	9ac30940 	udiv	x0, x10, x3
    3430619c:	9b03a805 	msub	x5, x0, x3, x10
    343061a0:	b40000e5 	cbz	x5, 343061bc <enable_dfs_div+0x3dc>
    343061a4:	14000009 	b	343061c8 <enable_dfs_div+0x3e8>
    343061a8:	aa0003ea 	mov	x10, x0
    343061ac:	aa0503e4 	mov	x4, x5
    343061b0:	9ac30800 	udiv	x0, x0, x3
    343061b4:	9b03a805 	msub	x5, x0, x3, x10
    343061b8:	b5000085 	cbnz	x5, 343061c8 <enable_dfs_div+0x3e8>
    343061bc:	9ac30885 	udiv	x5, x4, x3
    343061c0:	9b0390ab 	msub	x11, x5, x3, x4
    343061c4:	b4ffff2b 	cbz	x11, 343061a8 <enable_dfs_div+0x3c8>
    343061c8:	91000463 	add	x3, x3, #0x1
    343061cc:	f100187f 	cmp	x3, #0x6
    343061d0:	54fffe41 	b.ne	34306198 <enable_dfs_div+0x3b8>  // b.any
    343061d4:	f10000df 	cmp	x6, #0x0
    343061d8:	9b0a7cc3 	mul	x3, x6, x10
    343061dc:	fa401944 	ccmp	x10, #0x0, #0x4, ne  // ne = any
    343061e0:	d280002b 	mov	x11, #0x1                   	// #1
    343061e4:	54000240 	b.eq	3430622c <enable_dfs_div+0x44c>  // b.none
    343061e8:	9ac60860 	udiv	x0, x3, x6
    343061ec:	eb0a001f 	cmp	x0, x10
    343061f0:	540001e0 	b.eq	3430622c <enable_dfs_div+0x44c>  // b.none
    343061f4:	aa0a03e3 	mov	x3, x10
    343061f8:	aa0603e0 	mov	x0, x6
    343061fc:	d503201f 	nop
    34306200:	d341fc00 	lsr	x0, x0, #1
    34306204:	d341fc63 	lsr	x3, x3, #1
    34306208:	d37ff96b 	lsl	x11, x11, #1
    3430620c:	9b037c05 	mul	x5, x0, x3
    34306210:	9ac008a5 	udiv	x5, x5, x0
    34306214:	eb0300bf 	cmp	x5, x3
    34306218:	54ffff41 	b.ne	34306200 <enable_dfs_div+0x420>  // b.any
    3430621c:	9acb08c6 	udiv	x6, x6, x11
    34306220:	9acb094a 	udiv	x10, x10, x11
    34306224:	9acb0884 	udiv	x4, x4, x11
    34306228:	9b0a7cc3 	mul	x3, x6, x10
    3430622c:	9ac40863 	udiv	x3, x3, x4
    34306230:	d298400a 	mov	x10, #0xc200                	// #49664
    34306234:	d29c2005 	mov	x5, #0xe100                	// #57600
    34306238:	f2a17d6a 	movk	x10, #0xbeb, lsl #16
    3430623c:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    34306240:	d2800044 	mov	x4, #0x2                   	// #2
    34306244:	9b0b2463 	madd	x3, x3, x11, x9
    34306248:	9ac40940 	udiv	x0, x10, x4
    3430624c:	9b04a806 	msub	x6, x0, x4, x10
    34306250:	b50001a6 	cbnz	x6, 34306284 <enable_dfs_div+0x4a4>
    34306254:	9ac408a6 	udiv	x6, x5, x4
    34306258:	9b0494c9 	msub	x9, x6, x4, x5
    3430625c:	b40000a9 	cbz	x9, 34306270 <enable_dfs_div+0x490>
    34306260:	14000009 	b	34306284 <enable_dfs_div+0x4a4>
    34306264:	9ac408c6 	udiv	x6, x6, x4
    34306268:	9b0494c9 	msub	x9, x6, x4, x5
    3430626c:	b50000c9 	cbnz	x9, 34306284 <enable_dfs_div+0x4a4>
    34306270:	aa0003ea 	mov	x10, x0
    34306274:	aa0603e5 	mov	x5, x6
    34306278:	9ac40800 	udiv	x0, x0, x4
    3430627c:	9b04a809 	msub	x9, x0, x4, x10
    34306280:	b4ffff29 	cbz	x9, 34306264 <enable_dfs_div+0x484>
    34306284:	91000484 	add	x4, x4, #0x1
    34306288:	f100189f 	cmp	x4, #0x6
    3430628c:	54fffde1 	b.ne	34306248 <enable_dfs_div+0x468>  // b.any
    34306290:	d2800044 	mov	x4, #0x2                   	// #2
    34306294:	9ac40860 	udiv	x0, x3, x4
    34306298:	9b048c06 	msub	x6, x0, x4, x3
    3430629c:	b50001a6 	cbnz	x6, 343062d0 <enable_dfs_div+0x4f0>
    343062a0:	9ac408a6 	udiv	x6, x5, x4
    343062a4:	9b0494c9 	msub	x9, x6, x4, x5
    343062a8:	b40000a9 	cbz	x9, 343062bc <enable_dfs_div+0x4dc>
    343062ac:	14000009 	b	343062d0 <enable_dfs_div+0x4f0>
    343062b0:	9ac408c6 	udiv	x6, x6, x4
    343062b4:	9b0494c9 	msub	x9, x6, x4, x5
    343062b8:	b50000c9 	cbnz	x9, 343062d0 <enable_dfs_div+0x4f0>
    343062bc:	aa0003e3 	mov	x3, x0
    343062c0:	aa0603e5 	mov	x5, x6
    343062c4:	9ac40800 	udiv	x0, x0, x4
    343062c8:	9b048c09 	msub	x9, x0, x4, x3
    343062cc:	b4ffff29 	cbz	x9, 343062b0 <enable_dfs_div+0x4d0>
    343062d0:	91000484 	add	x4, x4, #0x1
    343062d4:	f100189f 	cmp	x4, #0x6
    343062d8:	54fffde1 	b.ne	34306294 <enable_dfs_div+0x4b4>  // b.any
    343062dc:	9b0a7c63 	mul	x3, x3, x10
    343062e0:	d2800044 	mov	x4, #0x2                   	// #2
    343062e4:	9ac50863 	udiv	x3, x3, x5
    343062e8:	9ac40840 	udiv	x0, x2, x4
    343062ec:	9b048805 	msub	x5, x0, x4, x2
    343062f0:	b40000e5 	cbz	x5, 3430630c <enable_dfs_div+0x52c>
    343062f4:	14000009 	b	34306318 <enable_dfs_div+0x538>
    343062f8:	aa0003e2 	mov	x2, x0
    343062fc:	aa0503e3 	mov	x3, x5
    34306300:	9ac40800 	udiv	x0, x0, x4
    34306304:	9b048805 	msub	x5, x0, x4, x2
    34306308:	b5000085 	cbnz	x5, 34306318 <enable_dfs_div+0x538>
    3430630c:	9ac40865 	udiv	x5, x3, x4
    34306310:	9b048ca6 	msub	x6, x5, x4, x3
    34306314:	b4ffff26 	cbz	x6, 343062f8 <enable_dfs_div+0x518>
    34306318:	91000484 	add	x4, x4, #0x1
    3430631c:	f100189f 	cmp	x4, #0x6
    34306320:	54fffe41 	b.ne	343062e8 <enable_dfs_div+0x508>  // b.any
    34306324:	d29c2006 	mov	x6, #0xe100                	// #57600
    34306328:	d2800044 	mov	x4, #0x2                   	// #2
    3430632c:	f2a0bea6 	movk	x6, #0x5f5, lsl #16
    34306330:	9ac408c0 	udiv	x0, x6, x4
    34306334:	9b049805 	msub	x5, x0, x4, x6
    34306338:	b40000e5 	cbz	x5, 34306354 <enable_dfs_div+0x574>
    3430633c:	14000009 	b	34306360 <enable_dfs_div+0x580>
    34306340:	aa0003e6 	mov	x6, x0
    34306344:	aa0503e3 	mov	x3, x5
    34306348:	9ac40800 	udiv	x0, x0, x4
    3430634c:	9b049805 	msub	x5, x0, x4, x6
    34306350:	b5000085 	cbnz	x5, 34306360 <enable_dfs_div+0x580>
    34306354:	9ac40865 	udiv	x5, x3, x4
    34306358:	9b048ca9 	msub	x9, x5, x4, x3
    3430635c:	b4ffff29 	cbz	x9, 34306340 <enable_dfs_div+0x560>
    34306360:	91000484 	add	x4, x4, #0x1
    34306364:	f100189f 	cmp	x4, #0x6
    34306368:	54fffe41 	b.ne	34306330 <enable_dfs_div+0x550>  // b.any
    3430636c:	f100005f 	cmp	x2, #0x0
    34306370:	9b027cc0 	mul	x0, x6, x2
    34306374:	fa4018c4 	ccmp	x6, #0x0, #0x4, ne  // ne = any
    34306378:	d2800029 	mov	x9, #0x1                   	// #1
    3430637c:	54000240 	b.eq	343063c4 <enable_dfs_div+0x5e4>  // b.none
    34306380:	9ac20804 	udiv	x4, x0, x2
    34306384:	eb0400df 	cmp	x6, x4
    34306388:	540001e0 	b.eq	343063c4 <enable_dfs_div+0x5e4>  // b.none
    3430638c:	aa0603e4 	mov	x4, x6
    34306390:	aa0203e0 	mov	x0, x2
    34306394:	d503201f 	nop
    34306398:	d341fc00 	lsr	x0, x0, #1
    3430639c:	d341fc84 	lsr	x4, x4, #1
    343063a0:	d37ff929 	lsl	x9, x9, #1
    343063a4:	9b047c05 	mul	x5, x0, x4
    343063a8:	9ac008a5 	udiv	x5, x5, x0
    343063ac:	eb0400bf 	cmp	x5, x4
    343063b0:	54ffff41 	b.ne	34306398 <enable_dfs_div+0x5b8>  // b.any
    343063b4:	9ac90842 	udiv	x2, x2, x9
    343063b8:	9ac908c6 	udiv	x6, x6, x9
    343063bc:	9ac90863 	udiv	x3, x3, x9
    343063c0:	9b067c40 	mul	x0, x2, x6
    343063c4:	9ac30802 	udiv	x2, x0, x3
    343063c8:	d2884803 	mov	x3, #0x4240                	// #16960
    343063cc:	f2a001e3 	movk	x3, #0xf, lsl #16
    343063d0:	d299dfa0 	mov	x0, #0xcefd                	// #52989
    343063d4:	f2b08c20 	movk	x0, #0x8461, lsl #16
    343063d8:	f2cee220 	movk	x0, #0x7711, lsl #32
    343063dc:	9b090c42 	madd	x2, x2, x9, x3
    343063e0:	f2f57980 	movk	x0, #0xabcc, lsl #48
    343063e4:	9bc07c42 	umulh	x2, x2, x0
    343063e8:	d35afc42 	lsr	x2, x2, #26
    343063ec:	eb02003f 	cmp	x1, x2
    343063f0:	54000c41 	b.ne	34306578 <enable_dfs_div+0x798>  // b.any
    343063f4:	b9401280 	ldr	w0, [x20, #16]
    343063f8:	91003262 	add	x2, x19, #0xc
    343063fc:	11001c04 	add	w4, w0, #0x7
    34306400:	531e7484 	lsl	w4, w4, #2
    34306404:	b8644a66 	ldr	w6, [x19, w4, uxtw]
    34306408:	b9400e65 	ldr	w5, [x19, #12]
    3430640c:	b9401263 	ldr	w3, [x19, #16]
    34306410:	2a0503e1 	mov	w1, w5
    34306414:	9ac02421 	lsr	x1, x1, x0
    34306418:	36000081 	tbz	w1, #0, 34306428 <enable_dfs_div+0x648>
    3430641c:	2a0303e1 	mov	w1, w3
    34306420:	9ac02421 	lsr	x1, x1, x0
    34306424:	360005a1 	tbz	w1, #0, 343064d8 <enable_dfs_div+0x6f8>
    34306428:	d2800021 	mov	x1, #0x1                   	// #1
    3430642c:	710000bf 	cmp	w5, #0x0
    34306430:	9ac02021 	lsl	x1, x1, x0
    34306434:	12001423 	and	w3, w1, #0x3f
    34306438:	528007e0 	mov	w0, #0x3f                  	// #63
    3430643c:	1a801063 	csel	w3, w3, w0, ne  // ne = any
    34306440:	b9001263 	str	w3, [x19, #16]
    34306444:	b9001663 	str	w3, [x19, #20]
    34306448:	b9400040 	ldr	w0, [x2]
    3430644c:	6a00007f 	tst	w3, w0
    34306450:	54ffffc1 	b.ne	34306448 <enable_dfs_div+0x668>  // b.any
    34306454:	53181ce0 	ubfiz	w0, w7, #8, #8
    34306458:	12001d08 	and	w8, w8, #0xff
    3430645c:	2a080000 	orr	w0, w0, w8
    34306460:	35000385 	cbnz	w5, 343064d0 <enable_dfs_div+0x6f0>
    34306464:	52800043 	mov	w3, #0x2                   	// #2
    34306468:	b9001a63 	str	w3, [x19, #24]
    3430646c:	b8244a60 	str	w0, [x19, w4, uxtw]
    34306470:	12800040 	mov	w0, #0xfffffffd            	// #-3
    34306474:	b9001a60 	str	w0, [x19, #24]
    34306478:	b9401660 	ldr	w0, [x19, #20]
    3430647c:	0a210000 	bic	w0, w0, w1
    34306480:	b9001660 	str	w0, [x19, #20]
    34306484:	d503201f 	nop
    34306488:	b9400040 	ldr	w0, [x2]
    3430648c:	0a010000 	and	w0, w0, w1
    34306490:	eb01001f 	cmp	x0, x1
    34306494:	54ffffa1 	b.ne	34306488 <enable_dfs_div+0x6a8>  // b.any
    34306498:	b9401260 	ldr	w0, [x19, #16]
    3430649c:	0a010000 	and	w0, w0, w1
    343064a0:	f240141f 	tst	x0, #0x3f
    343064a4:	54000861 	b.ne	343065b0 <enable_dfs_div+0x7d0>  // b.any
    343064a8:	f9401bf7 	ldr	x23, [sp, #48]
    343064ac:	52800000 	mov	w0, #0x0                   	// #0
    343064b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343064b4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343064b8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343064bc:	d65f03c0 	ret
    343064c0:	f94006a0 	ldr	x0, [x21, #8]
    343064c4:	aa1703e1 	mov	x1, x23
    343064c8:	940006c2 	bl	34307fd0 <get_module_rate>
    343064cc:	17fffe5d 	b	34305e40 <enable_dfs_div+0x60>
    343064d0:	b8244a60 	str	w0, [x19, w4, uxtw]
    343064d4:	17ffffe9 	b	34306478 <enable_dfs_div+0x698>
    343064d8:	d3483cc1 	ubfx	x1, x6, #8, #8
    343064dc:	12001cc6 	and	w6, w6, #0xff
    343064e0:	6b07003f 	cmp	w1, w7
    343064e4:	7a4800c0 	ccmp	w6, w8, #0x0, eq  // eq = none
    343064e8:	54fffa01 	b.ne	34306428 <enable_dfs_div+0x648>  // b.any
    343064ec:	17ffffef 	b	343064a8 <enable_dfs_div+0x6c8>
    343064f0:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343064f4:	91012000 	add	x0, x0, #0x48
    343064f8:	97fff32e 	bl	343031b0 <tf_log>
    343064fc:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306500:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306504:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34306508:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430650c:	d65f03c0 	ret
    34306510:	b9401281 	ldr	w1, [x20, #16]
    34306514:	d2800020 	mov	x0, #0x1                   	// #1
    34306518:	b9401663 	ldr	w3, [x19, #20]
    3430651c:	9ac12000 	lsl	x0, x0, x1
    34306520:	2a0003e2 	mov	w2, w0
    34306524:	6a00007f 	tst	w3, w0
    34306528:	54000501 	b.ne	343065c8 <enable_dfs_div+0x7e8>  // b.any
    3430652c:	91003261 	add	x1, x19, #0xc
    34306530:	2a000063 	orr	w3, w3, w0
    34306534:	b9001663 	str	w3, [x19, #20]
    34306538:	b9400020 	ldr	w0, [x1]
    3430653c:	6a00005f 	tst	w2, w0
    34306540:	54ffffc1 	b.ne	34306538 <enable_dfs_div+0x758>  // b.any
    34306544:	b9400e60 	ldr	w0, [x19, #12]
    34306548:	35fffb00 	cbnz	w0, 343064a8 <enable_dfs_div+0x6c8>
    3430654c:	52800041 	mov	w1, #0x2                   	// #2
    34306550:	52800000 	mov	w0, #0x0                   	// #0
    34306554:	f9401bf7 	ldr	x23, [sp, #48]
    34306558:	b9001a61 	str	w1, [x19, #24]
    3430655c:	17ffffd5 	b	343064b0 <enable_dfs_div+0x6d0>
    34306560:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306564:	91028000 	add	x0, x0, #0xa0
    34306568:	97fff312 	bl	343031b0 <tf_log>
    3430656c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306570:	f9401bf7 	ldr	x23, [sp, #48]
    34306574:	17ffffcf 	b	343064b0 <enable_dfs_div+0x6d0>
    34306578:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430657c:	91030000 	add	x0, x0, #0xc0
    34306580:	97fff30c 	bl	343031b0 <tf_log>
    34306584:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306588:	f9401bf7 	ldr	x23, [sp, #48]
    3430658c:	17ffffc9 	b	343064b0 <enable_dfs_div+0x6d0>
    34306590:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306594:	f9401bf7 	ldr	x23, [sp, #48]
    34306598:	17ffffc6 	b	343064b0 <enable_dfs_div+0x6d0>
    3430659c:	b0000060 	adrp	x0, 34313000 <vprintf+0x520>
    343065a0:	91326000 	add	x0, x0, #0xc98
    343065a4:	97fff303 	bl	343031b0 <tf_log>
    343065a8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343065ac:	17ffffc1 	b	343064b0 <enable_dfs_div+0x6d0>
    343065b0:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343065b4:	91044000 	add	x0, x0, #0x110
    343065b8:	97fff2fe 	bl	343031b0 <tf_log>
    343065bc:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343065c0:	f9401bf7 	ldr	x23, [sp, #48]
    343065c4:	17ffffbb 	b	343064b0 <enable_dfs_div+0x6d0>
    343065c8:	aa1303e2 	mov	x2, x19
    343065cc:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343065d0:	9101c000 	add	x0, x0, #0x70
    343065d4:	97fff2f7 	bl	343031b0 <tf_log>
    343065d8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343065dc:	f9401bf7 	ldr	x23, [sp, #48]
    343065e0:	17ffffb4 	b	343064b0 <enable_dfs_div+0x6d0>
	...

00000000343065f0 <s32gen1_platclk2mux>:
    343065f0:	1284e1e1 	mov	w1, #0xffffd8f0            	// #-10000
    343065f4:	0b010000 	add	w0, w0, w1
    343065f8:	d65f03c0 	ret
    343065fc:	00000000 	udf	#0

0000000034306600 <s32gen1_cgm_mux_to_safe>:
    34306600:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34306604:	910003fd 	mov	x29, sp
    34306608:	f9000bf3 	str	x19, [sp, #16]
    3430660c:	aa0003f3 	mov	x19, x0
    34306610:	b9400800 	ldr	w0, [x0, #8]
    34306614:	940009b7 	bl	34308cf0 <get_base_addr>
    34306618:	b40000e0 	cbz	x0, 34306634 <s32gen1_cgm_mux_to_safe+0x34>
    3430661c:	39403261 	ldrb	w1, [x19, #12]
    34306620:	52800023 	mov	w3, #0x1                   	// #1
    34306624:	f9400bf3 	ldr	x19, [sp, #16]
    34306628:	52800002 	mov	w2, #0x0                   	// #0
    3430662c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34306630:	17fffbcc 	b	34305560 <cgm_mux_clk_config>
    34306634:	b9400a61 	ldr	w1, [x19, #8]
    34306638:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430663c:	9104c000 	add	x0, x0, #0x130
    34306640:	97fff2dc 	bl	343031b0 <tf_log>
    34306644:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306648:	f9400bf3 	ldr	x19, [sp, #16]
    3430664c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34306650:	d65f03c0 	ret
	...

0000000034306660 <s32gen1_enable_cgm_mux>:
    34306660:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34306664:	910003fd 	mov	x29, sp
    34306668:	a90153f3 	stp	x19, x20, [sp, #16]
    3430666c:	2a0203f4 	mov	w20, w2
    34306670:	b9400002 	ldr	w2, [x0]
    34306674:	aa0003f3 	mov	x19, x0
    34306678:	b9400800 	ldr	w0, [x0, #8]
    3430667c:	7100185f 	cmp	w2, #0x6
    34306680:	54000220 	b.eq	343066c4 <s32gen1_enable_cgm_mux+0x64>  // b.none
    34306684:	f90013f5 	str	x21, [sp, #32]
    34306688:	aa0103f5 	mov	x21, x1
    3430668c:	94000999 	bl	34308cf0 <get_base_addr>
    34306690:	b4000c00 	cbz	x0, 34306810 <s32gen1_enable_cgm_mux+0x1b0>
    34306694:	35000754 	cbnz	w20, 3430677c <s32gen1_enable_cgm_mux+0x11c>
    34306698:	b9400a60 	ldr	w0, [x19, #8]
    3430669c:	aa1503e1 	mov	x1, x21
    343066a0:	94000994 	bl	34308cf0 <get_base_addr>
    343066a4:	b4000a80 	cbz	x0, 343067f4 <s32gen1_enable_cgm_mux+0x194>
    343066a8:	39403261 	ldrb	w1, [x19, #12]
    343066ac:	52800023 	mov	w3, #0x1                   	// #1
    343066b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343066b4:	52800002 	mov	w2, #0x0                   	// #0
    343066b8:	f94013f5 	ldr	x21, [sp, #32]
    343066bc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    343066c0:	17fffba8 	b	34305560 <cgm_mux_clk_config>
    343066c4:	9400098b 	bl	34308cf0 <get_base_addr>
    343066c8:	b4000a60 	cbz	x0, 34306814 <s32gen1_enable_cgm_mux+0x1b4>
    343066cc:	39403261 	ldrb	w1, [x19, #12]
    343066d0:	52800803 	mov	w3, #0x40                  	// #64
    343066d4:	b9401262 	ldr	w2, [x19, #16]
    343066d8:	1284e1e5 	mov	w5, #0xffffd8f0            	// #-10000
    343066dc:	0b050042 	add	w2, w2, w5
    343066e0:	9ba30023 	umaddl	x3, w1, w3, x0
    343066e4:	910c1067 	add	x7, x3, #0x304
    343066e8:	b9430464 	ldr	w4, [x3, #772]
    343066ec:	35000574 	cbnz	w20, 34306798 <s32gen1_enable_cgm_mux+0x138>
    343066f0:	36880604 	tbz	w4, #17, 343067b0 <s32gen1_enable_cgm_mux+0x150>
    343066f4:	d503201f 	nop
    343066f8:	b94000e4 	ldr	w4, [x7]
    343066fc:	3787ffe4 	tbnz	w4, #16, 343066f8 <s32gen1_enable_cgm_mux+0x98>
    34306700:	b9430065 	ldr	w5, [x3, #768]
    34306704:	910c0064 	add	x4, x3, #0x300
    34306708:	53081448 	ubfiz	w8, w2, #24, #6
    3430670c:	52807d06 	mov	w6, #0x3e8                 	// #1000
    34306710:	321e00a5 	orr	w5, w5, #0x4
    34306714:	b9030065 	str	w5, [x3, #768]
    34306718:	14000013 	b	34306764 <s32gen1_enable_cgm_mux+0x104>
    3430671c:	340004b4 	cbz	w20, 343067b0 <s32gen1_enable_cgm_mux+0x150>
    34306720:	b9400085 	ldr	w5, [x4]
    34306724:	120264a5 	and	w5, w5, #0xc0ffffff
    34306728:	2a0800a5 	orr	w5, w5, w8
    3430672c:	b9000085 	str	w5, [x4]
    34306730:	b9400085 	ldr	w5, [x4]
    34306734:	121c78a5 	and	w5, w5, #0xfffffff7
    34306738:	b9000085 	str	w5, [x4]
    3430673c:	b9400085 	ldr	w5, [x4]
    34306740:	121d78a5 	and	w5, w5, #0xfffffffb
    34306744:	b9000085 	str	w5, [x4]
    34306748:	b94000e5 	ldr	w5, [x7]
    3430674c:	37880325 	tbnz	w5, #17, 343067b0 <s32gen1_enable_cgm_mux+0x150>
    34306750:	b9400085 	ldr	w5, [x4]
    34306754:	321e00a5 	orr	w5, w5, #0x4
    34306758:	b9000085 	str	w5, [x4]
    3430675c:	710004c6 	subs	w6, w6, #0x1
    34306760:	54000300 	b.eq	343067c0 <s32gen1_enable_cgm_mux+0x160>  // b.none
    34306764:	b94000e5 	ldr	w5, [x7]
    34306768:	368ffda5 	tbz	w5, #17, 3430671c <s32gen1_enable_cgm_mux+0xbc>
    3430676c:	b9400085 	ldr	w5, [x4]
    34306770:	321d00a5 	orr	w5, w5, #0x8
    34306774:	b9000085 	str	w5, [x4]
    34306778:	17fffff9 	b	3430675c <s32gen1_enable_cgm_mux+0xfc>
    3430677c:	39403261 	ldrb	w1, [x19, #12]
    34306780:	52800003 	mov	w3, #0x0                   	// #0
    34306784:	b9401262 	ldr	w2, [x19, #16]
    34306788:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430678c:	f94013f5 	ldr	x21, [sp, #32]
    34306790:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34306794:	17fffb73 	b	34305560 <cgm_mux_clk_config>
    34306798:	d3587485 	ubfx	x5, x4, #24, #6
    3430679c:	6b05005f 	cmp	w2, w5
    343067a0:	54fffac1 	b.ne	343066f8 <s32gen1_enable_cgm_mux+0x98>  // b.any
    343067a4:	12100484 	and	w4, w4, #0x30000
    343067a8:	7140809f 	cmp	w4, #0x20, lsl #12
    343067ac:	54fffa61 	b.ne	343066f8 <s32gen1_enable_cgm_mux+0x98>  // b.any
    343067b0:	52800000 	mov	w0, #0x0                   	// #0
    343067b4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343067b8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    343067bc:	d65f03c0 	ret
    343067c0:	340000f4 	cbz	w20, 343067dc <s32gen1_enable_cgm_mux+0x17c>
    343067c4:	aa0003e3 	mov	x3, x0
    343067c8:	b0000060 	adrp	x0, 34313000 <vprintf+0x520>
    343067cc:	91346000 	add	x0, x0, #0xd18
    343067d0:	97fff278 	bl	343031b0 <tf_log>
    343067d4:	12800080 	mov	w0, #0xfffffffb            	// #-5
    343067d8:	17fffff7 	b	343067b4 <s32gen1_enable_cgm_mux+0x154>
    343067dc:	aa0003e2 	mov	x2, x0
    343067e0:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343067e4:	9105a000 	add	x0, x0, #0x168
    343067e8:	97fff272 	bl	343031b0 <tf_log>
    343067ec:	12800080 	mov	w0, #0xfffffffb            	// #-5
    343067f0:	17fffff1 	b	343067b4 <s32gen1_enable_cgm_mux+0x154>
    343067f4:	b9400a61 	ldr	w1, [x19, #8]
    343067f8:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343067fc:	9104c000 	add	x0, x0, #0x130
    34306800:	97fff26c 	bl	343031b0 <tf_log>
    34306804:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306808:	f94013f5 	ldr	x21, [sp, #32]
    3430680c:	17ffffea 	b	343067b4 <s32gen1_enable_cgm_mux+0x154>
    34306810:	f94013f5 	ldr	x21, [sp, #32]
    34306814:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306818:	b9400a61 	ldr	w1, [x19, #8]
    3430681c:	9104c000 	add	x0, x0, #0x130
    34306820:	97fff264 	bl	343031b0 <tf_log>
    34306824:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306828:	17ffffe3 	b	343067b4 <s32gen1_enable_cgm_mux+0x154>
    3430682c:	00000000 	udf	#0

0000000034306830 <enable_pll_div>:
    34306830:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34306834:	910003fd 	mov	x29, sp
    34306838:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430683c:	f9400416 	ldr	x22, [x0, #8]
    34306840:	b4001cf6 	cbz	x22, 34306bdc <enable_pll_div+0x3ac>
    34306844:	a90153f3 	stp	x19, x20, [sp, #16]
    34306848:	aa0003f4 	mov	x20, x0
    3430684c:	b94002c0 	ldr	w0, [x22]
    34306850:	7100081f 	cmp	w0, #0x2
    34306854:	54001a81 	b.ne	34306ba4 <enable_pll_div+0x374>  // b.any
    34306858:	b94012c0 	ldr	w0, [x22, #16]
    3430685c:	aa0103f3 	mov	x19, x1
    34306860:	f9001bf7 	str	x23, [sp, #48]
    34306864:	2a0203f7 	mov	w23, w2
    34306868:	94000922 	bl	34308cf0 <get_base_addr>
    3430686c:	aa0003f5 	mov	x21, x0
    34306870:	b4001e00 	cbz	x0, 34306c30 <enable_pll_div+0x400>
    34306874:	aa1603e0 	mov	x0, x22
    34306878:	aa1303e1 	mov	x1, x19
    3430687c:	940005d5 	bl	34307fd0 <get_module_rate>
    34306880:	b4001c80 	cbz	x0, 34306c10 <enable_pll_div+0x3e0>
    34306884:	350001d7 	cbnz	w23, 343068bc <enable_pll_div+0x8c>
    34306888:	b9401a80 	ldr	w0, [x20, #24]
    3430688c:	52800016 	mov	w22, #0x0                   	// #0
    34306890:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306894:	531e7400 	lsl	w0, w0, #2
    34306898:	91020000 	add	x0, x0, #0x80
    3430689c:	f9401bf7 	ldr	x23, [sp, #48]
    343068a0:	b8606aa1 	ldr	w1, [x21, x0]
    343068a4:	12007821 	and	w1, w1, #0x7fffffff
    343068a8:	b8206aa1 	str	w1, [x21, x0]
    343068ac:	2a1603e0 	mov	w0, w22
    343068b0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343068b4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343068b8:	d65f03c0 	ret
    343068bc:	d29c2003 	mov	x3, #0xe100                	// #57600
    343068c0:	d2800044 	mov	x4, #0x2                   	// #2
    343068c4:	f9401282 	ldr	x2, [x20, #32]
    343068c8:	f2a0bea3 	movk	x3, #0x5f5, lsl #16
    343068cc:	9b037c08 	mul	x8, x0, x3
    343068d0:	9b037c43 	mul	x3, x2, x3
    343068d4:	aa0803e9 	mov	x9, x8
    343068d8:	9ac40925 	udiv	x5, x9, x4
    343068dc:	9b04a4a1 	msub	x1, x5, x4, x9
    343068e0:	b40000e1 	cbz	x1, 343068fc <enable_pll_div+0xcc>
    343068e4:	14000009 	b	34306908 <enable_pll_div+0xd8>
    343068e8:	aa0503e9 	mov	x9, x5
    343068ec:	aa0603e3 	mov	x3, x6
    343068f0:	9ac408a5 	udiv	x5, x5, x4
    343068f4:	9b04a4a1 	msub	x1, x5, x4, x9
    343068f8:	b5000081 	cbnz	x1, 34306908 <enable_pll_div+0xd8>
    343068fc:	9ac40866 	udiv	x6, x3, x4
    34306900:	9b048cc1 	msub	x1, x6, x4, x3
    34306904:	b4ffff21 	cbz	x1, 343068e8 <enable_pll_div+0xb8>
    34306908:	91000484 	add	x4, x4, #0x1
    3430690c:	f100189f 	cmp	x4, #0x6
    34306910:	54fffe41 	b.ne	343068d8 <enable_pll_div+0xa8>  // b.any
    34306914:	d29c2007 	mov	x7, #0xe100                	// #57600
    34306918:	d2800044 	mov	x4, #0x2                   	// #2
    3430691c:	f2a0bea7 	movk	x7, #0x5f5, lsl #16
    34306920:	9ac408e5 	udiv	x5, x7, x4
    34306924:	9b049ca1 	msub	x1, x5, x4, x7
    34306928:	b40000e1 	cbz	x1, 34306944 <enable_pll_div+0x114>
    3430692c:	14000009 	b	34306950 <enable_pll_div+0x120>
    34306930:	aa0503e7 	mov	x7, x5
    34306934:	aa0603e3 	mov	x3, x6
    34306938:	9ac408a5 	udiv	x5, x5, x4
    3430693c:	9b049ca1 	msub	x1, x5, x4, x7
    34306940:	b5000081 	cbnz	x1, 34306950 <enable_pll_div+0x120>
    34306944:	9ac40866 	udiv	x6, x3, x4
    34306948:	9b048cc1 	msub	x1, x6, x4, x3
    3430694c:	b4ffff21 	cbz	x1, 34306930 <enable_pll_div+0x100>
    34306950:	91000484 	add	x4, x4, #0x1
    34306954:	f100189f 	cmp	x4, #0x6
    34306958:	54fffe41 	b.ne	34306920 <enable_pll_div+0xf0>  // b.any
    3430695c:	f100013f 	cmp	x9, #0x0
    34306960:	9b077d21 	mul	x1, x9, x7
    34306964:	fa4018e4 	ccmp	x7, #0x0, #0x4, ne  // ne = any
    34306968:	d2800026 	mov	x6, #0x1                   	// #1
    3430696c:	54000240 	b.eq	343069b4 <enable_pll_div+0x184>  // b.none
    34306970:	9ac90824 	udiv	x4, x1, x9
    34306974:	eb07009f 	cmp	x4, x7
    34306978:	540001e0 	b.eq	343069b4 <enable_pll_div+0x184>  // b.none
    3430697c:	aa0703e4 	mov	x4, x7
    34306980:	aa0903e1 	mov	x1, x9
    34306984:	d503201f 	nop
    34306988:	d341fc21 	lsr	x1, x1, #1
    3430698c:	d341fc84 	lsr	x4, x4, #1
    34306990:	d37ff8c6 	lsl	x6, x6, #1
    34306994:	9b047c25 	mul	x5, x1, x4
    34306998:	9ac108a5 	udiv	x5, x5, x1
    3430699c:	eb0400bf 	cmp	x5, x4
    343069a0:	54ffff41 	b.ne	34306988 <enable_pll_div+0x158>  // b.any
    343069a4:	9ac60929 	udiv	x9, x9, x6
    343069a8:	9ac608e7 	udiv	x7, x7, x6
    343069ac:	9ac60863 	udiv	x3, x3, x6
    343069b0:	9b077d21 	mul	x1, x9, x7
    343069b4:	9ac30836 	udiv	x22, x1, x3
    343069b8:	d2884803 	mov	x3, #0x4240                	// #16960
    343069bc:	f2a001e3 	movk	x3, #0xf, lsl #16
    343069c0:	d299dfa1 	mov	x1, #0xcefd                	// #52989
    343069c4:	f2b08c21 	movk	x1, #0x8461, lsl #16
    343069c8:	d29c2004 	mov	x4, #0xe100                	// #57600
    343069cc:	f2cee221 	movk	x1, #0x7711, lsl #32
    343069d0:	f2a0bea4 	movk	x4, #0x5f5, lsl #16
    343069d4:	9b060ed6 	madd	x22, x22, x6, x3
    343069d8:	f2f57981 	movk	x1, #0xabcc, lsl #48
    343069dc:	d2800045 	mov	x5, #0x2                   	// #2
    343069e0:	9bc17ed6 	umulh	x22, x22, x1
    343069e4:	d35ae6c3 	ubfx	x3, x22, #26, #32
    343069e8:	d35afed6 	lsr	x22, x22, #26
    343069ec:	9b047c64 	mul	x4, x3, x4
    343069f0:	9ac50906 	udiv	x6, x8, x5
    343069f4:	9b05a0c1 	msub	x1, x6, x5, x8
    343069f8:	b40000e1 	cbz	x1, 34306a14 <enable_pll_div+0x1e4>
    343069fc:	14000009 	b	34306a20 <enable_pll_div+0x1f0>
    34306a00:	aa0603e8 	mov	x8, x6
    34306a04:	aa0703e4 	mov	x4, x7
    34306a08:	9ac508c6 	udiv	x6, x6, x5
    34306a0c:	9b05a0c1 	msub	x1, x6, x5, x8
    34306a10:	b5000081 	cbnz	x1, 34306a20 <enable_pll_div+0x1f0>
    34306a14:	9ac50887 	udiv	x7, x4, x5
    34306a18:	9b0590e1 	msub	x1, x7, x5, x4
    34306a1c:	b4ffff21 	cbz	x1, 34306a00 <enable_pll_div+0x1d0>
    34306a20:	910004a5 	add	x5, x5, #0x1
    34306a24:	f10018bf 	cmp	x5, #0x6
    34306a28:	54fffe41 	b.ne	343069f0 <enable_pll_div+0x1c0>  // b.any
    34306a2c:	d29c2009 	mov	x9, #0xe100                	// #57600
    34306a30:	d2800045 	mov	x5, #0x2                   	// #2
    34306a34:	f2a0bea9 	movk	x9, #0x5f5, lsl #16
    34306a38:	9ac50926 	udiv	x6, x9, x5
    34306a3c:	9b05a4c1 	msub	x1, x6, x5, x9
    34306a40:	b40000e1 	cbz	x1, 34306a5c <enable_pll_div+0x22c>
    34306a44:	14000009 	b	34306a68 <enable_pll_div+0x238>
    34306a48:	aa0603e9 	mov	x9, x6
    34306a4c:	aa0703e4 	mov	x4, x7
    34306a50:	9ac508c6 	udiv	x6, x6, x5
    34306a54:	9b05a4c1 	msub	x1, x6, x5, x9
    34306a58:	b5000081 	cbnz	x1, 34306a68 <enable_pll_div+0x238>
    34306a5c:	9ac50887 	udiv	x7, x4, x5
    34306a60:	9b0590ea 	msub	x10, x7, x5, x4
    34306a64:	b4ffff2a 	cbz	x10, 34306a48 <enable_pll_div+0x218>
    34306a68:	910004a5 	add	x5, x5, #0x1
    34306a6c:	f10018bf 	cmp	x5, #0x6
    34306a70:	54fffe41 	b.ne	34306a38 <enable_pll_div+0x208>  // b.any
    34306a74:	f100011f 	cmp	x8, #0x0
    34306a78:	9b087d21 	mul	x1, x9, x8
    34306a7c:	fa401924 	ccmp	x9, #0x0, #0x4, ne  // ne = any
    34306a80:	d2800027 	mov	x7, #0x1                   	// #1
    34306a84:	54000240 	b.eq	34306acc <enable_pll_div+0x29c>  // b.none
    34306a88:	9ac80825 	udiv	x5, x1, x8
    34306a8c:	eb05013f 	cmp	x9, x5
    34306a90:	540001e0 	b.eq	34306acc <enable_pll_div+0x29c>  // b.none
    34306a94:	aa0903e5 	mov	x5, x9
    34306a98:	aa0803e1 	mov	x1, x8
    34306a9c:	d503201f 	nop
    34306aa0:	d341fc21 	lsr	x1, x1, #1
    34306aa4:	d341fca5 	lsr	x5, x5, #1
    34306aa8:	d37ff8e7 	lsl	x7, x7, #1
    34306aac:	9b057c26 	mul	x6, x1, x5
    34306ab0:	9ac108c6 	udiv	x6, x6, x1
    34306ab4:	eb0500df 	cmp	x6, x5
    34306ab8:	54ffff41 	b.ne	34306aa0 <enable_pll_div+0x270>  // b.any
    34306abc:	9ac70908 	udiv	x8, x8, x7
    34306ac0:	9ac70929 	udiv	x9, x9, x7
    34306ac4:	9ac70884 	udiv	x4, x4, x7
    34306ac8:	9b097d01 	mul	x1, x8, x9
    34306acc:	9ac40821 	udiv	x1, x1, x4
    34306ad0:	d2884805 	mov	x5, #0x4240                	// #16960
    34306ad4:	f2a001e5 	movk	x5, #0xf, lsl #16
    34306ad8:	d299dfa4 	mov	x4, #0xcefd                	// #52989
    34306adc:	f2b08c24 	movk	x4, #0x8461, lsl #16
    34306ae0:	f2cee224 	movk	x4, #0x7711, lsl #32
    34306ae4:	9b071421 	madd	x1, x1, x7, x5
    34306ae8:	f2f57984 	movk	x4, #0xabcc, lsl #48
    34306aec:	9bc47c21 	umulh	x1, x1, x4
    34306af0:	eb41685f 	cmp	x2, x1, lsr #26
    34306af4:	540007c1 	b.ne	34306bec <enable_pll_div+0x3bc>  // b.any
    34306af8:	f9400a80 	ldr	x0, [x20, #16]
    34306afc:	b4000060 	cbz	x0, 34306b08 <enable_pll_div+0x2d8>
    34306b00:	b9400681 	ldr	w1, [x20, #4]
    34306b04:	350003a1 	cbnz	w1, 34306b78 <enable_pll_div+0x348>
    34306b08:	b9401a81 	ldr	w1, [x20, #24]
    34306b0c:	531e7421 	lsl	w1, w1, #2
    34306b10:	91020021 	add	x1, x1, #0x80
    34306b14:	b8616aa3 	ldr	w3, [x21, x1]
    34306b18:	d3505c62 	ubfx	x2, x3, #16, #8
    34306b1c:	11000442 	add	w2, w2, #0x1
    34306b20:	6b0202df 	cmp	w22, w2
    34306b24:	54000580 	b.eq	34306bd4 <enable_pll_div+0x3a4>  // b.none
    34306b28:	36f80083 	tbz	w3, #31, 34306b38 <enable_pll_div+0x308>
    34306b2c:	b8616aa2 	ldr	w2, [x21, x1]
    34306b30:	12007842 	and	w2, w2, #0x7fffffff
    34306b34:	b8216aa2 	str	w2, [x21, x1]
    34306b38:	510006c2 	sub	w2, w22, #0x1
    34306b3c:	53101c42 	ubfiz	w2, w2, #16, #8
    34306b40:	b8216aa2 	str	w2, [x21, x1]
    34306b44:	b8616aa2 	ldr	w2, [x21, x1]
    34306b48:	32010042 	orr	w2, w2, #0x80000000
    34306b4c:	b8216aa2 	str	w2, [x21, x1]
    34306b50:	52800016 	mov	w22, #0x0                   	// #0
    34306b54:	b4000060 	cbz	x0, 34306b60 <enable_pll_div+0x330>
    34306b58:	b9400681 	ldr	w1, [x20, #4]
    34306b5c:	35000181 	cbnz	w1, 34306b8c <enable_pll_div+0x35c>
    34306b60:	2a1603e0 	mov	w0, w22
    34306b64:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306b68:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34306b6c:	f9401bf7 	ldr	x23, [sp, #48]
    34306b70:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34306b74:	d65f03c0 	ret
    34306b78:	aa1303e1 	mov	x1, x19
    34306b7c:	52800002 	mov	w2, #0x0                   	// #0
    34306b80:	97fffeb8 	bl	34306660 <s32gen1_enable_cgm_mux>
    34306b84:	f9400a80 	ldr	x0, [x20, #16]
    34306b88:	17ffffe0 	b	34306b08 <enable_pll_div+0x2d8>
    34306b8c:	aa1303e1 	mov	x1, x19
    34306b90:	52800022 	mov	w2, #0x1                   	// #1
    34306b94:	97fffeb3 	bl	34306660 <s32gen1_enable_cgm_mux>
    34306b98:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306b9c:	f9401bf7 	ldr	x23, [sp, #48]
    34306ba0:	17ffff43 	b	343068ac <enable_pll_div+0x7c>
    34306ba4:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306ba8:	91070000 	add	x0, x0, #0x1c0
    34306bac:	97fff181 	bl	343031b0 <tf_log>
    34306bb0:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306bb4:	52800016 	mov	w22, #0x0                   	// #0
    34306bb8:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306bbc:	9107e000 	add	x0, x0, #0x1f8
    34306bc0:	97fff17c 	bl	343031b0 <tf_log>
    34306bc4:	2a1603e0 	mov	w0, w22
    34306bc8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34306bcc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34306bd0:	d65f03c0 	ret
    34306bd4:	36fffb23 	tbz	w3, #31, 34306b38 <enable_pll_div+0x308>
    34306bd8:	17ffffde 	b	34306b50 <enable_pll_div+0x320>
    34306bdc:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306be0:	91064000 	add	x0, x0, #0x190
    34306be4:	97fff173 	bl	343031b0 <tf_log>
    34306be8:	17fffff3 	b	34306bb4 <enable_pll_div+0x384>
    34306bec:	9ac30803 	udiv	x3, x0, x3
    34306bf0:	aa0003e1 	mov	x1, x0
    34306bf4:	128002b6 	mov	w22, #0xffffffea            	// #-22
    34306bf8:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306bfc:	9109e000 	add	x0, x0, #0x278
    34306c00:	97fff16c 	bl	343031b0 <tf_log>
    34306c04:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306c08:	f9401bf7 	ldr	x23, [sp, #48]
    34306c0c:	17ffff28 	b	343068ac <enable_pll_div+0x7c>
    34306c10:	aa1503e1 	mov	x1, x21
    34306c14:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306c18:	128002b6 	mov	w22, #0xffffffea            	// #-22
    34306c1c:	91090000 	add	x0, x0, #0x240
    34306c20:	97fff164 	bl	343031b0 <tf_log>
    34306c24:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306c28:	f9401bf7 	ldr	x23, [sp, #48]
    34306c2c:	17ffff20 	b	343068ac <enable_pll_div+0x7c>
    34306c30:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306c34:	128002b6 	mov	w22, #0xffffffea            	// #-22
    34306c38:	91088000 	add	x0, x0, #0x220
    34306c3c:	97fff15d 	bl	343031b0 <tf_log>
    34306c40:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306c44:	f9401bf7 	ldr	x23, [sp, #48]
    34306c48:	17ffff19 	b	343068ac <enable_pll_div+0x7c>
    34306c4c:	00000000 	udf	#0

0000000034306c50 <enable_mux>:
    34306c50:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34306c54:	910003fd 	mov	x29, sp
    34306c58:	a90153f3 	stp	x19, x20, [sp, #16]
    34306c5c:	aa0003f3 	mov	x19, x0
    34306c60:	b9401000 	ldr	w0, [x0, #16]
    34306c64:	aa0103f4 	mov	x20, x1
    34306c68:	f90013f5 	str	x21, [sp, #32]
    34306c6c:	2a0203f5 	mov	w21, w2
    34306c70:	940008a4 	bl	34308f00 <get_clock>
    34306c74:	b4000360 	cbz	x0, 34306ce0 <enable_mux+0x90>
    34306c78:	b9400a61 	ldr	w1, [x19, #8]
    34306c7c:	7100303f 	cmp	w1, #0xc
    34306c80:	54000128 	b.hi	34306ca4 <enable_mux+0x54>  // b.pmore
    34306c84:	d2800023 	mov	x3, #0x1                   	// #1
    34306c88:	9ac12063 	lsl	x3, x3, x1
    34306c8c:	f27d107f 	tst	x3, #0xf8
    34306c90:	540001a1 	b.ne	34306cc4 <enable_mux+0x74>  // b.any
    34306c94:	d28220a2 	mov	x2, #0x1105                	// #4357
    34306c98:	52800000 	mov	w0, #0x0                   	// #0
    34306c9c:	ea02007f 	tst	x3, x2
    34306ca0:	540000a1 	b.ne	34306cb4 <enable_mux+0x64>  // b.any
    34306ca4:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306ca8:	910c2000 	add	x0, x0, #0x308
    34306cac:	97fff141 	bl	343031b0 <tf_log>
    34306cb0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306cb4:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306cb8:	f94013f5 	ldr	x21, [sp, #32]
    34306cbc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34306cc0:	d65f03c0 	ret
    34306cc4:	2a1503e2 	mov	w2, w21
    34306cc8:	aa1403e1 	mov	x1, x20
    34306ccc:	aa1303e0 	mov	x0, x19
    34306cd0:	a94153f3 	ldp	x19, x20, [sp, #16]
    34306cd4:	f94013f5 	ldr	x21, [sp, #32]
    34306cd8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34306cdc:	17fffe61 	b	34306660 <s32gen1_enable_cgm_mux>
    34306ce0:	b9400a60 	ldr	w0, [x19, #8]
    34306ce4:	39403262 	ldrb	w2, [x19, #12]
    34306ce8:	b9401261 	ldr	w1, [x19, #16]
    34306cec:	7100341f 	cmp	w0, #0xd
    34306cf0:	54000128 	b.hi	34306d14 <enable_mux+0xc4>  // b.pmore
    34306cf4:	d0000063 	adrp	x3, 34314000 <tran_speed_base+0x3e0>
    34306cf8:	91184063 	add	x3, x3, #0x610
    34306cfc:	f8605863 	ldr	x3, [x3, w0, uxtw #3]
    34306d00:	d0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34306d04:	910b6000 	add	x0, x0, #0x2d8
    34306d08:	97fff12a 	bl	343031b0 <tf_log>
    34306d0c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34306d10:	17ffffe9 	b	34306cb4 <enable_mux+0x64>
    34306d14:	d0000063 	adrp	x3, 34314000 <tran_speed_base+0x3e0>
    34306d18:	910b2063 	add	x3, x3, #0x2c8
    34306d1c:	17fffff9 	b	34306d00 <enable_mux+0xb0>

0000000034306d20 <get_pll_mfi_mfn>:
    34306d20:	aa0003e8 	mov	x8, x0
    34306d24:	d29c2000 	mov	x0, #0xe100                	// #57600
    34306d28:	f2a0bea0 	movk	x0, #0x5f5, lsl #16
    34306d2c:	d2800045 	mov	x5, #0x2                   	// #2
    34306d30:	9ac10906 	udiv	x6, x8, x1
    34306d34:	9b007c29 	mul	x9, x1, x0
    34306d38:	aa0903e4 	mov	x4, x9
    34306d3c:	9b01a0c1 	msub	x1, x6, x1, x8
    34306d40:	b9000046 	str	w6, [x2]
    34306d44:	9b007c21 	mul	x1, x1, x0
    34306d48:	9ac50826 	udiv	x6, x1, x5
    34306d4c:	9b0584c0 	msub	x0, x6, x5, x1
    34306d50:	b40000e0 	cbz	x0, 34306d6c <get_pll_mfi_mfn+0x4c>
    34306d54:	14000009 	b	34306d78 <get_pll_mfi_mfn+0x58>
    34306d58:	aa0603e1 	mov	x1, x6
    34306d5c:	aa0003e4 	mov	x4, x0
    34306d60:	9ac508c6 	udiv	x6, x6, x5
    34306d64:	9b0584c0 	msub	x0, x6, x5, x1
    34306d68:	b5000080 	cbnz	x0, 34306d78 <get_pll_mfi_mfn+0x58>
    34306d6c:	9ac50880 	udiv	x0, x4, x5
    34306d70:	9b059007 	msub	x7, x0, x5, x4
    34306d74:	b4ffff27 	cbz	x7, 34306d58 <get_pll_mfi_mfn+0x38>
    34306d78:	910004a5 	add	x5, x5, #0x1
    34306d7c:	f10018bf 	cmp	x5, #0x6
    34306d80:	54fffe41 	b.ne	34306d48 <get_pll_mfi_mfn+0x28>  // b.any
    34306d84:	d29c200a 	mov	x10, #0xe100                	// #57600
    34306d88:	d2800045 	mov	x5, #0x2                   	// #2
    34306d8c:	f2a0beaa 	movk	x10, #0x5f5, lsl #16
    34306d90:	9ac50946 	udiv	x6, x10, x5
    34306d94:	9b05a8c0 	msub	x0, x6, x5, x10
    34306d98:	b40000e0 	cbz	x0, 34306db4 <get_pll_mfi_mfn+0x94>
    34306d9c:	14000009 	b	34306dc0 <get_pll_mfi_mfn+0xa0>
    34306da0:	aa0603ea 	mov	x10, x6
    34306da4:	aa0703e4 	mov	x4, x7
    34306da8:	9ac508c6 	udiv	x6, x6, x5
    34306dac:	9b05a8c0 	msub	x0, x6, x5, x10
    34306db0:	b5000080 	cbnz	x0, 34306dc0 <get_pll_mfi_mfn+0xa0>
    34306db4:	9ac50887 	udiv	x7, x4, x5
    34306db8:	9b0590e0 	msub	x0, x7, x5, x4
    34306dbc:	b4ffff20 	cbz	x0, 34306da0 <get_pll_mfi_mfn+0x80>
    34306dc0:	910004a5 	add	x5, x5, #0x1
    34306dc4:	f10018bf 	cmp	x5, #0x6
    34306dc8:	54fffe41 	b.ne	34306d90 <get_pll_mfi_mfn+0x70>  // b.any
    34306dcc:	f100003f 	cmp	x1, #0x0
    34306dd0:	9b0a7c20 	mul	x0, x1, x10
    34306dd4:	fa401944 	ccmp	x10, #0x0, #0x4, ne  // ne = any
    34306dd8:	d2800027 	mov	x7, #0x1                   	// #1
    34306ddc:	54000240 	b.eq	34306e24 <get_pll_mfi_mfn+0x104>  // b.none
    34306de0:	9ac10805 	udiv	x5, x0, x1
    34306de4:	eb0a00bf 	cmp	x5, x10
    34306de8:	540001e0 	b.eq	34306e24 <get_pll_mfi_mfn+0x104>  // b.none
    34306dec:	aa0a03e5 	mov	x5, x10
    34306df0:	aa0103e0 	mov	x0, x1
    34306df4:	d503201f 	nop
    34306df8:	d341fc00 	lsr	x0, x0, #1
    34306dfc:	d341fca5 	lsr	x5, x5, #1
    34306e00:	d37ff8e7 	lsl	x7, x7, #1
    34306e04:	9b057c06 	mul	x6, x0, x5
    34306e08:	9ac008c6 	udiv	x6, x6, x0
    34306e0c:	eb0500df 	cmp	x6, x5
    34306e10:	54ffff41 	b.ne	34306df8 <get_pll_mfi_mfn+0xd8>  // b.any
    34306e14:	9ac70821 	udiv	x1, x1, x7
    34306e18:	9ac7094a 	udiv	x10, x10, x7
    34306e1c:	9ac70884 	udiv	x4, x4, x7
    34306e20:	9b0a7c20 	mul	x0, x1, x10
    34306e24:	9ac40800 	udiv	x0, x0, x4
    34306e28:	d29c2005 	mov	x5, #0xe100                	// #57600
    34306e2c:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    34306e30:	d2800044 	mov	x4, #0x2                   	// #2
    34306e34:	9b077c00 	mul	x0, x0, x7
    34306e38:	9ac40806 	udiv	x6, x0, x4
    34306e3c:	9b0480c1 	msub	x1, x6, x4, x0
    34306e40:	b50001a1 	cbnz	x1, 34306e74 <get_pll_mfi_mfn+0x154>
    34306e44:	9ac408a7 	udiv	x7, x5, x4
    34306e48:	9b0494e1 	msub	x1, x7, x4, x5
    34306e4c:	b40000a1 	cbz	x1, 34306e60 <get_pll_mfi_mfn+0x140>
    34306e50:	14000009 	b	34306e74 <get_pll_mfi_mfn+0x154>
    34306e54:	9ac408e7 	udiv	x7, x7, x4
    34306e58:	9b0494e1 	msub	x1, x7, x4, x5
    34306e5c:	b50000c1 	cbnz	x1, 34306e74 <get_pll_mfi_mfn+0x154>
    34306e60:	aa0603e0 	mov	x0, x6
    34306e64:	aa0703e5 	mov	x5, x7
    34306e68:	9ac408c6 	udiv	x6, x6, x4
    34306e6c:	9b0480c1 	msub	x1, x6, x4, x0
    34306e70:	b4ffff21 	cbz	x1, 34306e54 <get_pll_mfi_mfn+0x134>
    34306e74:	91000484 	add	x4, x4, #0x1
    34306e78:	f100189f 	cmp	x4, #0x6
    34306e7c:	54fffde1 	b.ne	34306e38 <get_pll_mfi_mfn+0x118>  // b.any
    34306e80:	d2a4e901 	mov	x1, #0x27480000            	// #659030016
    34306e84:	d2800044 	mov	x4, #0x2                   	// #2
    34306e88:	f2c035a1 	movk	x1, #0x1ad, lsl #32
    34306e8c:	9ac40826 	udiv	x6, x1, x4
    34306e90:	9b0484c7 	msub	x7, x6, x4, x1
    34306e94:	b50001a7 	cbnz	x7, 34306ec8 <get_pll_mfi_mfn+0x1a8>
    34306e98:	9ac408a7 	udiv	x7, x5, x4
    34306e9c:	9b0494ea 	msub	x10, x7, x4, x5
    34306ea0:	b40000aa 	cbz	x10, 34306eb4 <get_pll_mfi_mfn+0x194>
    34306ea4:	14000009 	b	34306ec8 <get_pll_mfi_mfn+0x1a8>
    34306ea8:	9ac408e7 	udiv	x7, x7, x4
    34306eac:	9b0494ea 	msub	x10, x7, x4, x5
    34306eb0:	b50000ca 	cbnz	x10, 34306ec8 <get_pll_mfi_mfn+0x1a8>
    34306eb4:	aa0603e1 	mov	x1, x6
    34306eb8:	aa0703e5 	mov	x5, x7
    34306ebc:	9ac408c6 	udiv	x6, x6, x4
    34306ec0:	9b0484ca 	msub	x10, x6, x4, x1
    34306ec4:	b4ffff2a 	cbz	x10, 34306ea8 <get_pll_mfi_mfn+0x188>
    34306ec8:	91000484 	add	x4, x4, #0x1
    34306ecc:	f100189f 	cmp	x4, #0x6
    34306ed0:	54fffde1 	b.ne	34306e8c <get_pll_mfi_mfn+0x16c>  // b.any
    34306ed4:	9b017c00 	mul	x0, x0, x1
    34306ed8:	d299dfa1 	mov	x1, #0xcefd                	// #52989
    34306edc:	f2b08c21 	movk	x1, #0x8461, lsl #16
    34306ee0:	d29c2006 	mov	x6, #0xe100                	// #57600
    34306ee4:	f2cee221 	movk	x1, #0x7711, lsl #32
    34306ee8:	f2a0bea6 	movk	x6, #0x5f5, lsl #16
    34306eec:	f2f57981 	movk	x1, #0xabcc, lsl #48
    34306ef0:	d29e0fe7 	mov	x7, #0xf07f                	// #61567
    34306ef4:	9ac50800 	udiv	x0, x0, x5
    34306ef8:	f2a05f47 	movk	x7, #0x2fa, lsl #16
    34306efc:	9143d004 	add	x4, x0, #0xf4, lsl #12
    34306f00:	91090084 	add	x4, x4, #0x240
    34306f04:	9bc17c84 	umulh	x4, x4, x1
    34306f08:	d35ae481 	ubfx	x1, x4, #26, #32
    34306f0c:	d35afc84 	lsr	x4, x4, #26
    34306f10:	9b067c21 	mul	x1, x1, x6
    34306f14:	cb010000 	sub	x0, x0, x1
    34306f18:	eb07001f 	cmp	x0, x7
    34306f1c:	54000f08 	b.hi	343070fc <get_pll_mfi_mfn+0x3dc>  // b.pmore
    34306f20:	b9000064 	str	w4, [x3]
    34306f24:	d2a4e903 	mov	x3, #0x27480000            	// #659030016
    34306f28:	d2800044 	mov	x4, #0x2                   	// #2
    34306f2c:	f2c035a3 	movk	x3, #0x1ad, lsl #32
    34306f30:	9ac40825 	udiv	x5, x1, x4
    34306f34:	9b0484a0 	msub	x0, x5, x4, x1
    34306f38:	b40000e0 	cbz	x0, 34306f54 <get_pll_mfi_mfn+0x234>
    34306f3c:	14000009 	b	34306f60 <get_pll_mfi_mfn+0x240>
    34306f40:	aa0503e1 	mov	x1, x5
    34306f44:	aa0603e3 	mov	x3, x6
    34306f48:	9ac408a5 	udiv	x5, x5, x4
    34306f4c:	9b0484a0 	msub	x0, x5, x4, x1
    34306f50:	b5000080 	cbnz	x0, 34306f60 <get_pll_mfi_mfn+0x240>
    34306f54:	9ac40866 	udiv	x6, x3, x4
    34306f58:	9b048cc0 	msub	x0, x6, x4, x3
    34306f5c:	b4ffff20 	cbz	x0, 34306f40 <get_pll_mfi_mfn+0x220>
    34306f60:	91000484 	add	x4, x4, #0x1
    34306f64:	f100189f 	cmp	x4, #0x6
    34306f68:	54fffe41 	b.ne	34306f30 <get_pll_mfi_mfn+0x210>  // b.any
    34306f6c:	d29c2000 	mov	x0, #0xe100                	// #57600
    34306f70:	d2800044 	mov	x4, #0x2                   	// #2
    34306f74:	f2a0bea0 	movk	x0, #0x5f5, lsl #16
    34306f78:	9ac40805 	udiv	x5, x0, x4
    34306f7c:	9b0480a6 	msub	x6, x5, x4, x0
    34306f80:	b40000e6 	cbz	x6, 34306f9c <get_pll_mfi_mfn+0x27c>
    34306f84:	14000009 	b	34306fa8 <get_pll_mfi_mfn+0x288>
    34306f88:	aa0503e0 	mov	x0, x5
    34306f8c:	aa0603e3 	mov	x3, x6
    34306f90:	9ac408a5 	udiv	x5, x5, x4
    34306f94:	9b0480a6 	msub	x6, x5, x4, x0
    34306f98:	b5000086 	cbnz	x6, 34306fa8 <get_pll_mfi_mfn+0x288>
    34306f9c:	9ac40866 	udiv	x6, x3, x4
    34306fa0:	9b048cc7 	msub	x7, x6, x4, x3
    34306fa4:	b4ffff27 	cbz	x7, 34306f88 <get_pll_mfi_mfn+0x268>
    34306fa8:	91000484 	add	x4, x4, #0x1
    34306fac:	f100189f 	cmp	x4, #0x6
    34306fb0:	54fffe41 	b.ne	34306f78 <get_pll_mfi_mfn+0x258>  // b.any
    34306fb4:	f100003f 	cmp	x1, #0x0
    34306fb8:	9b017c04 	mul	x4, x0, x1
    34306fbc:	fa401804 	ccmp	x0, #0x0, #0x4, ne  // ne = any
    34306fc0:	d2800027 	mov	x7, #0x1                   	// #1
    34306fc4:	54000240 	b.eq	3430700c <get_pll_mfi_mfn+0x2ec>  // b.none
    34306fc8:	9ac10885 	udiv	x5, x4, x1
    34306fcc:	eb05001f 	cmp	x0, x5
    34306fd0:	540001e0 	b.eq	3430700c <get_pll_mfi_mfn+0x2ec>  // b.none
    34306fd4:	aa0003e5 	mov	x5, x0
    34306fd8:	aa0103e4 	mov	x4, x1
    34306fdc:	d503201f 	nop
    34306fe0:	d341fc84 	lsr	x4, x4, #1
    34306fe4:	d341fca5 	lsr	x5, x5, #1
    34306fe8:	d37ff8e7 	lsl	x7, x7, #1
    34306fec:	9b057c86 	mul	x6, x4, x5
    34306ff0:	9ac408c6 	udiv	x6, x6, x4
    34306ff4:	eb0500df 	cmp	x6, x5
    34306ff8:	54ffff41 	b.ne	34306fe0 <get_pll_mfi_mfn+0x2c0>  // b.any
    34306ffc:	9ac70821 	udiv	x1, x1, x7
    34307000:	9ac70800 	udiv	x0, x0, x7
    34307004:	9ac70863 	udiv	x3, x3, x7
    34307008:	9b007c24 	mul	x4, x1, x0
    3430700c:	9ac30881 	udiv	x1, x4, x3
    34307010:	b9400040 	ldr	w0, [x2]
    34307014:	529c2004 	mov	w4, #0xe100                	// #57600
    34307018:	d29c2003 	mov	x3, #0xe100                	// #57600
    3430701c:	72a0bea4 	movk	w4, #0x5f5, lsl #16
    34307020:	f2a0bea3 	movk	x3, #0x5f5, lsl #16
    34307024:	d2800042 	mov	x2, #0x2                   	// #2
    34307028:	9b077c21 	mul	x1, x1, x7
    3430702c:	9ba40400 	umaddl	x0, w0, w4, x1
    34307030:	9ac20924 	udiv	x4, x9, x2
    34307034:	9b02a481 	msub	x1, x4, x2, x9
    34307038:	b50001a1 	cbnz	x1, 3430706c <get_pll_mfi_mfn+0x34c>
    3430703c:	9ac20865 	udiv	x5, x3, x2
    34307040:	9b028ca1 	msub	x1, x5, x2, x3
    34307044:	b40000a1 	cbz	x1, 34307058 <get_pll_mfi_mfn+0x338>
    34307048:	14000009 	b	3430706c <get_pll_mfi_mfn+0x34c>
    3430704c:	9ac208a5 	udiv	x5, x5, x2
    34307050:	9b028ca1 	msub	x1, x5, x2, x3
    34307054:	b50000c1 	cbnz	x1, 3430706c <get_pll_mfi_mfn+0x34c>
    34307058:	aa0403e9 	mov	x9, x4
    3430705c:	aa0503e3 	mov	x3, x5
    34307060:	9ac20884 	udiv	x4, x4, x2
    34307064:	9b02a481 	msub	x1, x4, x2, x9
    34307068:	b4ffff21 	cbz	x1, 3430704c <get_pll_mfi_mfn+0x32c>
    3430706c:	91000442 	add	x2, x2, #0x1
    34307070:	f100185f 	cmp	x2, #0x6
    34307074:	54fffde1 	b.ne	34307030 <get_pll_mfi_mfn+0x310>  // b.any
    34307078:	d2800042 	mov	x2, #0x2                   	// #2
    3430707c:	9ac20804 	udiv	x4, x0, x2
    34307080:	9b028081 	msub	x1, x4, x2, x0
    34307084:	b50001a1 	cbnz	x1, 343070b8 <get_pll_mfi_mfn+0x398>
    34307088:	9ac20865 	udiv	x5, x3, x2
    3430708c:	9b028ca1 	msub	x1, x5, x2, x3
    34307090:	b40000a1 	cbz	x1, 343070a4 <get_pll_mfi_mfn+0x384>
    34307094:	14000009 	b	343070b8 <get_pll_mfi_mfn+0x398>
    34307098:	9ac208a5 	udiv	x5, x5, x2
    3430709c:	9b028ca1 	msub	x1, x5, x2, x3
    343070a0:	b50000c1 	cbnz	x1, 343070b8 <get_pll_mfi_mfn+0x398>
    343070a4:	aa0403e0 	mov	x0, x4
    343070a8:	aa0503e3 	mov	x3, x5
    343070ac:	9ac20884 	udiv	x4, x4, x2
    343070b0:	9b028081 	msub	x1, x4, x2, x0
    343070b4:	b4ffff21 	cbz	x1, 34307098 <get_pll_mfi_mfn+0x378>
    343070b8:	91000442 	add	x2, x2, #0x1
    343070bc:	f100185f 	cmp	x2, #0x6
    343070c0:	54fffde1 	b.ne	3430707c <get_pll_mfi_mfn+0x35c>  // b.any
    343070c4:	9b007d22 	mul	x2, x9, x0
    343070c8:	d299dfa1 	mov	x1, #0xcefd                	// #52989
    343070cc:	f2b08c21 	movk	x1, #0x8461, lsl #16
    343070d0:	52800000 	mov	w0, #0x0                   	// #0
    343070d4:	f2cee221 	movk	x1, #0x7711, lsl #32
    343070d8:	f2f57981 	movk	x1, #0xabcc, lsl #48
    343070dc:	9ac30842 	udiv	x2, x2, x3
    343070e0:	9143d042 	add	x2, x2, #0xf4, lsl #12
    343070e4:	91090042 	add	x2, x2, #0x240
    343070e8:	9bc17c42 	umulh	x2, x2, x1
    343070ec:	d35afc42 	lsr	x2, x2, #26
    343070f0:	eb02011f 	cmp	x8, x2
    343070f4:	540000c1 	b.ne	3430710c <get_pll_mfi_mfn+0x3ec>  // b.any
    343070f8:	d65f03c0 	ret
    343070fc:	11000484 	add	w4, w4, #0x1
    34307100:	b9000064 	str	w4, [x3]
    34307104:	9ba67c81 	umull	x1, w4, w6
    34307108:	17ffff87 	b	34306f24 <get_pll_mfi_mfn+0x204>
    3430710c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34307110:	aa0803e1 	mov	x1, x8
    34307114:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307118:	910003fd 	mov	x29, sp
    3430711c:	910ca000 	add	x0, x0, #0x328
    34307120:	97fff024 	bl	343031b0 <tf_log>
    34307124:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34307128:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430712c:	d65f03c0 	ret

0000000034307130 <enable_pll>:
    34307130:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    34307134:	910003fd 	mov	x29, sp
    34307138:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430713c:	aa0003f5 	mov	x21, x0
    34307140:	f9400400 	ldr	x0, [x0, #8]
    34307144:	a90363f7 	stp	x23, x24, [sp, #48]
    34307148:	b40034e0 	cbz	x0, 343077e4 <enable_pll+0x6b4>
    3430714c:	a90153f3 	stp	x19, x20, [sp, #16]
    34307150:	2a0203f4 	mov	w20, w2
    34307154:	b9400002 	ldr	w2, [x0]
    34307158:	71003c5f 	cmp	w2, #0xf
    3430715c:	54003201 	b.ne	3430779c <enable_pll+0x66c>  // b.any
    34307160:	f9400417 	ldr	x23, [x0, #8]
    34307164:	b40034b7 	cbz	x23, 343077f8 <enable_pll+0x6c8>
    34307168:	b94002e0 	ldr	w0, [x23]
    3430716c:	51001000 	sub	w0, w0, #0x4
    34307170:	7100041f 	cmp	w0, #0x1
    34307174:	540032c8 	b.hi	343077cc <enable_pll+0x69c>  // b.pmore
    34307178:	b94012a0 	ldr	w0, [x21, #16]
    3430717c:	b9400ae2 	ldr	w2, [x23, #8]
    34307180:	6b02001f 	cmp	w0, w2
    34307184:	54003501 	b.ne	34307824 <enable_pll+0x6f4>  // b.any
    34307188:	aa0103f6 	mov	x22, x1
    3430718c:	940006d9 	bl	34308cf0 <get_base_addr>
    34307190:	aa0003f3 	mov	x19, x0
    34307194:	b4003540 	cbz	x0, 3430783c <enable_pll+0x70c>
    34307198:	34002db4 	cbz	w20, 3430774c <enable_pll+0x61c>
    3430719c:	b9402000 	ldr	w0, [x0, #32]
    343071a0:	34000760 	cbz	w0, 3430728c <enable_pll+0x15c>
    343071a4:	7100041f 	cmp	w0, #0x1
    343071a8:	540005e1 	b.ne	34307264 <enable_pll+0x134>  // b.any
    343071ac:	5284e240 	mov	w0, #0x2712                	// #10002
    343071b0:	b94012f4 	ldr	w20, [x23, #16]
    343071b4:	6b00029f 	cmp	w20, w0
    343071b8:	540001c1 	b.ne	343071f0 <enable_pll+0xc0>  // b.any
    343071bc:	b9400260 	ldr	w0, [x19]
    343071c0:	b9400661 	ldr	w1, [x19, #4]
    343071c4:	37f80160 	tbnz	w0, #31, 343071f0 <enable_pll+0xc0>
    343071c8:	36100141 	tbz	w1, #2, 343071f0 <enable_pll+0xc0>
    343071cc:	aa1603e1 	mov	x1, x22
    343071d0:	aa1503e0 	mov	x0, x21
    343071d4:	9400037f 	bl	34307fd0 <get_module_rate>
    343071d8:	52800018 	mov	w24, #0x0                   	// #0
    343071dc:	f9400ea1 	ldr	x1, [x21, #24]
    343071e0:	eb01001f 	cmp	x0, x1
    343071e4:	54002a80 	b.eq	34307734 <enable_pll+0x604>  // b.none
    343071e8:	b94012f4 	ldr	w20, [x23, #16]
    343071ec:	d503201f 	nop
    343071f0:	2a1403e0 	mov	w0, w20
    343071f4:	94000743 	bl	34308f00 <get_clock>
    343071f8:	b4003100 	cbz	x0, 34307818 <enable_pll+0x6e8>
    343071fc:	aa1603e1 	mov	x1, x22
    34307200:	94000374 	bl	34307fd0 <get_module_rate>
    34307204:	aa0003e1 	mov	x1, x0
    34307208:	b4003080 	cbz	x0, 34307818 <enable_pll+0x6e8>
    3430720c:	f9400ea0 	ldr	x0, [x21, #24]
    34307210:	910233e3 	add	x3, sp, #0x8c
    34307214:	910223e2 	add	x2, sp, #0x88
    34307218:	97fffec2 	bl	34306d20 <get_pll_mfi_mfn>
    3430721c:	2a0003f8 	mov	w24, w0
    34307220:	35002fc0 	cbnz	w0, 34307818 <enable_pll+0x6e8>
    34307224:	5284e200 	mov	w0, #0x2710                	// #10000
    34307228:	6b00029f 	cmp	w20, w0
    3430722c:	54002cc0 	b.eq	343077c4 <enable_pll+0x694>  // b.none
    34307230:	5284e240 	mov	w0, #0x2712                	// #10002
    34307234:	6b00029f 	cmp	w20, w0
    34307238:	540002e0 	b.eq	34307294 <enable_pll+0x164>  // b.none
    3430723c:	128002b8 	mov	w24, #0xffffffea            	// #-22
    34307240:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307244:	91104000 	add	x0, x0, #0x410
    34307248:	97ffefda 	bl	343031b0 <tf_log>
    3430724c:	2a1803e0 	mov	w0, w24
    34307250:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307254:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307258:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430725c:	a8c97bfd 	ldp	x29, x30, [sp], #144
    34307260:	d65f03c0 	ret
    34307264:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307268:	910fc000 	add	x0, x0, #0x3f0
    3430726c:	97ffefd1 	bl	343031b0 <tf_log>
    34307270:	128002b8 	mov	w24, #0xffffffea            	// #-22
    34307274:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307278:	2a1803e0 	mov	w0, w24
    3430727c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307280:	a94363f7 	ldp	x23, x24, [sp, #48]
    34307284:	a8c97bfd 	ldp	x29, x30, [sp], #144
    34307288:	d65f03c0 	ret
    3430728c:	5284e200 	mov	w0, #0x2710                	// #10000
    34307290:	17ffffc8 	b	343071b0 <enable_pll+0x80>
    34307294:	52800037 	mov	w23, #0x1                   	// #1
    34307298:	b94022a1 	ldr	w1, [x21, #32]
    3430729c:	34002ba1 	cbz	w1, 34307810 <enable_pll+0x6e0>
    343072a0:	91020265 	add	x5, x19, #0x80
    343072a4:	d2800014 	mov	x20, #0x0                   	// #0
    343072a8:	52800000 	mov	w0, #0x0                   	// #0
    343072ac:	d2800024 	mov	x4, #0x1                   	// #1
    343072b0:	531e7403 	lsl	w3, w0, #2
    343072b4:	9ac02082 	lsl	x2, x4, x0
    343072b8:	11000400 	add	w0, w0, #0x1
    343072bc:	2a020282 	orr	w2, w20, w2
    343072c0:	b86348a3 	ldr	w3, [x5, w3, uxtw]
    343072c4:	7100007f 	cmp	w3, #0x0
    343072c8:	9a94b054 	csel	x20, x2, x20, lt  // lt = tstop
    343072cc:	6b00003f 	cmp	w1, w0
    343072d0:	54ffff01 	b.ne	343072b0 <enable_pll+0x180>  // b.any
    343072d4:	aa1603e1 	mov	x1, x22
    343072d8:	aa1503e0 	mov	x0, x21
    343072dc:	9400033d 	bl	34307fd0 <get_module_rate>
    343072e0:	b94022a5 	ldr	w5, [x21, #32]
    343072e4:	91020264 	add	x4, x19, #0x80
    343072e8:	52800001 	mov	w1, #0x0                   	// #0
    343072ec:	34000105 	cbz	w5, 3430730c <enable_pll+0x1dc>
    343072f0:	531e7423 	lsl	w3, w1, #2
    343072f4:	11000421 	add	w1, w1, #0x1
    343072f8:	b8634882 	ldr	w2, [x4, w3, uxtw]
    343072fc:	12007842 	and	w2, w2, #0x7fffffff
    34307300:	b8234882 	str	w2, [x4, w3, uxtw]
    34307304:	6b0100bf 	cmp	w5, w1
    34307308:	54ffff41 	b.ne	343072f0 <enable_pll+0x1c0>  // b.any
    3430730c:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
    34307310:	b9000261 	str	w1, [x19]
    34307314:	b9002277 	str	w23, [x19, #32]
    34307318:	128e1fe4 	mov	w4, #0xffff8f00            	// #-28928
    3430731c:	394223e2 	ldrb	w2, [sp, #136]
    34307320:	b9400a63 	ldr	w3, [x19, #8]
    34307324:	b9408fe1 	ldr	w1, [sp, #140]
    34307328:	0a040063 	and	w3, w3, w4
    3430732c:	2a030042 	orr	w2, w2, w3
    34307330:	12003821 	and	w1, w1, #0x7fff
    34307334:	32140042 	orr	w2, w2, #0x1000
    34307338:	b9000a62 	str	w2, [x19, #8]
    3430733c:	32020021 	orr	w1, w1, #0x40000000
    34307340:	b9001261 	str	w1, [x19, #16]
    34307344:	b4001d60 	cbz	x0, 343076f0 <enable_pll+0x5c0>
    34307348:	b94022a1 	ldr	w1, [x21, #32]
    3430734c:	34001d21 	cbz	w1, 343076f0 <enable_pll+0x5c0>
    34307350:	d29c2017 	mov	x23, #0xe100                	// #57600
    34307354:	d299dfa4 	mov	x4, #0xcefd                	// #52989
    34307358:	f2a0beb7 	movk	x23, #0x5f5, lsl #16
    3430735c:	f2b08c24 	movk	x4, #0x8461, lsl #16
    34307360:	a9046bf9 	stp	x25, x26, [sp, #64]
    34307364:	d2884805 	mov	x5, #0x4240                	// #16960
    34307368:	9b177c1a 	mul	x26, x0, x23
    3430736c:	f2cee224 	movk	x4, #0x7711, lsl #32
    34307370:	2a1703e6 	mov	w6, w23
    34307374:	a90573fb 	stp	x27, x28, [sp, #80]
    34307378:	2a1403fb 	mov	w27, w20
    3430737c:	9102027c 	add	x28, x19, #0x80
    34307380:	52800016 	mov	w22, #0x0                   	// #0
    34307384:	f2a001e5 	movk	x5, #0xf, lsl #16
    34307388:	f2f57984 	movk	x4, #0xabcc, lsl #48
    3430738c:	d503201f 	nop
    34307390:	9ad62760 	lsr	x0, x27, x22
    34307394:	92400008 	and	x8, x0, #0x1
    34307398:	36001a20 	tbz	w0, #0, 343076dc <enable_pll+0x5ac>
    3430739c:	531e76d9 	lsl	w25, w22, #2
    343073a0:	aa1a03e9 	mov	x9, x26
    343073a4:	d2800042 	mov	x2, #0x2                   	// #2
    343073a8:	b8794b81 	ldr	w1, [x28, w25, uxtw]
    343073ac:	d3505c21 	ubfx	x1, x1, #16, #8
    343073b0:	11000421 	add	w1, w1, #0x1
    343073b4:	9ba67c21 	umull	x1, w1, w6
    343073b8:	9ac20920 	udiv	x0, x9, x2
    343073bc:	9b02a403 	msub	x3, x0, x2, x9
    343073c0:	b40000e3 	cbz	x3, 343073dc <enable_pll+0x2ac>
    343073c4:	14000009 	b	343073e8 <enable_pll+0x2b8>
    343073c8:	aa0003e9 	mov	x9, x0
    343073cc:	aa0303e1 	mov	x1, x3
    343073d0:	9ac20800 	udiv	x0, x0, x2
    343073d4:	9b02a403 	msub	x3, x0, x2, x9
    343073d8:	b5000083 	cbnz	x3, 343073e8 <enable_pll+0x2b8>
    343073dc:	9ac20823 	udiv	x3, x1, x2
    343073e0:	9b028467 	msub	x7, x3, x2, x1
    343073e4:	b4ffff27 	cbz	x7, 343073c8 <enable_pll+0x298>
    343073e8:	91000442 	add	x2, x2, #0x1
    343073ec:	f100185f 	cmp	x2, #0x6
    343073f0:	54fffe41 	b.ne	343073b8 <enable_pll+0x288>  // b.any
    343073f4:	aa1703e7 	mov	x7, x23
    343073f8:	d2800042 	mov	x2, #0x2                   	// #2
    343073fc:	9ac208e0 	udiv	x0, x7, x2
    34307400:	9b029c03 	msub	x3, x0, x2, x7
    34307404:	b40000e3 	cbz	x3, 34307420 <enable_pll+0x2f0>
    34307408:	14000009 	b	3430742c <enable_pll+0x2fc>
    3430740c:	aa0003e7 	mov	x7, x0
    34307410:	aa0303e1 	mov	x1, x3
    34307414:	9ac20800 	udiv	x0, x0, x2
    34307418:	9b029c03 	msub	x3, x0, x2, x7
    3430741c:	b5000083 	cbnz	x3, 3430742c <enable_pll+0x2fc>
    34307420:	9ac20823 	udiv	x3, x1, x2
    34307424:	9b02846a 	msub	x10, x3, x2, x1
    34307428:	b4ffff2a 	cbz	x10, 3430740c <enable_pll+0x2dc>
    3430742c:	91000442 	add	x2, x2, #0x1
    34307430:	f100185f 	cmp	x2, #0x6
    34307434:	54fffe41 	b.ne	343073fc <enable_pll+0x2cc>  // b.any
    34307438:	f100013f 	cmp	x9, #0x0
    3430743c:	9b097ce0 	mul	x0, x7, x9
    34307440:	fa4018e4 	ccmp	x7, #0x0, #0x4, ne  // ne = any
    34307444:	aa0803ea 	mov	x10, x8
    34307448:	54000220 	b.eq	3430748c <enable_pll+0x35c>  // b.none
    3430744c:	9ac90802 	udiv	x2, x0, x9
    34307450:	eb07005f 	cmp	x2, x7
    34307454:	540001c0 	b.eq	3430748c <enable_pll+0x35c>  // b.none
    34307458:	aa0703e2 	mov	x2, x7
    3430745c:	aa0903e0 	mov	x0, x9
    34307460:	d341fc00 	lsr	x0, x0, #1
    34307464:	d341fc42 	lsr	x2, x2, #1
    34307468:	d37ff94a 	lsl	x10, x10, #1
    3430746c:	9b027c03 	mul	x3, x0, x2
    34307470:	9ac00863 	udiv	x3, x3, x0
    34307474:	eb02007f 	cmp	x3, x2
    34307478:	54ffff41 	b.ne	34307460 <enable_pll+0x330>  // b.any
    3430747c:	9aca0929 	udiv	x9, x9, x10
    34307480:	9aca08e7 	udiv	x7, x7, x10
    34307484:	9aca0821 	udiv	x1, x1, x10
    34307488:	9b077d20 	mul	x0, x9, x7
    3430748c:	9ac10800 	udiv	x0, x0, x1
    34307490:	d2800042 	mov	x2, #0x2                   	// #2
    34307494:	f9400ea9 	ldr	x9, [x21, #24]
    34307498:	9b0a7c07 	mul	x7, x0, x10
    3430749c:	9b177d29 	mul	x9, x9, x23
    343074a0:	aa0703e1 	mov	x1, x7
    343074a4:	aa0903eb 	mov	x11, x9
    343074a8:	9ac20960 	udiv	x0, x11, x2
    343074ac:	9b02ac03 	msub	x3, x0, x2, x11
    343074b0:	b40000e3 	cbz	x3, 343074cc <enable_pll+0x39c>
    343074b4:	14000009 	b	343074d8 <enable_pll+0x3a8>
    343074b8:	aa0003eb 	mov	x11, x0
    343074bc:	aa0303e1 	mov	x1, x3
    343074c0:	9ac20800 	udiv	x0, x0, x2
    343074c4:	9b02ac03 	msub	x3, x0, x2, x11
    343074c8:	b5000083 	cbnz	x3, 343074d8 <enable_pll+0x3a8>
    343074cc:	9ac20823 	udiv	x3, x1, x2
    343074d0:	9b02846a 	msub	x10, x3, x2, x1
    343074d4:	b4ffff2a 	cbz	x10, 343074b8 <enable_pll+0x388>
    343074d8:	91000442 	add	x2, x2, #0x1
    343074dc:	f100185f 	cmp	x2, #0x6
    343074e0:	54fffe41 	b.ne	343074a8 <enable_pll+0x378>  // b.any
    343074e4:	aa1703ea 	mov	x10, x23
    343074e8:	d2800042 	mov	x2, #0x2                   	// #2
    343074ec:	9ac20940 	udiv	x0, x10, x2
    343074f0:	9b02a803 	msub	x3, x0, x2, x10
    343074f4:	b40000e3 	cbz	x3, 34307510 <enable_pll+0x3e0>
    343074f8:	14000009 	b	3430751c <enable_pll+0x3ec>
    343074fc:	aa0003ea 	mov	x10, x0
    34307500:	aa0303e1 	mov	x1, x3
    34307504:	9ac20800 	udiv	x0, x0, x2
    34307508:	9b02a803 	msub	x3, x0, x2, x10
    3430750c:	b5000083 	cbnz	x3, 3430751c <enable_pll+0x3ec>
    34307510:	9ac20823 	udiv	x3, x1, x2
    34307514:	9b02846c 	msub	x12, x3, x2, x1
    34307518:	b4ffff2c 	cbz	x12, 343074fc <enable_pll+0x3cc>
    3430751c:	91000442 	add	x2, x2, #0x1
    34307520:	f100185f 	cmp	x2, #0x6
    34307524:	54fffe41 	b.ne	343074ec <enable_pll+0x3bc>  // b.any
    34307528:	f100017f 	cmp	x11, #0x0
    3430752c:	9b0a7d60 	mul	x0, x11, x10
    34307530:	fa401944 	ccmp	x10, #0x0, #0x4, ne  // ne = any
    34307534:	aa0803ec 	mov	x12, x8
    34307538:	54000220 	b.eq	3430757c <enable_pll+0x44c>  // b.none
    3430753c:	9acb0802 	udiv	x2, x0, x11
    34307540:	eb02015f 	cmp	x10, x2
    34307544:	540001c0 	b.eq	3430757c <enable_pll+0x44c>  // b.none
    34307548:	aa0a03e2 	mov	x2, x10
    3430754c:	aa0b03e0 	mov	x0, x11
    34307550:	d341fc00 	lsr	x0, x0, #1
    34307554:	d341fc42 	lsr	x2, x2, #1
    34307558:	d37ff98c 	lsl	x12, x12, #1
    3430755c:	9b027c03 	mul	x3, x0, x2
    34307560:	9ac00863 	udiv	x3, x3, x0
    34307564:	eb02007f 	cmp	x3, x2
    34307568:	54ffff41 	b.ne	34307550 <enable_pll+0x420>  // b.any
    3430756c:	9acc096b 	udiv	x11, x11, x12
    34307570:	9acc094a 	udiv	x10, x10, x12
    34307574:	9acc0821 	udiv	x1, x1, x12
    34307578:	9b0a7d60 	mul	x0, x11, x10
    3430757c:	9ac1080a 	udiv	x10, x0, x1
    34307580:	d2800042 	mov	x2, #0x2                   	// #2
    34307584:	9b0c154a 	madd	x10, x10, x12, x5
    34307588:	9bc47d4a 	umulh	x10, x10, x4
    3430758c:	d35ae541 	ubfx	x1, x10, #26, #32
    34307590:	d35afd4a 	lsr	x10, x10, #26
    34307594:	9b177c21 	mul	x1, x1, x23
    34307598:	9ac20923 	udiv	x3, x9, x2
    3430759c:	9b02a460 	msub	x0, x3, x2, x9
    343075a0:	b40000e0 	cbz	x0, 343075bc <enable_pll+0x48c>
    343075a4:	14000009 	b	343075c8 <enable_pll+0x498>
    343075a8:	aa0303e9 	mov	x9, x3
    343075ac:	aa0003e1 	mov	x1, x0
    343075b0:	9ac20863 	udiv	x3, x3, x2
    343075b4:	9b02a460 	msub	x0, x3, x2, x9
    343075b8:	b5000080 	cbnz	x0, 343075c8 <enable_pll+0x498>
    343075bc:	9ac20820 	udiv	x0, x1, x2
    343075c0:	9b02840b 	msub	x11, x0, x2, x1
    343075c4:	b4ffff2b 	cbz	x11, 343075a8 <enable_pll+0x478>
    343075c8:	91000442 	add	x2, x2, #0x1
    343075cc:	f100185f 	cmp	x2, #0x6
    343075d0:	54fffe41 	b.ne	34307598 <enable_pll+0x468>  // b.any
    343075d4:	aa1703eb 	mov	x11, x23
    343075d8:	d2800042 	mov	x2, #0x2                   	// #2
    343075dc:	9ac20963 	udiv	x3, x11, x2
    343075e0:	9b02ac60 	msub	x0, x3, x2, x11
    343075e4:	b40000e0 	cbz	x0, 34307600 <enable_pll+0x4d0>
    343075e8:	14000009 	b	3430760c <enable_pll+0x4dc>
    343075ec:	aa0303eb 	mov	x11, x3
    343075f0:	aa0003e1 	mov	x1, x0
    343075f4:	9ac20863 	udiv	x3, x3, x2
    343075f8:	9b02ac60 	msub	x0, x3, x2, x11
    343075fc:	b5000080 	cbnz	x0, 3430760c <enable_pll+0x4dc>
    34307600:	9ac20820 	udiv	x0, x1, x2
    34307604:	9b02840c 	msub	x12, x0, x2, x1
    34307608:	b4ffff2c 	cbz	x12, 343075ec <enable_pll+0x4bc>
    3430760c:	91000442 	add	x2, x2, #0x1
    34307610:	f100185f 	cmp	x2, #0x6
    34307614:	54fffe41 	b.ne	343075dc <enable_pll+0x4ac>  // b.any
    34307618:	f100013f 	cmp	x9, #0x0
    3430761c:	9b0b7d20 	mul	x0, x9, x11
    34307620:	fa401964 	ccmp	x11, #0x0, #0x4, ne  // ne = any
    34307624:	54000240 	b.eq	3430766c <enable_pll+0x53c>  // b.none
    34307628:	9ac90802 	udiv	x2, x0, x9
    3430762c:	eb0b005f 	cmp	x2, x11
    34307630:	540001e0 	b.eq	3430766c <enable_pll+0x53c>  // b.none
    34307634:	aa0b03e2 	mov	x2, x11
    34307638:	aa0903e0 	mov	x0, x9
    3430763c:	d503201f 	nop
    34307640:	d341fc00 	lsr	x0, x0, #1
    34307644:	d341fc42 	lsr	x2, x2, #1
    34307648:	d37ff908 	lsl	x8, x8, #1
    3430764c:	9b027c03 	mul	x3, x0, x2
    34307650:	9ac00863 	udiv	x3, x3, x0
    34307654:	eb02007f 	cmp	x3, x2
    34307658:	54ffff41 	b.ne	34307640 <enable_pll+0x510>  // b.any
    3430765c:	9ac80929 	udiv	x9, x9, x8
    34307660:	9ac8096b 	udiv	x11, x11, x8
    34307664:	9ac80821 	udiv	x1, x1, x8
    34307668:	9b0b7d20 	mul	x0, x9, x11
    3430766c:	9ac10800 	udiv	x0, x0, x1
    34307670:	9b087c02 	mul	x2, x0, x8
    34307674:	a9069fe2 	stp	x2, x7, [sp, #104]
    34307678:	eb07005f 	cmp	x2, x7
    3430767c:	54000280 	b.eq	343076cc <enable_pll+0x59c>  // b.none
    34307680:	2a1603e1 	mov	w1, w22
    34307684:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307688:	9110c000 	add	x0, x0, #0x430
    3430768c:	f9003fea 	str	x10, [sp, #120]
    34307690:	97ffeec8 	bl	343031b0 <tf_log>
    34307694:	a9469fe2 	ldp	x2, x7, [sp, #104]
    34307698:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430769c:	9111a000 	add	x0, x0, #0x468
    343076a0:	aa0703e1 	mov	x1, x7
    343076a4:	97ffeec3 	bl	343031b0 <tf_log>
    343076a8:	d299dfa4 	mov	x4, #0xcefd                	// #52989
    343076ac:	d2884805 	mov	x5, #0x4240                	// #16960
    343076b0:	f2b08c24 	movk	x4, #0x8461, lsl #16
    343076b4:	529c2006 	mov	w6, #0xe100                	// #57600
    343076b8:	f9403fea 	ldr	x10, [sp, #120]
    343076bc:	f2cee224 	movk	x4, #0x7711, lsl #32
    343076c0:	f2f57984 	movk	x4, #0xabcc, lsl #48
    343076c4:	f2a001e5 	movk	x5, #0xf, lsl #16
    343076c8:	72a0bea6 	movk	w6, #0x5f5, lsl #16
    343076cc:	51000540 	sub	w0, w10, #0x1
    343076d0:	53101c00 	ubfiz	w0, w0, #16, #8
    343076d4:	b8394b80 	str	w0, [x28, w25, uxtw]
    343076d8:	b94022a1 	ldr	w1, [x21, #32]
    343076dc:	110006d6 	add	w22, w22, #0x1
    343076e0:	6b0102df 	cmp	w22, w1
    343076e4:	54ffe563 	b.cc	34307390 <enable_pll+0x260>  // b.lo, b.ul, b.last
    343076e8:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343076ec:	a94573fb 	ldp	x27, x28, [sp, #80]
    343076f0:	aa1303e1 	mov	x1, x19
    343076f4:	b800443f 	str	wzr, [x1], #4
    343076f8:	b9400020 	ldr	w0, [x1]
    343076fc:	3617ffe0 	tbz	w0, #2, 343076f8 <enable_pll+0x5c8>
    34307700:	b94022a3 	ldr	w3, [x21, #32]
    34307704:	91020273 	add	x19, x19, #0x80
    34307708:	52800000 	mov	w0, #0x0                   	// #0
    3430770c:	34000143 	cbz	w3, 34307734 <enable_pll+0x604>
    34307710:	531e7402 	lsl	w2, w0, #2
    34307714:	9ac02681 	lsr	x1, x20, x0
    34307718:	11000400 	add	w0, w0, #0x1
    3430771c:	36000081 	tbz	w1, #0, 3430772c <enable_pll+0x5fc>
    34307720:	b8624a61 	ldr	w1, [x19, w2, uxtw]
    34307724:	32010021 	orr	w1, w1, #0x80000000
    34307728:	b8224a61 	str	w1, [x19, w2, uxtw]
    3430772c:	6b00007f 	cmp	w3, w0
    34307730:	54ffff01 	b.ne	34307710 <enable_pll+0x5e0>  // b.any
    34307734:	2a1803e0 	mov	w0, w24
    34307738:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430773c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307740:	a94363f7 	ldp	x23, x24, [sp, #48]
    34307744:	a8c97bfd 	ldp	x29, x30, [sp], #144
    34307748:	d65f03c0 	ret
    3430774c:	b9400000 	ldr	w0, [x0]
    34307750:	b9400661 	ldr	w1, [x19, #4]
    34307754:	37f80040 	tbnz	w0, #31, 3430775c <enable_pll+0x62c>
    34307758:	37100101 	tbnz	w1, #2, 34307778 <enable_pll+0x648>
    3430775c:	aa1303e1 	mov	x1, x19
    34307760:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307764:	128002b8 	mov	w24, #0xffffffea            	// #-22
    34307768:	91124000 	add	x0, x0, #0x490
    3430776c:	97ffee91 	bl	343031b0 <tf_log>
    34307770:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307774:	17fffec1 	b	34307278 <enable_pll+0x148>
    34307778:	52b00000 	mov	w0, #0x80000000            	// #-2147483648
    3430777c:	b9000260 	str	w0, [x19]
    34307780:	52800018 	mov	w24, #0x0                   	// #0
    34307784:	2a1803e0 	mov	w0, w24
    34307788:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430778c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307790:	a94363f7 	ldp	x23, x24, [sp, #48]
    34307794:	a8c97bfd 	ldp	x29, x30, [sp], #144
    34307798:	d65f03c0 	ret
    3430779c:	128002b8 	mov	w24, #0xffffffea            	// #-22
    343077a0:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343077a4:	910de000 	add	x0, x0, #0x378
    343077a8:	97ffee82 	bl	343031b0 <tf_log>
    343077ac:	2a1803e0 	mov	w0, w24
    343077b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343077b4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343077b8:	a94363f7 	ldp	x23, x24, [sp, #48]
    343077bc:	a8c97bfd 	ldp	x29, x30, [sp], #144
    343077c0:	d65f03c0 	ret
    343077c4:	52800017 	mov	w23, #0x0                   	// #0
    343077c8:	17fffeb4 	b	34307298 <enable_pll+0x168>
    343077cc:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343077d0:	128002b8 	mov	w24, #0xffffffea            	// #-22
    343077d4:	910e8000 	add	x0, x0, #0x3a0
    343077d8:	97ffee76 	bl	343031b0 <tf_log>
    343077dc:	a94153f3 	ldp	x19, x20, [sp, #16]
    343077e0:	17fffea6 	b	34307278 <enable_pll+0x148>
    343077e4:	90000060 	adrp	x0, 34313000 <vprintf+0x520>
    343077e8:	128002b8 	mov	w24, #0xffffffea            	// #-22
    343077ec:	9133c000 	add	x0, x0, #0xcf0
    343077f0:	97ffee70 	bl	343031b0 <tf_log>
    343077f4:	17fffea1 	b	34307278 <enable_pll+0x148>
    343077f8:	90000060 	adrp	x0, 34313000 <vprintf+0x520>
    343077fc:	128002b8 	mov	w24, #0xffffffea            	// #-22
    34307800:	913b4000 	add	x0, x0, #0xed0
    34307804:	97ffee6b 	bl	343031b0 <tf_log>
    34307808:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430780c:	17fffe9b 	b	34307278 <enable_pll+0x148>
    34307810:	d2800014 	mov	x20, #0x0                   	// #0
    34307814:	17fffeb0 	b	343072d4 <enable_pll+0x1a4>
    34307818:	128002b8 	mov	w24, #0xffffffea            	// #-22
    3430781c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307820:	17fffe96 	b	34307278 <enable_pll+0x148>
    34307824:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307828:	128002b8 	mov	w24, #0xffffffea            	// #-22
    3430782c:	910f2000 	add	x0, x0, #0x3c8
    34307830:	97ffee60 	bl	343031b0 <tf_log>
    34307834:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307838:	17fffe90 	b	34307278 <enable_pll+0x148>
    3430783c:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307840:	128002b8 	mov	w24, #0xffffffea            	// #-22
    34307844:	91088000 	add	x0, x0, #0x220
    34307848:	97ffee5a 	bl	343031b0 <tf_log>
    3430784c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307850:	17fffe8a 	b	34307278 <enable_pll+0x148>
	...

0000000034307860 <pllclk2clk>:
    34307860:	34000120 	cbz	w0, 34307884 <pllclk2clk+0x24>
    34307864:	7100041f 	cmp	w0, #0x1
    34307868:	540000a1 	b.ne	3430787c <pllclk2clk+0x1c>  // b.any
    3430786c:	5284e242 	mov	w2, #0x2712                	// #10002
    34307870:	52800000 	mov	w0, #0x0                   	// #0
    34307874:	b9000022 	str	w2, [x1]
    34307878:	d65f03c0 	ret
    3430787c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34307880:	d65f03c0 	ret
    34307884:	5284e202 	mov	w2, #0x2710                	// #10000
    34307888:	52800000 	mov	w0, #0x0                   	// #0
    3430788c:	b9000022 	str	w2, [x1]
    34307890:	d65f03c0 	ret
	...

00000000343078a0 <get_module_parent>:
    343078a0:	b40002e0 	cbz	x0, 343078fc <get_module_parent+0x5c>
    343078a4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    343078a8:	910003fd 	mov	x29, sp
    343078ac:	b9400001 	ldr	w1, [x0]
    343078b0:	71003c3f 	cmp	w1, #0xf
    343078b4:	54000108 	b.hi	343078d4 <get_module_parent+0x34>  // b.pmore
    343078b8:	b0000062 	adrp	x2, 34314000 <tran_speed_base+0x3e0>
    343078bc:	911c0042 	add	x2, x2, #0x700
    343078c0:	f8615842 	ldr	x2, [x2, w1, uxtw #3]
    343078c4:	b4000142 	cbz	x2, 343078ec <get_module_parent+0x4c>
    343078c8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    343078cc:	aa0203f0 	mov	x16, x2
    343078d0:	d61f0200 	br	x16
    343078d4:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343078d8:	9112e000 	add	x0, x0, #0x4b8
    343078dc:	97ffee35 	bl	343031b0 <tf_log>
    343078e0:	d2800000 	mov	x0, #0x0                   	// #0
    343078e4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    343078e8:	d65f03c0 	ret
    343078ec:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343078f0:	91136000 	add	x0, x0, #0x4d8
    343078f4:	97ffee2f 	bl	343031b0 <tf_log>
    343078f8:	17fffffa 	b	343078e0 <get_module_parent+0x40>
    343078fc:	d2800000 	mov	x0, #0x0                   	// #0
    34307900:	d65f03c0 	ret
	...

0000000034307910 <enable_module>:
    34307910:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34307914:	910003fd 	mov	x29, sp
    34307918:	a90153f3 	stp	x19, x20, [sp, #16]
    3430791c:	aa0003f3 	mov	x19, x0
    34307920:	2a0203f4 	mov	w20, w2
    34307924:	a9025bf5 	stp	x21, x22, [sp, #32]
    34307928:	aa0103f6 	mov	x22, x1
    3430792c:	97ffffdd 	bl	343078a0 <get_module_parent>
    34307930:	b4000793 	cbz	x19, 34307a20 <enable_module+0x110>
    34307934:	b9400261 	ldr	w1, [x19]
    34307938:	71003c3f 	cmp	w1, #0xf
    3430793c:	54000928 	b.hi	34307a60 <enable_module+0x150>  // b.pmore
    34307940:	aa0003f5 	mov	x21, x0
    34307944:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307948:	911a0000 	add	x0, x0, #0x680
    3430794c:	a90363f7 	stp	x23, x24, [sp, #48]
    34307950:	f8615818 	ldr	x24, [x0, w1, uxtw #3]
    34307954:	b4000918 	cbz	x24, 34307a74 <enable_module+0x164>
    34307958:	35000454 	cbnz	w20, 343079e0 <enable_module+0xd0>
    3430795c:	90000017 	adrp	x23, 34307000 <get_pll_mfi_mfn+0x2e0>
    34307960:	912442f7 	add	x23, x23, #0x910
    34307964:	eb17031f 	cmp	x24, x23
    34307968:	54000181 	b.ne	34307998 <enable_module+0x88>  // b.any
    3430796c:	aa1303e1 	mov	x1, x19
    34307970:	2a1403e3 	mov	w3, w20
    34307974:	aa1603e2 	mov	x2, x22
    34307978:	aa1703e0 	mov	x0, x23
    3430797c:	97fff75d 	bl	343056f0 <exec_cb_with_refcount.part.0>
    34307980:	34000180 	cbz	w0, 343079b0 <enable_module+0xa0>
    34307984:	a94363f7 	ldp	x23, x24, [sp, #48]
    34307988:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430798c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307990:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34307994:	d65f03c0 	ret
    34307998:	aa1303e0 	mov	x0, x19
    3430799c:	aa1603e1 	mov	x1, x22
    343079a0:	52800002 	mov	w2, #0x0                   	// #0
    343079a4:	d63f0300 	blr	x24
    343079a8:	aa1703f8 	mov	x24, x23
    343079ac:	35fffec0 	cbnz	w0, 34307984 <enable_module+0x74>
    343079b0:	b4000375 	cbz	x21, 34307a1c <enable_module+0x10c>
    343079b4:	eb17031f 	cmp	x24, x23
    343079b8:	54000201 	b.ne	343079f8 <enable_module+0xe8>  // b.any
    343079bc:	2a1403e3 	mov	w3, w20
    343079c0:	aa1603e2 	mov	x2, x22
    343079c4:	aa1503e1 	mov	x1, x21
    343079c8:	aa1803e0 	mov	x0, x24
    343079cc:	a94153f3 	ldp	x19, x20, [sp, #16]
    343079d0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343079d4:	a94363f7 	ldp	x23, x24, [sp, #48]
    343079d8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343079dc:	17fff745 	b	343056f0 <exec_cb_with_refcount.part.0>
    343079e0:	b50002b5 	cbnz	x21, 34307a34 <enable_module+0x124>
    343079e4:	90000017 	adrp	x23, 34307000 <get_pll_mfi_mfn+0x2e0>
    343079e8:	912442f7 	add	x23, x23, #0x910
    343079ec:	aa1303f5 	mov	x21, x19
    343079f0:	eb17031f 	cmp	x24, x23
    343079f4:	54fffe40 	b.eq	343079bc <enable_module+0xac>  // b.none
    343079f8:	2a1403e2 	mov	w2, w20
    343079fc:	aa1603e1 	mov	x1, x22
    34307a00:	aa1503e0 	mov	x0, x21
    34307a04:	aa1803f0 	mov	x16, x24
    34307a08:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307a0c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307a10:	a94363f7 	ldp	x23, x24, [sp, #48]
    34307a14:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34307a18:	d61f0200 	br	x16
    34307a1c:	a94363f7 	ldp	x23, x24, [sp, #48]
    34307a20:	52800000 	mov	w0, #0x0                   	// #0
    34307a24:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307a28:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307a2c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34307a30:	d65f03c0 	ret
    34307a34:	aa1303e0 	mov	x0, x19
    34307a38:	90000017 	adrp	x23, 34307000 <get_pll_mfi_mfn+0x2e0>
    34307a3c:	aa1503f3 	mov	x19, x21
    34307a40:	912442f7 	add	x23, x23, #0x910
    34307a44:	aa0003f5 	mov	x21, x0
    34307a48:	aa1303e1 	mov	x1, x19
    34307a4c:	2a1403e3 	mov	w3, w20
    34307a50:	aa1603e2 	mov	x2, x22
    34307a54:	aa1703e0 	mov	x0, x23
    34307a58:	97fff726 	bl	343056f0 <exec_cb_with_refcount.part.0>
    34307a5c:	17ffffc9 	b	34307980 <enable_module+0x70>
    34307a60:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307a64:	9112e000 	add	x0, x0, #0x4b8
    34307a68:	97ffedd2 	bl	343031b0 <tf_log>
    34307a6c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34307a70:	17ffffc6 	b	34307988 <enable_module+0x78>
    34307a74:	7100029f 	cmp	w20, #0x0
    34307a78:	b0000063 	adrp	x3, 34314000 <tran_speed_base+0x3e0>
    34307a7c:	91140063 	add	x3, x3, #0x500
    34307a80:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307a84:	91142000 	add	x0, x0, #0x508
    34307a88:	2a0103e2 	mov	w2, w1
    34307a8c:	9a800061 	csel	x1, x3, x0, eq  // eq = none
    34307a90:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307a94:	91144000 	add	x0, x0, #0x510
    34307a98:	97ffedc6 	bl	343031b0 <tf_log>
    34307a9c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34307aa0:	a94363f7 	ldp	x23, x24, [sp, #48]
    34307aa4:	17ffffb9 	b	34307988 <enable_module+0x78>
	...

0000000034307ab0 <enable_part_block_link>:
    34307ab0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34307ab4:	910003fd 	mov	x29, sp
    34307ab8:	f9000bf3 	str	x19, [sp, #16]
    34307abc:	f9400813 	ldr	x19, [x0, #16]
    34307ac0:	b4000373 	cbz	x19, 34307b2c <enable_part_block_link+0x7c>
    34307ac4:	b9400660 	ldr	w0, [x19, #4]
    34307ac8:	350001c2 	cbnz	w2, 34307b00 <enable_part_block_link+0x50>
    34307acc:	34000380 	cbz	w0, 34307b3c <enable_part_block_link+0x8c>
    34307ad0:	51000400 	sub	w0, w0, #0x1
    34307ad4:	b9000660 	str	w0, [x19, #4]
    34307ad8:	350002a0 	cbnz	w0, 34307b2c <enable_part_block_link+0x7c>
    34307adc:	aa1303e0 	mov	x0, x19
    34307ae0:	97ffff8c 	bl	34307910 <enable_module>
    34307ae4:	34000080 	cbz	w0, 34307af4 <enable_part_block_link+0x44>
    34307ae8:	b9400661 	ldr	w1, [x19, #4]
    34307aec:	11000421 	add	w1, w1, #0x1
    34307af0:	b9000661 	str	w1, [x19, #4]
    34307af4:	f9400bf3 	ldr	x19, [sp, #16]
    34307af8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34307afc:	d65f03c0 	ret
    34307b00:	350000a0 	cbnz	w0, 34307b14 <enable_part_block_link+0x64>
    34307b04:	aa1303e0 	mov	x0, x19
    34307b08:	97ffff82 	bl	34307910 <enable_module>
    34307b0c:	35ffff40 	cbnz	w0, 34307af4 <enable_part_block_link+0x44>
    34307b10:	b9400660 	ldr	w0, [x19, #4]
    34307b14:	11000401 	add	w1, w0, #0x1
    34307b18:	b9000661 	str	w1, [x19, #4]
    34307b1c:	52800000 	mov	w0, #0x0                   	// #0
    34307b20:	f9400bf3 	ldr	x19, [sp, #16]
    34307b24:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34307b28:	d65f03c0 	ret
    34307b2c:	52800000 	mov	w0, #0x0                   	// #0
    34307b30:	f9400bf3 	ldr	x19, [sp, #16]
    34307b34:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34307b38:	d65f03c0 	ret
    34307b3c:	b9400261 	ldr	w1, [x19]
    34307b40:	90000060 	adrp	x0, 34313000 <vprintf+0x520>
    34307b44:	91364000 	add	x0, x0, #0xd90
    34307b48:	97ffed9a 	bl	343031b0 <tf_log>
    34307b4c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34307b50:	17ffffe9 	b	34307af4 <enable_part_block_link+0x44>
	...

0000000034307b60 <enable_part_link>:
    34307b60:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34307b64:	910003fd 	mov	x29, sp
    34307b68:	f9000bf3 	str	x19, [sp, #16]
    34307b6c:	f9400813 	ldr	x19, [x0, #16]
    34307b70:	b4000373 	cbz	x19, 34307bdc <enable_part_link+0x7c>
    34307b74:	b9400660 	ldr	w0, [x19, #4]
    34307b78:	350001c2 	cbnz	w2, 34307bb0 <enable_part_link+0x50>
    34307b7c:	34000380 	cbz	w0, 34307bec <enable_part_link+0x8c>
    34307b80:	51000400 	sub	w0, w0, #0x1
    34307b84:	b9000660 	str	w0, [x19, #4]
    34307b88:	350002a0 	cbnz	w0, 34307bdc <enable_part_link+0x7c>
    34307b8c:	aa1303e0 	mov	x0, x19
    34307b90:	97ffff60 	bl	34307910 <enable_module>
    34307b94:	34000080 	cbz	w0, 34307ba4 <enable_part_link+0x44>
    34307b98:	b9400661 	ldr	w1, [x19, #4]
    34307b9c:	11000421 	add	w1, w1, #0x1
    34307ba0:	b9000661 	str	w1, [x19, #4]
    34307ba4:	f9400bf3 	ldr	x19, [sp, #16]
    34307ba8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34307bac:	d65f03c0 	ret
    34307bb0:	350000a0 	cbnz	w0, 34307bc4 <enable_part_link+0x64>
    34307bb4:	aa1303e0 	mov	x0, x19
    34307bb8:	97ffff56 	bl	34307910 <enable_module>
    34307bbc:	35ffff40 	cbnz	w0, 34307ba4 <enable_part_link+0x44>
    34307bc0:	b9400660 	ldr	w0, [x19, #4]
    34307bc4:	11000401 	add	w1, w0, #0x1
    34307bc8:	b9000661 	str	w1, [x19, #4]
    34307bcc:	52800000 	mov	w0, #0x0                   	// #0
    34307bd0:	f9400bf3 	ldr	x19, [sp, #16]
    34307bd4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34307bd8:	d65f03c0 	ret
    34307bdc:	52800000 	mov	w0, #0x0                   	// #0
    34307be0:	f9400bf3 	ldr	x19, [sp, #16]
    34307be4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34307be8:	d65f03c0 	ret
    34307bec:	b9400261 	ldr	w1, [x19]
    34307bf0:	90000060 	adrp	x0, 34313000 <vprintf+0x520>
    34307bf4:	91364000 	add	x0, x0, #0xd90
    34307bf8:	97ffed6e 	bl	343031b0 <tf_log>
    34307bfc:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34307c00:	17ffffe9 	b	34307ba4 <enable_part_link+0x44>
	...

0000000034307c10 <s32gen1_enable>:
    34307c10:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34307c14:	910003fd 	mov	x29, sp
    34307c18:	a9025bf5 	stp	x21, x22, [sp, #32]
    34307c1c:	b40008a0 	cbz	x0, 34307d30 <s32gen1_enable+0x120>
    34307c20:	a90153f3 	stp	x19, x20, [sp, #16]
    34307c24:	aa0003f3 	mov	x19, x0
    34307c28:	2a0103f5 	mov	w21, w1
    34307c2c:	b9401000 	ldr	w0, [x0, #16]
    34307c30:	f9400261 	ldr	x1, [x19]
    34307c34:	f9400436 	ldr	x22, [x1, #8]
    34307c38:	940004b2 	bl	34308f00 <get_clock>
    34307c3c:	aa0003f4 	mov	x20, x0
    34307c40:	b4000640 	cbz	x0, 34307d08 <s32gen1_enable+0xf8>
    34307c44:	b9400403 	ldr	w3, [x0, #4]
    34307c48:	35000215 	cbnz	w21, 34307c88 <s32gen1_enable+0x78>
    34307c4c:	34000763 	cbz	w3, 34307d38 <s32gen1_enable+0x128>
    34307c50:	51000463 	sub	w3, w3, #0x1
    34307c54:	b9000403 	str	w3, [x0, #4]
    34307c58:	350000c3 	cbnz	w3, 34307c70 <s32gen1_enable+0x60>
    34307c5c:	aa1603e1 	mov	x1, x22
    34307c60:	52800002 	mov	w2, #0x0                   	// #0
    34307c64:	97ffff2b 	bl	34307910 <enable_module>
    34307c68:	2a0003f5 	mov	w21, w0
    34307c6c:	35000420 	cbnz	w0, 34307cf0 <s32gen1_enable+0xe0>
    34307c70:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307c74:	52800015 	mov	w21, #0x0                   	// #0
    34307c78:	2a1503e0 	mov	w0, w21
    34307c7c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307c80:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34307c84:	d65f03c0 	ret
    34307c88:	35000243 	cbnz	w3, 34307cd0 <s32gen1_enable+0xc0>
    34307c8c:	2a1503e2 	mov	w2, w21
    34307c90:	aa1603e1 	mov	x1, x22
    34307c94:	97ffff1f 	bl	34307910 <enable_module>
    34307c98:	2a0003f5 	mov	w21, w0
    34307c9c:	34000180 	cbz	w0, 34307ccc <s32gen1_enable+0xbc>
    34307ca0:	b0000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    34307ca4:	91142021 	add	x1, x1, #0x508
    34307ca8:	b9401262 	ldr	w2, [x19, #16]
    34307cac:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307cb0:	9115a000 	add	x0, x0, #0x568
    34307cb4:	97ffed3f 	bl	343031b0 <tf_log>
    34307cb8:	2a1503e0 	mov	w0, w21
    34307cbc:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307cc0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307cc4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34307cc8:	d65f03c0 	ret
    34307ccc:	b9400683 	ldr	w3, [x20, #4]
    34307cd0:	11000463 	add	w3, w3, #0x1
    34307cd4:	b9000683 	str	w3, [x20, #4]
    34307cd8:	52800015 	mov	w21, #0x0                   	// #0
    34307cdc:	2a1503e0 	mov	w0, w21
    34307ce0:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307ce4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307ce8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34307cec:	d65f03c0 	ret
    34307cf0:	b9400680 	ldr	w0, [x20, #4]
    34307cf4:	b0000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    34307cf8:	91140021 	add	x1, x1, #0x500
    34307cfc:	11000400 	add	w0, w0, #0x1
    34307d00:	b9000680 	str	w0, [x20, #4]
    34307d04:	17ffffe9 	b	34307ca8 <s32gen1_enable+0x98>
    34307d08:	b9401261 	ldr	w1, [x19, #16]
    34307d0c:	52800015 	mov	w21, #0x0                   	// #0
    34307d10:	b0000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34307d14:	9114e000 	add	x0, x0, #0x538
    34307d18:	97ffed26 	bl	343031b0 <tf_log>
    34307d1c:	2a1503e0 	mov	w0, w21
    34307d20:	a94153f3 	ldp	x19, x20, [sp, #16]
    34307d24:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34307d28:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34307d2c:	d65f03c0 	ret
    34307d30:	128002b5 	mov	w21, #0xffffffea            	// #-22
    34307d34:	17ffffd1 	b	34307c78 <s32gen1_enable+0x68>
    34307d38:	b9400281 	ldr	w1, [x20]
    34307d3c:	90000060 	adrp	x0, 34313000 <vprintf+0x520>
    34307d40:	91364000 	add	x0, x0, #0xd90
    34307d44:	128002b5 	mov	w21, #0xffffffea            	// #-22
    34307d48:	97ffed1a 	bl	343031b0 <tf_log>
    34307d4c:	b0000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    34307d50:	91140021 	add	x1, x1, #0x500
    34307d54:	17ffffd5 	b	34307ca8 <s32gen1_enable+0x98>
	...

0000000034307d60 <compute_dfs_div_freq>:
    34307d60:	529c2005 	mov	w5, #0xe100                	// #57600
    34307d64:	d2948003 	mov	x3, #0xa400                	// #41984
    34307d68:	72a0bea5 	movk	w5, #0x5f5, lsl #16
    34307d6c:	f2bad263 	movk	x3, #0xd693, lsl #16
    34307d70:	d2800044 	mov	x4, #0x2                   	// #2
    34307d74:	9ba57c28 	umull	x8, w1, w5
    34307d78:	9ba57c41 	umull	x1, w2, w5
    34307d7c:	9ac40822 	udiv	x2, x1, x4
    34307d80:	9b048445 	msub	x5, x2, x4, x1
    34307d84:	b40000e5 	cbz	x5, 34307da0 <compute_dfs_div_freq+0x40>
    34307d88:	14000009 	b	34307dac <compute_dfs_div_freq+0x4c>
    34307d8c:	aa0203e1 	mov	x1, x2
    34307d90:	aa0503e3 	mov	x3, x5
    34307d94:	9ac40842 	udiv	x2, x2, x4
    34307d98:	9b048445 	msub	x5, x2, x4, x1
    34307d9c:	b5000085 	cbnz	x5, 34307dac <compute_dfs_div_freq+0x4c>
    34307da0:	9ac40865 	udiv	x5, x3, x4
    34307da4:	9b048ca6 	msub	x6, x5, x4, x3
    34307da8:	b4ffff26 	cbz	x6, 34307d8c <compute_dfs_div_freq+0x2c>
    34307dac:	91000484 	add	x4, x4, #0x1
    34307db0:	f100189f 	cmp	x4, #0x6
    34307db4:	54fffe41 	b.ne	34307d7c <compute_dfs_div_freq+0x1c>  // b.any
    34307db8:	d29c2006 	mov	x6, #0xe100                	// #57600
    34307dbc:	d2800042 	mov	x2, #0x2                   	// #2
    34307dc0:	f2a0bea6 	movk	x6, #0x5f5, lsl #16
    34307dc4:	9ac208c4 	udiv	x4, x6, x2
    34307dc8:	9b029885 	msub	x5, x4, x2, x6
    34307dcc:	b40000e5 	cbz	x5, 34307de8 <compute_dfs_div_freq+0x88>
    34307dd0:	14000009 	b	34307df4 <compute_dfs_div_freq+0x94>
    34307dd4:	aa0403e6 	mov	x6, x4
    34307dd8:	aa0503e3 	mov	x3, x5
    34307ddc:	9ac20884 	udiv	x4, x4, x2
    34307de0:	9b029885 	msub	x5, x4, x2, x6
    34307de4:	b5000085 	cbnz	x5, 34307df4 <compute_dfs_div_freq+0x94>
    34307de8:	9ac20865 	udiv	x5, x3, x2
    34307dec:	9b028ca7 	msub	x7, x5, x2, x3
    34307df0:	b4ffff27 	cbz	x7, 34307dd4 <compute_dfs_div_freq+0x74>
    34307df4:	91000442 	add	x2, x2, #0x1
    34307df8:	f100185f 	cmp	x2, #0x6
    34307dfc:	54fffe41 	b.ne	34307dc4 <compute_dfs_div_freq+0x64>  // b.any
    34307e00:	9b067c22 	mul	x2, x1, x6
    34307e04:	d29c2005 	mov	x5, #0xe100                	// #57600
    34307e08:	d2984001 	mov	x1, #0xc200                	// #49664
    34307e0c:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    34307e10:	f2a17d61 	movk	x1, #0xbeb, lsl #16
    34307e14:	d2800044 	mov	x4, #0x2                   	// #2
    34307e18:	9ac30842 	udiv	x2, x2, x3
    34307e1c:	8b080042 	add	x2, x2, x8
    34307e20:	9ac40823 	udiv	x3, x1, x4
    34307e24:	9b048466 	msub	x6, x3, x4, x1
    34307e28:	b50001a6 	cbnz	x6, 34307e5c <compute_dfs_div_freq+0xfc>
    34307e2c:	9ac408a6 	udiv	x6, x5, x4
    34307e30:	9b0494c7 	msub	x7, x6, x4, x5
    34307e34:	b40000a7 	cbz	x7, 34307e48 <compute_dfs_div_freq+0xe8>
    34307e38:	14000009 	b	34307e5c <compute_dfs_div_freq+0xfc>
    34307e3c:	9ac408c6 	udiv	x6, x6, x4
    34307e40:	9b0494c7 	msub	x7, x6, x4, x5
    34307e44:	b50000c7 	cbnz	x7, 34307e5c <compute_dfs_div_freq+0xfc>
    34307e48:	aa0303e1 	mov	x1, x3
    34307e4c:	aa0603e5 	mov	x5, x6
    34307e50:	9ac40863 	udiv	x3, x3, x4
    34307e54:	9b048467 	msub	x7, x3, x4, x1
    34307e58:	b4ffff27 	cbz	x7, 34307e3c <compute_dfs_div_freq+0xdc>
    34307e5c:	91000484 	add	x4, x4, #0x1
    34307e60:	f100189f 	cmp	x4, #0x6
    34307e64:	54fffde1 	b.ne	34307e20 <compute_dfs_div_freq+0xc0>  // b.any
    34307e68:	d2800043 	mov	x3, #0x2                   	// #2
    34307e6c:	9ac30844 	udiv	x4, x2, x3
    34307e70:	9b038886 	msub	x6, x4, x3, x2
    34307e74:	b50001a6 	cbnz	x6, 34307ea8 <compute_dfs_div_freq+0x148>
    34307e78:	9ac308a6 	udiv	x6, x5, x3
    34307e7c:	9b0394c7 	msub	x7, x6, x3, x5
    34307e80:	b40000a7 	cbz	x7, 34307e94 <compute_dfs_div_freq+0x134>
    34307e84:	14000009 	b	34307ea8 <compute_dfs_div_freq+0x148>
    34307e88:	9ac308c6 	udiv	x6, x6, x3
    34307e8c:	9b0394c7 	msub	x7, x6, x3, x5
    34307e90:	b50000c7 	cbnz	x7, 34307ea8 <compute_dfs_div_freq+0x148>
    34307e94:	aa0403e2 	mov	x2, x4
    34307e98:	aa0603e5 	mov	x5, x6
    34307e9c:	9ac30884 	udiv	x4, x4, x3
    34307ea0:	9b038887 	msub	x7, x4, x3, x2
    34307ea4:	b4ffff27 	cbz	x7, 34307e88 <compute_dfs_div_freq+0x128>
    34307ea8:	91000463 	add	x3, x3, #0x1
    34307eac:	f100187f 	cmp	x3, #0x6
    34307eb0:	54fffde1 	b.ne	34307e6c <compute_dfs_div_freq+0x10c>  // b.any
    34307eb4:	9b027c21 	mul	x1, x1, x2
    34307eb8:	d29c2003 	mov	x3, #0xe100                	// #57600
    34307ebc:	f2a0bea3 	movk	x3, #0x5f5, lsl #16
    34307ec0:	d2800042 	mov	x2, #0x2                   	// #2
    34307ec4:	9b037c00 	mul	x0, x0, x3
    34307ec8:	9ac50821 	udiv	x1, x1, x5
    34307ecc:	9ac20803 	udiv	x3, x0, x2
    34307ed0:	9b028064 	msub	x4, x3, x2, x0
    34307ed4:	b40000e4 	cbz	x4, 34307ef0 <compute_dfs_div_freq+0x190>
    34307ed8:	14000009 	b	34307efc <compute_dfs_div_freq+0x19c>
    34307edc:	aa0303e0 	mov	x0, x3
    34307ee0:	aa0403e1 	mov	x1, x4
    34307ee4:	9ac20863 	udiv	x3, x3, x2
    34307ee8:	9b028064 	msub	x4, x3, x2, x0
    34307eec:	b5000084 	cbnz	x4, 34307efc <compute_dfs_div_freq+0x19c>
    34307ef0:	9ac20824 	udiv	x4, x1, x2
    34307ef4:	9b028485 	msub	x5, x4, x2, x1
    34307ef8:	b4ffff25 	cbz	x5, 34307edc <compute_dfs_div_freq+0x17c>
    34307efc:	91000442 	add	x2, x2, #0x1
    34307f00:	f100185f 	cmp	x2, #0x6
    34307f04:	54fffe41 	b.ne	34307ecc <compute_dfs_div_freq+0x16c>  // b.any
    34307f08:	d29c2005 	mov	x5, #0xe100                	// #57600
    34307f0c:	d2800042 	mov	x2, #0x2                   	// #2
    34307f10:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    34307f14:	9ac208a3 	udiv	x3, x5, x2
    34307f18:	9b029464 	msub	x4, x3, x2, x5
    34307f1c:	b40000e4 	cbz	x4, 34307f38 <compute_dfs_div_freq+0x1d8>
    34307f20:	14000009 	b	34307f44 <compute_dfs_div_freq+0x1e4>
    34307f24:	aa0303e5 	mov	x5, x3
    34307f28:	aa0403e1 	mov	x1, x4
    34307f2c:	9ac20863 	udiv	x3, x3, x2
    34307f30:	9b029464 	msub	x4, x3, x2, x5
    34307f34:	b5000084 	cbnz	x4, 34307f44 <compute_dfs_div_freq+0x1e4>
    34307f38:	9ac20824 	udiv	x4, x1, x2
    34307f3c:	9b028486 	msub	x6, x4, x2, x1
    34307f40:	b4ffff26 	cbz	x6, 34307f24 <compute_dfs_div_freq+0x1c4>
    34307f44:	91000442 	add	x2, x2, #0x1
    34307f48:	f100185f 	cmp	x2, #0x6
    34307f4c:	54fffe41 	b.ne	34307f14 <compute_dfs_div_freq+0x1b4>  // b.any
    34307f50:	f100001f 	cmp	x0, #0x0
    34307f54:	9b007ca2 	mul	x2, x5, x0
    34307f58:	fa4018a4 	ccmp	x5, #0x0, #0x4, ne  // ne = any
    34307f5c:	d2800026 	mov	x6, #0x1                   	// #1
    34307f60:	54000220 	b.eq	34307fa4 <compute_dfs_div_freq+0x244>  // b.none
    34307f64:	9ac00843 	udiv	x3, x2, x0
    34307f68:	eb05007f 	cmp	x3, x5
    34307f6c:	540001c0 	b.eq	34307fa4 <compute_dfs_div_freq+0x244>  // b.none
    34307f70:	aa0503e3 	mov	x3, x5
    34307f74:	aa0003e2 	mov	x2, x0
    34307f78:	d341fc42 	lsr	x2, x2, #1
    34307f7c:	d341fc63 	lsr	x3, x3, #1
    34307f80:	d37ff8c6 	lsl	x6, x6, #1
    34307f84:	9b037c44 	mul	x4, x2, x3
    34307f88:	9ac20884 	udiv	x4, x4, x2
    34307f8c:	eb03009f 	cmp	x4, x3
    34307f90:	54ffff41 	b.ne	34307f78 <compute_dfs_div_freq+0x218>  // b.any
    34307f94:	9ac60800 	udiv	x0, x0, x6
    34307f98:	9ac608a5 	udiv	x5, x5, x6
    34307f9c:	9ac60821 	udiv	x1, x1, x6
    34307fa0:	9b057c02 	mul	x2, x0, x5
    34307fa4:	9ac10840 	udiv	x0, x2, x1
    34307fa8:	d2884802 	mov	x2, #0x4240                	// #16960
    34307fac:	f2a001e2 	movk	x2, #0xf, lsl #16
    34307fb0:	d299dfa1 	mov	x1, #0xcefd                	// #52989
    34307fb4:	f2b08c21 	movk	x1, #0x8461, lsl #16
    34307fb8:	f2cee221 	movk	x1, #0x7711, lsl #32
    34307fbc:	9b060800 	madd	x0, x0, x6, x2
    34307fc0:	f2f57981 	movk	x1, #0xabcc, lsl #48
    34307fc4:	9bc17c00 	umulh	x0, x0, x1
    34307fc8:	d35afc00 	lsr	x0, x0, #26
    34307fcc:	d65f03c0 	ret

0000000034307fd0 <get_module_rate>:
    34307fd0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34307fd4:	910003fd 	mov	x29, sp
    34307fd8:	a90153f3 	stp	x19, x20, [sp, #16]
    34307fdc:	aa0003f3 	mov	x19, x0
    34307fe0:	f9001bf7 	str	x23, [sp, #48]
    34307fe4:	aa0103f7 	mov	x23, x1
    34307fe8:	b4000880 	cbz	x0, 343080f8 <get_module_rate+0x128>
    34307fec:	b9400262 	ldr	w2, [x19]
    34307ff0:	7100245f 	cmp	w2, #0x9
    34307ff4:	54003380 	b.eq	34308664 <get_module_rate+0x694>  // b.none
    34307ff8:	54000488 	b.hi	34308088 <get_module_rate+0xb8>  // b.pmore
    34307ffc:	71000c5f 	cmp	w2, #0x3
    34308000:	54004240 	b.eq	34308848 <get_module_rate+0x878>  // b.none
    34308004:	540017c9 	b.ls	343082fc <get_module_rate+0x32c>  // b.plast
    34308008:	71001c5f 	cmp	w2, #0x7
    3430800c:	540034e0 	b.eq	343086a8 <get_module_rate+0x6d8>  // b.none
    34308010:	7100205f 	cmp	w2, #0x8
    34308014:	54001581 	b.ne	343082c4 <get_module_rate+0x2f4>  // b.any
    34308018:	f9400660 	ldr	x0, [x19, #8]
    3430801c:	b40048e0 	cbz	x0, 34308938 <get_module_rate+0x968>
    34308020:	b9400001 	ldr	w1, [x0]
    34308024:	7100083f 	cmp	w1, #0x2
    34308028:	54005241 	b.ne	34308a70 <get_module_rate+0xaa0>  // b.any
    3430802c:	b9401000 	ldr	w0, [x0, #16]
    34308030:	aa1703e1 	mov	x1, x23
    34308034:	a9025bf5 	stp	x21, x22, [sp, #32]
    34308038:	9400032e 	bl	34308cf0 <get_base_addr>
    3430803c:	aa0003f5 	mov	x21, x0
    34308040:	b4004700 	cbz	x0, 34308920 <get_module_rate+0x950>
    34308044:	f9400660 	ldr	x0, [x19, #8]
    34308048:	aa1703e1 	mov	x1, x23
    3430804c:	97ffffe1 	bl	34307fd0 <get_module_rate>
    34308050:	aa0003f4 	mov	x20, x0
    34308054:	b4004500 	cbz	x0, 343088f4 <get_module_rate+0x924>
    34308058:	b9401a60 	ldr	w0, [x19, #24]
    3430805c:	531e7400 	lsl	w0, w0, #2
    34308060:	91020000 	add	x0, x0, #0x80
    34308064:	b8606aa0 	ldr	w0, [x21, x0]
    34308068:	37f84780 	tbnz	w0, #31, 34308958 <get_module_rate+0x988>
    3430806c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308070:	f9401274 	ldr	x20, [x19, #32]
    34308074:	aa1403e0 	mov	x0, x20
    34308078:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430807c:	f9401bf7 	ldr	x23, [sp, #48]
    34308080:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34308084:	d65f03c0 	ret
    34308088:	7100345f 	cmp	w2, #0xd
    3430808c:	54003ca0 	b.eq	34308820 <get_module_rate+0x850>  // b.none
    34308090:	54000289 	b.ls	343080e0 <get_module_rate+0x110>  // b.plast
    34308094:	7100385f 	cmp	w2, #0xe
    34308098:	540002c0 	b.eq	343080f0 <get_module_rate+0x120>  // b.none
    3430809c:	71003c5f 	cmp	w2, #0xf
    343080a0:	54002f81 	b.ne	34308690 <get_module_rate+0x6c0>  // b.any
    343080a4:	f9400660 	ldr	x0, [x19, #8]
    343080a8:	b40000c0 	cbz	x0, 343080c0 <get_module_rate+0xf0>
    343080ac:	d503201f 	nop
    343080b0:	aa0003f3 	mov	x19, x0
    343080b4:	17ffffce 	b	34307fec <get_module_rate+0x1c>
    343080b8:	f9400400 	ldr	x0, [x0, #8]
    343080bc:	b5ffffa0 	cbnz	x0, 343080b0 <get_module_rate+0xe0>
    343080c0:	f9400a60 	ldr	x0, [x19, #16]
    343080c4:	aa0003f3 	mov	x19, x0
    343080c8:	b5ffff80 	cbnz	x0, 343080b8 <get_module_rate+0xe8>
    343080cc:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343080d0:	d2800014 	mov	x20, #0x0                   	// #0
    343080d4:	911f2000 	add	x0, x0, #0x7c8
    343080d8:	97ffec36 	bl	343031b0 <tf_log>
    343080dc:	17ffffe6 	b	34308074 <get_module_rate+0xa4>
    343080e0:	71002c5f 	cmp	w2, #0xb
    343080e4:	54003a80 	b.eq	34308834 <get_module_rate+0x864>  // b.none
    343080e8:	7100305f 	cmp	w2, #0xc
    343080ec:	54000181 	b.ne	3430811c <get_module_rate+0x14c>  // b.any
    343080f0:	f9400673 	ldr	x19, [x19, #8]
    343080f4:	b5fff7d3 	cbnz	x19, 34307fec <get_module_rate+0x1c>
    343080f8:	d2800014 	mov	x20, #0x0                   	// #0
    343080fc:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308100:	911e0000 	add	x0, x0, #0x780
    34308104:	97ffec2b 	bl	343031b0 <tf_log>
    34308108:	aa1403e0 	mov	x0, x20
    3430810c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34308110:	f9401bf7 	ldr	x23, [sp, #48]
    34308114:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34308118:	d65f03c0 	ret
    3430811c:	7100285f 	cmp	w2, #0xa
    34308120:	54002b81 	b.ne	34308690 <get_module_rate+0x6c0>  // b.any
    34308124:	f9400660 	ldr	x0, [x19, #8]
    34308128:	b4003ca0 	cbz	x0, 343088bc <get_module_rate+0x8ec>
    3430812c:	b9400001 	ldr	w1, [x0]
    34308130:	71003c3f 	cmp	w1, #0xf
    34308134:	54003ec1 	b.ne	3430890c <get_module_rate+0x93c>  // b.any
    34308138:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430813c:	f9400415 	ldr	x21, [x0, #8]
    34308140:	b4004df5 	cbz	x21, 34308afc <get_module_rate+0xb2c>
    34308144:	b94002a0 	ldr	w0, [x21]
    34308148:	51001000 	sub	w0, w0, #0x4
    3430814c:	7100081f 	cmp	w0, #0x2
    34308150:	54004c68 	b.hi	34308adc <get_module_rate+0xb0c>  // b.pmore
    34308154:	b9400aa0 	ldr	w0, [x21, #8]
    34308158:	aa1703e1 	mov	x1, x23
    3430815c:	940002e5 	bl	34308cf0 <get_base_addr>
    34308160:	aa0003f6 	mov	x22, x0
    34308164:	b40048e0 	cbz	x0, 34308a80 <get_module_rate+0xab0>
    34308168:	394032a1 	ldrb	w1, [x21, #12]
    3430816c:	531a6421 	lsl	w1, w1, #6
    34308170:	110c2021 	add	w1, w1, #0x308
    34308174:	b8614ac0 	ldr	w0, [x22, w1, uxtw]
    34308178:	36f82700 	tbz	w0, #31, 34308658 <get_module_rate+0x688>
    3430817c:	f9400660 	ldr	x0, [x19, #8]
    34308180:	aa1703e1 	mov	x1, x23
    34308184:	97ffff93 	bl	34307fd0 <get_module_rate>
    34308188:	aa0003f4 	mov	x20, x0
    3430818c:	b40048e0 	cbz	x0, 34308aa8 <get_module_rate+0xad8>
    34308190:	394032a0 	ldrb	w0, [x21, #12]
    34308194:	d29c2002 	mov	x2, #0xe100                	// #57600
    34308198:	f2a0bea2 	movk	x2, #0x5f5, lsl #16
    3430819c:	d2800041 	mov	x1, #0x2                   	// #2
    343081a0:	531a6400 	lsl	w0, w0, #6
    343081a4:	9b027e85 	mul	x5, x20, x2
    343081a8:	110c2000 	add	w0, w0, #0x308
    343081ac:	b8604ac0 	ldr	w0, [x22, w0, uxtw]
    343081b0:	d3505c00 	ubfx	x0, x0, #16, #8
    343081b4:	11000400 	add	w0, w0, #0x1
    343081b8:	9ba27c00 	umull	x0, w0, w2
    343081bc:	9ac108a2 	udiv	x2, x5, x1
    343081c0:	9b019443 	msub	x3, x2, x1, x5
    343081c4:	b40000e3 	cbz	x3, 343081e0 <get_module_rate+0x210>
    343081c8:	14000009 	b	343081ec <get_module_rate+0x21c>
    343081cc:	aa0203e5 	mov	x5, x2
    343081d0:	aa0303e0 	mov	x0, x3
    343081d4:	9ac10842 	udiv	x2, x2, x1
    343081d8:	9b019443 	msub	x3, x2, x1, x5
    343081dc:	b5000083 	cbnz	x3, 343081ec <get_module_rate+0x21c>
    343081e0:	9ac10803 	udiv	x3, x0, x1
    343081e4:	9b018064 	msub	x4, x3, x1, x0
    343081e8:	b4ffff24 	cbz	x4, 343081cc <get_module_rate+0x1fc>
    343081ec:	91000421 	add	x1, x1, #0x1
    343081f0:	f100183f 	cmp	x1, #0x6
    343081f4:	54fffe41 	b.ne	343081bc <get_module_rate+0x1ec>  // b.any
    343081f8:	d29c2004 	mov	x4, #0xe100                	// #57600
    343081fc:	d2800041 	mov	x1, #0x2                   	// #2
    34308200:	f2a0bea4 	movk	x4, #0x5f5, lsl #16
    34308204:	9ac10882 	udiv	x2, x4, x1
    34308208:	9b019043 	msub	x3, x2, x1, x4
    3430820c:	b40000e3 	cbz	x3, 34308228 <get_module_rate+0x258>
    34308210:	14000009 	b	34308234 <get_module_rate+0x264>
    34308214:	aa0203e4 	mov	x4, x2
    34308218:	aa0303e0 	mov	x0, x3
    3430821c:	9ac10842 	udiv	x2, x2, x1
    34308220:	9b019043 	msub	x3, x2, x1, x4
    34308224:	b5000083 	cbnz	x3, 34308234 <get_module_rate+0x264>
    34308228:	9ac10803 	udiv	x3, x0, x1
    3430822c:	9b018066 	msub	x6, x3, x1, x0
    34308230:	b4ffff26 	cbz	x6, 34308214 <get_module_rate+0x244>
    34308234:	91000421 	add	x1, x1, #0x1
    34308238:	f100183f 	cmp	x1, #0x6
    3430823c:	54fffe41 	b.ne	34308204 <get_module_rate+0x234>  // b.any
    34308240:	f10000bf 	cmp	x5, #0x0
    34308244:	9b047ca1 	mul	x1, x5, x4
    34308248:	fa401884 	ccmp	x4, #0x0, #0x4, ne  // ne = any
    3430824c:	d2800026 	mov	x6, #0x1                   	// #1
    34308250:	54000220 	b.eq	34308294 <get_module_rate+0x2c4>  // b.none
    34308254:	9ac50822 	udiv	x2, x1, x5
    34308258:	eb04005f 	cmp	x2, x4
    3430825c:	540001c0 	b.eq	34308294 <get_module_rate+0x2c4>  // b.none
    34308260:	aa0403e2 	mov	x2, x4
    34308264:	aa0503e1 	mov	x1, x5
    34308268:	d341fc21 	lsr	x1, x1, #1
    3430826c:	d341fc42 	lsr	x2, x2, #1
    34308270:	d37ff8c6 	lsl	x6, x6, #1
    34308274:	9b027c23 	mul	x3, x1, x2
    34308278:	9ac10863 	udiv	x3, x3, x1
    3430827c:	eb02007f 	cmp	x3, x2
    34308280:	54ffff41 	b.ne	34308268 <get_module_rate+0x298>  // b.any
    34308284:	9ac608a5 	udiv	x5, x5, x6
    34308288:	9ac60884 	udiv	x4, x4, x6
    3430828c:	9ac60800 	udiv	x0, x0, x6
    34308290:	9b047ca1 	mul	x1, x5, x4
    34308294:	9ac00834 	udiv	x20, x1, x0
    34308298:	d2884801 	mov	x1, #0x4240                	// #16960
    3430829c:	f2a001e1 	movk	x1, #0xf, lsl #16
    343082a0:	d299dfa0 	mov	x0, #0xcefd                	// #52989
    343082a4:	f2b08c20 	movk	x0, #0x8461, lsl #16
    343082a8:	f2cee220 	movk	x0, #0x7711, lsl #32
    343082ac:	9b060694 	madd	x20, x20, x6, x1
    343082b0:	f2f57980 	movk	x0, #0xabcc, lsl #48
    343082b4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343082b8:	9bc07e94 	umulh	x20, x20, x0
    343082bc:	d35afe94 	lsr	x20, x20, #26
    343082c0:	17ffff6d 	b	34308074 <get_module_rate+0xa4>
    343082c4:	71001c5f 	cmp	w2, #0x7
    343082c8:	54001e40 	b.eq	34308690 <get_module_rate+0x6c0>  // b.none
    343082cc:	b9401260 	ldr	w0, [x19, #16]
    343082d0:	9400030c 	bl	34308f00 <get_clock>
    343082d4:	b4002fe0 	cbz	x0, 343088d0 <get_module_rate+0x900>
    343082d8:	f9400413 	ldr	x19, [x0, #8]
    343082dc:	b4000093 	cbz	x19, 343082ec <get_module_rate+0x31c>
    343082e0:	17ffff43 	b	34307fec <get_module_rate+0x1c>
    343082e4:	f9400453 	ldr	x19, [x2, #8]
    343082e8:	b5ffe833 	cbnz	x19, 34307fec <get_module_rate+0x1c>
    343082ec:	f9400802 	ldr	x2, [x0, #16]
    343082f0:	aa0203e0 	mov	x0, x2
    343082f4:	b5ffff82 	cbnz	x2, 343082e4 <get_module_rate+0x314>
    343082f8:	17ffff75 	b	343080cc <get_module_rate+0xfc>
    343082fc:	7100045f 	cmp	w2, #0x1
    34308300:	540028c0 	b.eq	34308818 <get_module_rate+0x848>  // b.none
    34308304:	7100085f 	cmp	w2, #0x2
    34308308:	540019a1 	b.ne	3430863c <get_module_rate+0x66c>  // b.any
    3430830c:	b9401260 	ldr	w0, [x19, #16]
    34308310:	aa1703e1 	mov	x1, x23
    34308314:	a9025bf5 	stp	x21, x22, [sp, #32]
    34308318:	94000276 	bl	34308cf0 <get_base_addr>
    3430831c:	aa0003f5 	mov	x21, x0
    34308320:	b4003000 	cbz	x0, 34308920 <get_module_rate+0x950>
    34308324:	b9400000 	ldr	w0, [x0]
    34308328:	37f81980 	tbnz	w0, #31, 34308658 <get_module_rate+0x688>
    3430832c:	b94022a0 	ldr	w0, [x21, #32]
    34308330:	910133e1 	add	x1, sp, #0x4c
    34308334:	b9004fe0 	str	w0, [sp, #76]
    34308338:	97fffd4a 	bl	34307860 <pllclk2clk>
    3430833c:	35003820 	cbnz	w0, 34308a40 <get_module_rate+0xa70>
    34308340:	b9404fe0 	ldr	w0, [sp, #76]
    34308344:	940002ef 	bl	34308f00 <get_clock>
    34308348:	b4003be0 	cbz	x0, 34308ac4 <get_module_rate+0xaf4>
    3430834c:	aa1703e1 	mov	x1, x23
    34308350:	97ffff20 	bl	34307fd0 <get_module_rate>
    34308354:	aa0003f4 	mov	x20, x0
    34308358:	b40039e0 	cbz	x0, 34308a94 <get_module_rate+0xac4>
    3430835c:	b9400aa1 	ldr	w1, [x21, #8]
    34308360:	d29c2003 	mov	x3, #0xe100                	// #57600
    34308364:	f2a0bea3 	movk	x3, #0x5f5, lsl #16
    34308368:	b94012a4 	ldr	w4, [x21, #16]
    3430836c:	12001c28 	and	w8, w1, #0xff
    34308370:	d2800042 	mov	x2, #0x2                   	// #2
    34308374:	9b037c14 	mul	x20, x0, x3
    34308378:	d34c3820 	ubfx	x0, x1, #12, #3
    3430837c:	7100001f 	cmp	w0, #0x0
    34308380:	12003884 	and	w4, w4, #0x7fff
    34308384:	1a9f1400 	csinc	w0, w0, wzr, ne  // ne = any
    34308388:	9ba37c00 	umull	x0, w0, w3
    3430838c:	9ac20a81 	udiv	x1, x20, x2
    34308390:	9b02d023 	msub	x3, x1, x2, x20
    34308394:	b40000e3 	cbz	x3, 343083b0 <get_module_rate+0x3e0>
    34308398:	14000009 	b	343083bc <get_module_rate+0x3ec>
    3430839c:	aa0103f4 	mov	x20, x1
    343083a0:	aa0303e0 	mov	x0, x3
    343083a4:	9ac20821 	udiv	x1, x1, x2
    343083a8:	9b02d023 	msub	x3, x1, x2, x20
    343083ac:	b5000083 	cbnz	x3, 343083bc <get_module_rate+0x3ec>
    343083b0:	9ac20803 	udiv	x3, x0, x2
    343083b4:	9b028065 	msub	x5, x3, x2, x0
    343083b8:	b4ffff25 	cbz	x5, 3430839c <get_module_rate+0x3cc>
    343083bc:	91000442 	add	x2, x2, #0x1
    343083c0:	f100185f 	cmp	x2, #0x6
    343083c4:	54fffe41 	b.ne	3430838c <get_module_rate+0x3bc>  // b.any
    343083c8:	d29c2005 	mov	x5, #0xe100                	// #57600
    343083cc:	d2800041 	mov	x1, #0x2                   	// #2
    343083d0:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    343083d4:	9ac108a2 	udiv	x2, x5, x1
    343083d8:	9b019443 	msub	x3, x2, x1, x5
    343083dc:	b40000e3 	cbz	x3, 343083f8 <get_module_rate+0x428>
    343083e0:	14000009 	b	34308404 <get_module_rate+0x434>
    343083e4:	aa0203e5 	mov	x5, x2
    343083e8:	aa0303e0 	mov	x0, x3
    343083ec:	9ac10842 	udiv	x2, x2, x1
    343083f0:	9b019443 	msub	x3, x2, x1, x5
    343083f4:	b5000083 	cbnz	x3, 34308404 <get_module_rate+0x434>
    343083f8:	9ac10803 	udiv	x3, x0, x1
    343083fc:	9b018066 	msub	x6, x3, x1, x0
    34308400:	b4ffff26 	cbz	x6, 343083e4 <get_module_rate+0x414>
    34308404:	91000421 	add	x1, x1, #0x1
    34308408:	f100183f 	cmp	x1, #0x6
    3430840c:	54fffe41 	b.ne	343083d4 <get_module_rate+0x404>  // b.any
    34308410:	f100029f 	cmp	x20, #0x0
    34308414:	9b057e81 	mul	x1, x20, x5
    34308418:	fa4018a4 	ccmp	x5, #0x0, #0x4, ne  // ne = any
    3430841c:	d2800027 	mov	x7, #0x1                   	// #1
    34308420:	54000220 	b.eq	34308464 <get_module_rate+0x494>  // b.none
    34308424:	9ad40822 	udiv	x2, x1, x20
    34308428:	eb05005f 	cmp	x2, x5
    3430842c:	540001c0 	b.eq	34308464 <get_module_rate+0x494>  // b.none
    34308430:	aa0503e2 	mov	x2, x5
    34308434:	aa1403e1 	mov	x1, x20
    34308438:	d341fc21 	lsr	x1, x1, #1
    3430843c:	d341fc42 	lsr	x2, x2, #1
    34308440:	d37ff8e7 	lsl	x7, x7, #1
    34308444:	9b027c23 	mul	x3, x1, x2
    34308448:	9ac10863 	udiv	x3, x3, x1
    3430844c:	eb02007f 	cmp	x3, x2
    34308450:	54ffff41 	b.ne	34308438 <get_module_rate+0x468>  // b.any
    34308454:	9ac70a94 	udiv	x20, x20, x7
    34308458:	9ac708a5 	udiv	x5, x5, x7
    3430845c:	9ac70800 	udiv	x0, x0, x7
    34308460:	9b057e81 	mul	x1, x20, x5
    34308464:	9ac00826 	udiv	x6, x1, x0
    34308468:	529c2002 	mov	w2, #0xe100                	// #57600
    3430846c:	72a0bea2 	movk	w2, #0x5f5, lsl #16
    34308470:	d2a4e900 	mov	x0, #0x27480000            	// #659030016
    34308474:	f2c035a0 	movk	x0, #0x1ad, lsl #32
    34308478:	d2800041 	mov	x1, #0x2                   	// #2
    3430847c:	9ba27d08 	umull	x8, w8, w2
    34308480:	9ba27c84 	umull	x4, w4, w2
    34308484:	9b077cc6 	mul	x6, x6, x7
    34308488:	9ac10882 	udiv	x2, x4, x1
    3430848c:	9b019043 	msub	x3, x2, x1, x4
    34308490:	b40000e3 	cbz	x3, 343084ac <get_module_rate+0x4dc>
    34308494:	14000009 	b	343084b8 <get_module_rate+0x4e8>
    34308498:	aa0203e4 	mov	x4, x2
    3430849c:	aa0303e0 	mov	x0, x3
    343084a0:	9ac10842 	udiv	x2, x2, x1
    343084a4:	9b019043 	msub	x3, x2, x1, x4
    343084a8:	b5000083 	cbnz	x3, 343084b8 <get_module_rate+0x4e8>
    343084ac:	9ac10803 	udiv	x3, x0, x1
    343084b0:	9b018065 	msub	x5, x3, x1, x0
    343084b4:	b4ffff25 	cbz	x5, 34308498 <get_module_rate+0x4c8>
    343084b8:	91000421 	add	x1, x1, #0x1
    343084bc:	f100183f 	cmp	x1, #0x6
    343084c0:	54fffe41 	b.ne	34308488 <get_module_rate+0x4b8>  // b.any
    343084c4:	d29c2005 	mov	x5, #0xe100                	// #57600
    343084c8:	d2800041 	mov	x1, #0x2                   	// #2
    343084cc:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    343084d0:	9ac108a2 	udiv	x2, x5, x1
    343084d4:	9b019443 	msub	x3, x2, x1, x5
    343084d8:	b40000e3 	cbz	x3, 343084f4 <get_module_rate+0x524>
    343084dc:	14000009 	b	34308500 <get_module_rate+0x530>
    343084e0:	aa0203e5 	mov	x5, x2
    343084e4:	aa0303e0 	mov	x0, x3
    343084e8:	9ac10842 	udiv	x2, x2, x1
    343084ec:	9b019443 	msub	x3, x2, x1, x5
    343084f0:	b5000083 	cbnz	x3, 34308500 <get_module_rate+0x530>
    343084f4:	9ac10803 	udiv	x3, x0, x1
    343084f8:	9b018067 	msub	x7, x3, x1, x0
    343084fc:	b4ffff27 	cbz	x7, 343084e0 <get_module_rate+0x510>
    34308500:	91000421 	add	x1, x1, #0x1
    34308504:	f100183f 	cmp	x1, #0x6
    34308508:	54fffe41 	b.ne	343084d0 <get_module_rate+0x500>  // b.any
    3430850c:	f100009f 	cmp	x4, #0x0
    34308510:	9b057c81 	mul	x1, x4, x5
    34308514:	fa4018a4 	ccmp	x5, #0x0, #0x4, ne  // ne = any
    34308518:	d2800027 	mov	x7, #0x1                   	// #1
    3430851c:	54000240 	b.eq	34308564 <get_module_rate+0x594>  // b.none
    34308520:	9ac40822 	udiv	x2, x1, x4
    34308524:	eb05005f 	cmp	x2, x5
    34308528:	540001e0 	b.eq	34308564 <get_module_rate+0x594>  // b.none
    3430852c:	aa0503e2 	mov	x2, x5
    34308530:	aa0403e1 	mov	x1, x4
    34308534:	d503201f 	nop
    34308538:	d341fc21 	lsr	x1, x1, #1
    3430853c:	d341fc42 	lsr	x2, x2, #1
    34308540:	d37ff8e7 	lsl	x7, x7, #1
    34308544:	9b027c23 	mul	x3, x1, x2
    34308548:	9ac10863 	udiv	x3, x3, x1
    3430854c:	eb02007f 	cmp	x3, x2
    34308550:	54ffff41 	b.ne	34308538 <get_module_rate+0x568>  // b.any
    34308554:	9ac70884 	udiv	x4, x4, x7
    34308558:	9ac708a5 	udiv	x5, x5, x7
    3430855c:	9ac70800 	udiv	x0, x0, x7
    34308560:	9b057c81 	mul	x1, x4, x5
    34308564:	9ac00824 	udiv	x4, x1, x0
    34308568:	d29c2001 	mov	x1, #0xe100                	// #57600
    3430856c:	f2a0bea1 	movk	x1, #0x5f5, lsl #16
    34308570:	d2800040 	mov	x0, #0x2                   	// #2
    34308574:	9b072084 	madd	x4, x4, x7, x8
    34308578:	9ac008c2 	udiv	x2, x6, x0
    3430857c:	9b009843 	msub	x3, x2, x0, x6
    34308580:	b50001a3 	cbnz	x3, 343085b4 <get_module_rate+0x5e4>
    34308584:	9ac00823 	udiv	x3, x1, x0
    34308588:	9b008465 	msub	x5, x3, x0, x1
    3430858c:	b40000a5 	cbz	x5, 343085a0 <get_module_rate+0x5d0>
    34308590:	14000009 	b	343085b4 <get_module_rate+0x5e4>
    34308594:	9ac00863 	udiv	x3, x3, x0
    34308598:	9b008465 	msub	x5, x3, x0, x1
    3430859c:	b50000c5 	cbnz	x5, 343085b4 <get_module_rate+0x5e4>
    343085a0:	aa0203e6 	mov	x6, x2
    343085a4:	aa0303e1 	mov	x1, x3
    343085a8:	9ac00842 	udiv	x2, x2, x0
    343085ac:	9b009845 	msub	x5, x2, x0, x6
    343085b0:	b4ffff25 	cbz	x5, 34308594 <get_module_rate+0x5c4>
    343085b4:	91000400 	add	x0, x0, #0x1
    343085b8:	f100181f 	cmp	x0, #0x6
    343085bc:	54fffde1 	b.ne	34308578 <get_module_rate+0x5a8>  // b.any
    343085c0:	d2800040 	mov	x0, #0x2                   	// #2
    343085c4:	9ac00882 	udiv	x2, x4, x0
    343085c8:	9b009043 	msub	x3, x2, x0, x4
    343085cc:	b50001a3 	cbnz	x3, 34308600 <get_module_rate+0x630>
    343085d0:	9ac00823 	udiv	x3, x1, x0
    343085d4:	9b008465 	msub	x5, x3, x0, x1
    343085d8:	b40000a5 	cbz	x5, 343085ec <get_module_rate+0x61c>
    343085dc:	14000009 	b	34308600 <get_module_rate+0x630>
    343085e0:	9ac00863 	udiv	x3, x3, x0
    343085e4:	9b008465 	msub	x5, x3, x0, x1
    343085e8:	b50000c5 	cbnz	x5, 34308600 <get_module_rate+0x630>
    343085ec:	aa0203e4 	mov	x4, x2
    343085f0:	aa0303e1 	mov	x1, x3
    343085f4:	9ac00842 	udiv	x2, x2, x0
    343085f8:	9b009045 	msub	x5, x2, x0, x4
    343085fc:	b4ffff25 	cbz	x5, 343085e0 <get_module_rate+0x610>
    34308600:	91000400 	add	x0, x0, #0x1
    34308604:	f100181f 	cmp	x0, #0x6
    34308608:	54fffde1 	b.ne	343085c4 <get_module_rate+0x5f4>  // b.any
    3430860c:	9b067c94 	mul	x20, x4, x6
    34308610:	d299dfa0 	mov	x0, #0xcefd                	// #52989
    34308614:	f2b08c20 	movk	x0, #0x8461, lsl #16
    34308618:	f2cee220 	movk	x0, #0x7711, lsl #32
    3430861c:	f2f57980 	movk	x0, #0xabcc, lsl #48
    34308620:	9ac10a94 	udiv	x20, x20, x1
    34308624:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308628:	9143d294 	add	x20, x20, #0xf4, lsl #12
    3430862c:	91090294 	add	x20, x20, #0x240
    34308630:	9bc07e94 	umulh	x20, x20, x0
    34308634:	d35afe94 	lsr	x20, x20, #26
    34308638:	17fffe8f 	b	34308074 <get_module_rate+0xa4>
    3430863c:	350002a2 	cbnz	w2, 34308690 <get_module_rate+0x6c0>
    34308640:	f9400a74 	ldr	x20, [x19, #16]
    34308644:	b5ffd194 	cbnz	x20, 34308074 <get_module_rate+0xa4>
    34308648:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430864c:	911f8000 	add	x0, x0, #0x7e0
    34308650:	97ffead8 	bl	343031b0 <tf_log>
    34308654:	17fffe88 	b	34308074 <get_module_rate+0xa4>
    34308658:	f9400e74 	ldr	x20, [x19, #24]
    3430865c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308660:	17fffe85 	b	34308074 <get_module_rate+0xa4>
    34308664:	a9025bf5 	stp	x21, x22, [sp, #32]
    34308668:	f9400675 	ldr	x21, [x19, #8]
    3430866c:	b94002a0 	ldr	w0, [x21]
    34308670:	71000c1f 	cmp	w0, #0x3
    34308674:	54001f21 	b.ne	34308a58 <get_module_rate+0xa88>  // b.any
    34308678:	aa1703e1 	mov	x1, x23
    3430867c:	aa1503e0 	mov	x0, x21
    34308680:	97fffe54 	bl	34307fd0 <get_module_rate>
    34308684:	aa0003f4 	mov	x20, x0
    34308688:	b5000f20 	cbnz	x0, 3430886c <get_module_rate+0x89c>
    3430868c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308690:	d2800014 	mov	x20, #0x0                   	// #0
    34308694:	aa1403e0 	mov	x0, x20
    34308698:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430869c:	f9401bf7 	ldr	x23, [sp, #48]
    343086a0:	a8c57bfd 	ldp	x29, x30, [sp], #80
    343086a4:	d65f03c0 	ret
    343086a8:	f9400660 	ldr	x0, [x19, #8]
    343086ac:	aa1703e1 	mov	x1, x23
    343086b0:	97fffe48 	bl	34307fd0 <get_module_rate>
    343086b4:	b4fffee0 	cbz	x0, 34308690 <get_module_rate+0x6c0>
    343086b8:	f9400e61 	ldr	x1, [x19, #24]
    343086bc:	b40001e1 	cbz	x1, 343086f8 <get_module_rate+0x728>
    343086c0:	f9401264 	ldr	x4, [x19, #32]
    343086c4:	b40001a4 	cbz	x4, 343086f8 <get_module_rate+0x728>
    343086c8:	d2800002 	mov	x2, #0x0                   	// #0
    343086cc:	14000004 	b	343086dc <get_module_rate+0x70c>
    343086d0:	91004021 	add	x1, x1, #0x10
    343086d4:	eb02009f 	cmp	x4, x2
    343086d8:	54000100 	b.eq	343086f8 <get_module_rate+0x728>  // b.none
    343086dc:	f9400423 	ldr	x3, [x1, #8]
    343086e0:	91000442 	add	x2, x2, #0x1
    343086e4:	eb03001f 	cmp	x0, x3
    343086e8:	54ffff41 	b.ne	343086d0 <get_module_rate+0x700>  // b.any
    343086ec:	f9400034 	ldr	x20, [x1]
    343086f0:	b5ffcc34 	cbnz	x20, 34308074 <get_module_rate+0xa4>
    343086f4:	d503201f 	nop
    343086f8:	b9401261 	ldr	w1, [x19, #16]
    343086fc:	d29c2004 	mov	x4, #0xe100                	// #57600
    34308700:	f2a0bea4 	movk	x4, #0x5f5, lsl #16
    34308704:	d2800042 	mov	x2, #0x2                   	// #2
    34308708:	9b047c03 	mul	x3, x0, x4
    3430870c:	9ba47c20 	umull	x0, w1, w4
    34308710:	9ac20861 	udiv	x1, x3, x2
    34308714:	9b028c24 	msub	x4, x1, x2, x3
    34308718:	b40000e4 	cbz	x4, 34308734 <get_module_rate+0x764>
    3430871c:	14000009 	b	34308740 <get_module_rate+0x770>
    34308720:	aa0103e3 	mov	x3, x1
    34308724:	aa0403e0 	mov	x0, x4
    34308728:	9ac20821 	udiv	x1, x1, x2
    3430872c:	9b028c24 	msub	x4, x1, x2, x3
    34308730:	b5000084 	cbnz	x4, 34308740 <get_module_rate+0x770>
    34308734:	9ac20804 	udiv	x4, x0, x2
    34308738:	9b028085 	msub	x5, x4, x2, x0
    3430873c:	b4ffff25 	cbz	x5, 34308720 <get_module_rate+0x750>
    34308740:	91000442 	add	x2, x2, #0x1
    34308744:	f100185f 	cmp	x2, #0x6
    34308748:	54fffe41 	b.ne	34308710 <get_module_rate+0x740>  // b.any
    3430874c:	d29c2005 	mov	x5, #0xe100                	// #57600
    34308750:	d2800041 	mov	x1, #0x2                   	// #2
    34308754:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    34308758:	9ac108a2 	udiv	x2, x5, x1
    3430875c:	9b019444 	msub	x4, x2, x1, x5
    34308760:	b40000e4 	cbz	x4, 3430877c <get_module_rate+0x7ac>
    34308764:	14000009 	b	34308788 <get_module_rate+0x7b8>
    34308768:	aa0203e5 	mov	x5, x2
    3430876c:	aa0403e0 	mov	x0, x4
    34308770:	9ac10842 	udiv	x2, x2, x1
    34308774:	9b019444 	msub	x4, x2, x1, x5
    34308778:	b5000084 	cbnz	x4, 34308788 <get_module_rate+0x7b8>
    3430877c:	9ac10804 	udiv	x4, x0, x1
    34308780:	9b018086 	msub	x6, x4, x1, x0
    34308784:	b4ffff26 	cbz	x6, 34308768 <get_module_rate+0x798>
    34308788:	91000421 	add	x1, x1, #0x1
    3430878c:	f100183f 	cmp	x1, #0x6
    34308790:	54fffe41 	b.ne	34308758 <get_module_rate+0x788>  // b.any
    34308794:	f100007f 	cmp	x3, #0x0
    34308798:	9b057c61 	mul	x1, x3, x5
    3430879c:	fa4018a4 	ccmp	x5, #0x0, #0x4, ne  // ne = any
    343087a0:	d2800026 	mov	x6, #0x1                   	// #1
    343087a4:	54000240 	b.eq	343087ec <get_module_rate+0x81c>  // b.none
    343087a8:	9ac30822 	udiv	x2, x1, x3
    343087ac:	eb05005f 	cmp	x2, x5
    343087b0:	540001e0 	b.eq	343087ec <get_module_rate+0x81c>  // b.none
    343087b4:	aa0503e2 	mov	x2, x5
    343087b8:	aa0303e1 	mov	x1, x3
    343087bc:	d503201f 	nop
    343087c0:	d341fc21 	lsr	x1, x1, #1
    343087c4:	d341fc42 	lsr	x2, x2, #1
    343087c8:	d37ff8c6 	lsl	x6, x6, #1
    343087cc:	9b027c24 	mul	x4, x1, x2
    343087d0:	9ac10884 	udiv	x4, x4, x1
    343087d4:	eb02009f 	cmp	x4, x2
    343087d8:	54ffff41 	b.ne	343087c0 <get_module_rate+0x7f0>  // b.any
    343087dc:	9ac60863 	udiv	x3, x3, x6
    343087e0:	9ac608a5 	udiv	x5, x5, x6
    343087e4:	9ac60800 	udiv	x0, x0, x6
    343087e8:	9b057c61 	mul	x1, x3, x5
    343087ec:	9ac00834 	udiv	x20, x1, x0
    343087f0:	d2884801 	mov	x1, #0x4240                	// #16960
    343087f4:	f2a001e1 	movk	x1, #0xf, lsl #16
    343087f8:	d299dfa0 	mov	x0, #0xcefd                	// #52989
    343087fc:	f2b08c20 	movk	x0, #0x8461, lsl #16
    34308800:	f2cee220 	movk	x0, #0x7711, lsl #32
    34308804:	9b060694 	madd	x20, x20, x6, x1
    34308808:	f2f57980 	movk	x0, #0xabcc, lsl #48
    3430880c:	9bc07e94 	umulh	x20, x20, x0
    34308810:	d35afe94 	lsr	x20, x20, #26
    34308814:	17fffe18 	b	34308074 <get_module_rate+0xa4>
    34308818:	f9400674 	ldr	x20, [x19, #8]
    3430881c:	17fffe16 	b	34308074 <get_module_rate+0xa4>
    34308820:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308824:	d2800014 	mov	x20, #0x0                   	// #0
    34308828:	9124e000 	add	x0, x0, #0x938
    3430882c:	97ffea61 	bl	343031b0 <tf_log>
    34308830:	17fffe11 	b	34308074 <get_module_rate+0xa4>
    34308834:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308838:	d2800014 	mov	x20, #0x0                   	// #0
    3430883c:	91242000 	add	x0, x0, #0x908
    34308840:	97ffea5c 	bl	343031b0 <tf_log>
    34308844:	17fffe0c 	b	34308074 <get_module_rate+0xa4>
    34308848:	b9401260 	ldr	w0, [x19, #16]
    3430884c:	aa1703e1 	mov	x1, x23
    34308850:	94000128 	bl	34308cf0 <get_base_addr>
    34308854:	b5ffc4e0 	cbnz	x0, 343080f0 <get_module_rate+0x120>
    34308858:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430885c:	d2800014 	mov	x20, #0x0                   	// #0
    34308860:	91214000 	add	x0, x0, #0x850
    34308864:	97ffea53 	bl	343031b0 <tf_log>
    34308868:	17fffe03 	b	34308074 <get_module_rate+0xa4>
    3430886c:	b94012a0 	ldr	w0, [x21, #16]
    34308870:	aa1703e1 	mov	x1, x23
    34308874:	9400011f 	bl	34308cf0 <get_base_addr>
    34308878:	b40013e0 	cbz	x0, 34308af4 <get_module_rate+0xb24>
    3430887c:	b9401261 	ldr	w1, [x19, #16]
    34308880:	11001c21 	add	w1, w1, #0x7
    34308884:	531e7421 	lsl	w1, w1, #2
    34308888:	b8614802 	ldr	w2, [x0, w1, uxtw]
    3430888c:	53087c41 	lsr	w1, w2, #8
    34308890:	2a010040 	orr	w0, w2, w1
    34308894:	72001c1f 	tst	w0, #0xff
    34308898:	54ffee00 	b.eq	34308658 <get_module_rate+0x688>  // b.none
    3430889c:	aa1403e0 	mov	x0, x20
    343088a0:	12001c42 	and	w2, w2, #0xff
    343088a4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343088a8:	12001c21 	and	w1, w1, #0xff
    343088ac:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343088b0:	f9401bf7 	ldr	x23, [sp, #48]
    343088b4:	a8c57bfd 	ldp	x29, x30, [sp], #80
    343088b8:	17fffd2a 	b	34307d60 <compute_dfs_div_freq>
    343088bc:	f0000040 	adrp	x0, 34313000 <vprintf+0x520>
    343088c0:	d2800014 	mov	x20, #0x0                   	// #0
    343088c4:	9131a000 	add	x0, x0, #0xc68
    343088c8:	97ffea3a 	bl	343031b0 <tf_log>
    343088cc:	17fffdea 	b	34308074 <get_module_rate+0xa4>
    343088d0:	39403262 	ldrb	w2, [x19, #12]
    343088d4:	90000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    343088d8:	b9401263 	ldr	w3, [x19, #16]
    343088dc:	9125c021 	add	x1, x1, #0x970
    343088e0:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343088e4:	d2800014 	mov	x20, #0x0                   	// #0
    343088e8:	911e6000 	add	x0, x0, #0x798
    343088ec:	97ffea31 	bl	343031b0 <tf_log>
    343088f0:	17fffde1 	b	34308074 <get_module_rate+0xa4>
    343088f4:	aa1503e1 	mov	x1, x21
    343088f8:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    343088fc:	9121c000 	add	x0, x0, #0x870
    34308900:	97ffea2c 	bl	343031b0 <tf_log>
    34308904:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308908:	17fffddb 	b	34308074 <get_module_rate+0xa4>
    3430890c:	f0000040 	adrp	x0, 34313000 <vprintf+0x520>
    34308910:	928002b4 	mov	x20, #0xffffffffffffffea    	// #-22
    34308914:	913a8000 	add	x0, x0, #0xea0
    34308918:	97ffea26 	bl	343031b0 <tf_log>
    3430891c:	17fffdd6 	b	34308074 <get_module_rate+0xa4>
    34308920:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308924:	d2800014 	mov	x20, #0x0                   	// #0
    34308928:	91088000 	add	x0, x0, #0x220
    3430892c:	97ffea21 	bl	343031b0 <tf_log>
    34308930:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308934:	17fffdd0 	b	34308074 <get_module_rate+0xa4>
    34308938:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430893c:	91064000 	add	x0, x0, #0x190
    34308940:	97ffea1c 	bl	343031b0 <tf_log>
    34308944:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308948:	d2800014 	mov	x20, #0x0                   	// #0
    3430894c:	9107e000 	add	x0, x0, #0x1f8
    34308950:	97ffea18 	bl	343031b0 <tf_log>
    34308954:	17fffdc8 	b	34308074 <get_module_rate+0xa4>
    34308958:	d3505c00 	ubfx	x0, x0, #16, #8
    3430895c:	d29c2002 	mov	x2, #0xe100                	// #57600
    34308960:	11000400 	add	w0, w0, #0x1
    34308964:	f2a0bea2 	movk	x2, #0x5f5, lsl #16
    34308968:	d2800041 	mov	x1, #0x2                   	// #2
    3430896c:	9b027e85 	mul	x5, x20, x2
    34308970:	9ba27c00 	umull	x0, w0, w2
    34308974:	9ac108a2 	udiv	x2, x5, x1
    34308978:	9b019443 	msub	x3, x2, x1, x5
    3430897c:	b40000e3 	cbz	x3, 34308998 <get_module_rate+0x9c8>
    34308980:	14000009 	b	343089a4 <get_module_rate+0x9d4>
    34308984:	aa0203e5 	mov	x5, x2
    34308988:	aa0303e0 	mov	x0, x3
    3430898c:	9ac10842 	udiv	x2, x2, x1
    34308990:	9b019443 	msub	x3, x2, x1, x5
    34308994:	b5000083 	cbnz	x3, 343089a4 <get_module_rate+0x9d4>
    34308998:	9ac10803 	udiv	x3, x0, x1
    3430899c:	9b018064 	msub	x4, x3, x1, x0
    343089a0:	b4ffff24 	cbz	x4, 34308984 <get_module_rate+0x9b4>
    343089a4:	91000421 	add	x1, x1, #0x1
    343089a8:	f100183f 	cmp	x1, #0x6
    343089ac:	54fffe41 	b.ne	34308974 <get_module_rate+0x9a4>  // b.any
    343089b0:	d29c2004 	mov	x4, #0xe100                	// #57600
    343089b4:	d2800041 	mov	x1, #0x2                   	// #2
    343089b8:	f2a0bea4 	movk	x4, #0x5f5, lsl #16
    343089bc:	9ac10882 	udiv	x2, x4, x1
    343089c0:	9b019043 	msub	x3, x2, x1, x4
    343089c4:	b40000e3 	cbz	x3, 343089e0 <get_module_rate+0xa10>
    343089c8:	14000009 	b	343089ec <get_module_rate+0xa1c>
    343089cc:	aa0203e4 	mov	x4, x2
    343089d0:	aa0303e0 	mov	x0, x3
    343089d4:	9ac10842 	udiv	x2, x2, x1
    343089d8:	9b019043 	msub	x3, x2, x1, x4
    343089dc:	b5000083 	cbnz	x3, 343089ec <get_module_rate+0xa1c>
    343089e0:	9ac10803 	udiv	x3, x0, x1
    343089e4:	9b018066 	msub	x6, x3, x1, x0
    343089e8:	b4ffff26 	cbz	x6, 343089cc <get_module_rate+0x9fc>
    343089ec:	91000421 	add	x1, x1, #0x1
    343089f0:	f100183f 	cmp	x1, #0x6
    343089f4:	54fffe41 	b.ne	343089bc <get_module_rate+0x9ec>  // b.any
    343089f8:	f10000bf 	cmp	x5, #0x0
    343089fc:	9b057c81 	mul	x1, x4, x5
    34308a00:	fa401884 	ccmp	x4, #0x0, #0x4, ne  // ne = any
    34308a04:	d2800026 	mov	x6, #0x1                   	// #1
    34308a08:	54ffc460 	b.eq	34308294 <get_module_rate+0x2c4>  // b.none
    34308a0c:	9ac50822 	udiv	x2, x1, x5
    34308a10:	eb02009f 	cmp	x4, x2
    34308a14:	54ffc400 	b.eq	34308294 <get_module_rate+0x2c4>  // b.none
    34308a18:	aa0403e2 	mov	x2, x4
    34308a1c:	aa0503e1 	mov	x1, x5
    34308a20:	d341fc21 	lsr	x1, x1, #1
    34308a24:	d341fc42 	lsr	x2, x2, #1
    34308a28:	d37ff8c6 	lsl	x6, x6, #1
    34308a2c:	9b027c23 	mul	x3, x1, x2
    34308a30:	9ac10863 	udiv	x3, x3, x1
    34308a34:	eb02007f 	cmp	x3, x2
    34308a38:	54ffff41 	b.ne	34308a20 <get_module_rate+0xa50>  // b.any
    34308a3c:	17fffe12 	b	34308284 <get_module_rate+0x2b4>
    34308a40:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308a44:	d2800014 	mov	x20, #0x0                   	// #0
    34308a48:	910fc000 	add	x0, x0, #0x3f0
    34308a4c:	97ffe9d9 	bl	343031b0 <tf_log>
    34308a50:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308a54:	17fffd88 	b	34308074 <get_module_rate+0xa4>
    34308a58:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308a5c:	d2800014 	mov	x20, #0x0                   	// #0
    34308a60:	91012000 	add	x0, x0, #0x48
    34308a64:	97ffe9d3 	bl	343031b0 <tf_log>
    34308a68:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308a6c:	17fffd82 	b	34308074 <get_module_rate+0xa4>
    34308a70:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308a74:	91070000 	add	x0, x0, #0x1c0
    34308a78:	97ffe9ce 	bl	343031b0 <tf_log>
    34308a7c:	17ffffb2 	b	34308944 <get_module_rate+0x974>
    34308a80:	b9400aa1 	ldr	w1, [x21, #8]
    34308a84:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308a88:	91226000 	add	x0, x0, #0x898
    34308a8c:	97ffe9c9 	bl	343031b0 <tf_log>
    34308a90:	17fffdb6 	b	34308168 <get_module_rate+0x198>
    34308a94:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308a98:	9120a000 	add	x0, x0, #0x828
    34308a9c:	97ffe9c5 	bl	343031b0 <tf_log>
    34308aa0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308aa4:	17fffd74 	b	34308074 <get_module_rate+0xa4>
    34308aa8:	394032a1 	ldrb	w1, [x21, #12]
    34308aac:	aa1603e2 	mov	x2, x22
    34308ab0:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308ab4:	91234000 	add	x0, x0, #0x8d0
    34308ab8:	97ffe9be 	bl	343031b0 <tf_log>
    34308abc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308ac0:	17fffd6d 	b	34308074 <get_module_rate+0xa4>
    34308ac4:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308ac8:	d2800014 	mov	x20, #0x0                   	// #0
    34308acc:	91200000 	add	x0, x0, #0x800
    34308ad0:	97ffe9b8 	bl	343031b0 <tf_log>
    34308ad4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308ad8:	17fffd67 	b	34308074 <get_module_rate+0xa4>
    34308adc:	f0000040 	adrp	x0, 34313000 <vprintf+0x520>
    34308ae0:	928002b4 	mov	x20, #0xffffffffffffffea    	// #-22
    34308ae4:	913be000 	add	x0, x0, #0xef8
    34308ae8:	97ffe9b2 	bl	343031b0 <tf_log>
    34308aec:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308af0:	17fffd61 	b	34308074 <get_module_rate+0xa4>
    34308af4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308af8:	17ffff58 	b	34308858 <get_module_rate+0x888>
    34308afc:	f0000040 	adrp	x0, 34313000 <vprintf+0x520>
    34308b00:	928002b4 	mov	x20, #0xffffffffffffffea    	// #-22
    34308b04:	913b4000 	add	x0, x0, #0xed0
    34308b08:	97ffe9aa 	bl	343031b0 <tf_log>
    34308b0c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308b10:	17fffd59 	b	34308074 <get_module_rate+0xa4>
	...

0000000034308b20 <mmap_clk_regions>:
    34308b20:	a9a57bfd 	stp	x29, x30, [sp, #-432]!
    34308b24:	f0000141 	adrp	x1, 34333000 <drivers+0x240>
    34308b28:	9106a021 	add	x1, x1, #0x1a8
    34308b2c:	910003fd 	mov	x29, sp
    34308b30:	91002424 	add	x4, x1, #0x9
    34308b34:	d2800107 	mov	x7, #0x8                   	// #8
    34308b38:	d280e10a 	mov	x10, #0x708                 	// #1800
    34308b3c:	a90153f3 	stp	x19, x20, [sp, #16]
    34308b40:	91000c2c 	add	x12, x1, #0x3
    34308b44:	a941d00d 	ldp	x13, x20, [x0, #24]
    34308b48:	91002826 	add	x6, x1, #0xa
    34308b4c:	a944a00e 	ldp	x14, x8, [x0, #72]
    34308b50:	91003423 	add	x3, x1, #0xd
    34308b54:	a946a405 	ldp	x5, x9, [x0, #104]
    34308b58:	d2820002 	mov	x2, #0x1000                	// #4096
    34308b5c:	a9025bf5 	stp	x21, x22, [sp, #32]
    34308b60:	91003835 	add	x21, x1, #0xe
    34308b64:	9100182b 	add	x11, x1, #0x6
    34308b68:	a90363f7 	stp	x23, x24, [sp, #48]
    34308b6c:	91001033 	add	x19, x1, #0x4
    34308b70:	91001430 	add	x16, x1, #0x5
    34308b74:	a9049fee 	stp	x14, x7, [sp, #72]
    34308b78:	d2801207 	mov	x7, #0x90                  	// #144
    34308b7c:	9100082e 	add	x14, x1, #0x2
    34308b80:	a905b7e4 	stp	x4, x13, [sp, #88]
    34308b84:	d2806104 	mov	x4, #0x308                 	// #776
    34308b88:	d280b011 	mov	x17, #0x580                 	// #1408
    34308b8c:	a906b3ea 	stp	x10, x12, [sp, #104]
    34308b90:	91001c2a 	add	x10, x1, #0x7
    34308b94:	9100302c 	add	x12, x1, #0xc
    34308b98:	a9078be8 	stp	x8, x2, [sp, #120]
    34308b9c:	d280200d 	mov	x13, #0x100                 	// #256
    34308ba0:	91002028 	add	x8, x1, #0x8
    34308ba4:	a90897e6 	stp	x6, x5, [sp, #136]
    34308ba8:	91000426 	add	x6, x1, #0x1
    34308bac:	91002c25 	add	x5, x1, #0xb
    34308bb0:	f9004fe7 	str	x7, [sp, #152]
    34308bb4:	d2808007 	mov	x7, #0x400                 	// #1024
    34308bb8:	a90a27e3 	stp	x3, x9, [sp, #160]
    34308bbc:	d2801103 	mov	x3, #0x88                  	// #136
    34308bc0:	d2801089 	mov	x9, #0x84                  	// #132
    34308bc4:	a90b57e2 	stp	x2, x21, [sp, #176]
    34308bc8:	d2800682 	mov	x2, #0x34                  	// #52
    34308bcc:	a942bc12 	ldp	x18, x15, [x0, #40]
    34308bd0:	a90c13f4 	stp	x20, x4, [sp, #192]
    34308bd4:	a90f13ef 	stp	x15, x4, [sp, #240]
    34308bd8:	f9008fea 	str	x10, [sp, #280]
    34308bdc:	a943a804 	ldp	x4, x10, [x0, #56]
    34308be0:	a9109fe4 	stp	x4, x7, [sp, #264]
    34308be4:	a9409007 	ldp	x7, x4, [x0, #8]
    34308be8:	f90083eb 	str	x11, [sp, #256]
    34308bec:	f90093e4 	str	x4, [sp, #288]
    34308bf0:	f940000b 	ldr	x11, [x0]
    34308bf4:	a90d4bf3 	stp	x19, x18, [sp, #208]
    34308bf8:	a9458004 	ldp	x4, x0, [x0, #88]
    34308bfc:	a90e43f1 	stp	x17, x16, [sp, #224]
    34308c00:	a912bbe3 	stp	x3, x14, [sp, #296]
    34308c04:	f9009fe0 	str	x0, [sp, #312]
    34308c08:	a91433ed 	stp	x13, x12, [sp, #320]
    34308c0c:	f900abeb 	str	x11, [sp, #336]
    34308c10:	a91587e3 	stp	x3, x1, [sp, #344]
    34308c14:	f900b7ea 	str	x10, [sp, #360]
    34308c18:	a91723e9 	stp	x9, x8, [sp, #368]
    34308c1c:	f900c3e7 	str	x7, [sp, #384]
    34308c20:	f900c7e2 	str	x2, [sp, #392]
    34308c24:	a91913e6 	stp	x6, x4, [sp, #400]
    34308c28:	a91a17e2 	stp	x2, x5, [sp, #416]
    34308c2c:	d53e1000 	mrs	x0, sctlr_el3
    34308c30:	36000380 	tbz	w0, #0, 34308ca0 <mmap_clk_regions+0x180>
    34308c34:	910123f3 	add	x19, sp, #0x48
    34308c38:	9106c3f5 	add	x21, sp, #0x1b0
    34308c3c:	52800038 	mov	w24, #0x1                   	// #1
    34308c40:	14000004 	b	34308c50 <mmap_clk_regions+0x130>
    34308c44:	91006273 	add	x19, x19, #0x18
    34308c48:	eb1302bf 	cmp	x21, x19
    34308c4c:	540002a0 	b.eq	34308ca0 <mmap_clk_regions+0x180>  // b.none
    34308c50:	a9400274 	ldp	x20, x0, [x19]
    34308c54:	b4ffff94 	cbz	x20, 34308c44 <mmap_clk_regions+0x124>
    34308c58:	d53e1001 	mrs	x1, sctlr_el3
    34308c5c:	3607ff41 	tbz	w1, #0, 34308c44 <mmap_clk_regions+0x124>
    34308c60:	f9400a76 	ldr	x22, [x19, #16]
    34308c64:	394002c1 	ldrb	w1, [x22]
    34308c68:	35fffee1 	cbnz	w1, 34308c44 <mmap_clk_regions+0x124>
    34308c6c:	d1000400 	sub	x0, x0, #0x1
    34308c70:	aa1403e1 	mov	x1, x20
    34308c74:	b2402c02 	orr	x2, x0, #0xfff
    34308c78:	52800103 	mov	w3, #0x8                   	// #8
    34308c7c:	91000442 	add	x2, x2, #0x1
    34308c80:	aa1403e0 	mov	x0, x20
    34308c84:	940010bb 	bl	3430cf70 <mmap_add_dynamic_region>
    34308c88:	2a0003f7 	mov	w23, w0
    34308c8c:	35000180 	cbnz	w0, 34308cbc <mmap_clk_regions+0x19c>
    34308c90:	91006273 	add	x19, x19, #0x18
    34308c94:	390002d8 	strb	w24, [x22]
    34308c98:	eb1302bf 	cmp	x21, x19
    34308c9c:	54fffda1 	b.ne	34308c50 <mmap_clk_regions+0x130>  // b.any
    34308ca0:	52800017 	mov	w23, #0x0                   	// #0
    34308ca4:	2a1703e0 	mov	w0, w23
    34308ca8:	a94153f3 	ldp	x19, x20, [sp, #16]
    34308cac:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308cb0:	a94363f7 	ldp	x23, x24, [sp, #48]
    34308cb4:	a8db7bfd 	ldp	x29, x30, [sp], #432
    34308cb8:	d65f03c0 	ret
    34308cbc:	aa1403e1 	mov	x1, x20
    34308cc0:	2a1703e2 	mov	w2, w23
    34308cc4:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308cc8:	91260000 	add	x0, x0, #0x980
    34308ccc:	97ffe939 	bl	343031b0 <tf_log>
    34308cd0:	2a1703e0 	mov	w0, w23
    34308cd4:	a94153f3 	ldp	x19, x20, [sp, #16]
    34308cd8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34308cdc:	a94363f7 	ldp	x23, x24, [sp, #48]
    34308ce0:	a8db7bfd 	ldp	x29, x30, [sp], #432
    34308ce4:	d65f03c0 	ret
	...

0000000034308cf0 <get_base_addr>:
    34308cf0:	7100181f 	cmp	w0, #0x6
    34308cf4:	54000420 	b.eq	34308d78 <get_base_addr+0x88>  // b.none
    34308cf8:	54000148 	b.hi	34308d20 <get_base_addr+0x30>  // b.pmore
    34308cfc:	71000c1f 	cmp	w0, #0x3
    34308d00:	54000400 	b.eq	34308d80 <get_base_addr+0x90>  // b.none
    34308d04:	54000268 	b.hi	34308d50 <get_base_addr+0x60>  // b.pmore
    34308d08:	7100041f 	cmp	w0, #0x1
    34308d0c:	540003e0 	b.eq	34308d88 <get_base_addr+0x98>  // b.none
    34308d10:	7100081f 	cmp	w0, #0x2
    34308d14:	54000181 	b.ne	34308d44 <get_base_addr+0x54>  // b.any
    34308d18:	f9400820 	ldr	x0, [x1, #16]
    34308d1c:	d65f03c0 	ret
    34308d20:	7100281f 	cmp	w0, #0xa
    34308d24:	54000360 	b.eq	34308d90 <get_base_addr+0xa0>  // b.none
    34308d28:	540001c9 	b.ls	34308d60 <get_base_addr+0x70>  // b.plast
    34308d2c:	71002c1f 	cmp	w0, #0xb
    34308d30:	54000340 	b.eq	34308d98 <get_base_addr+0xa8>  // b.none
    34308d34:	7100301f 	cmp	w0, #0xc
    34308d38:	54000341 	b.ne	34308da0 <get_base_addr+0xb0>  // b.any
    34308d3c:	f9403020 	ldr	x0, [x1, #96]
    34308d40:	d65f03c0 	ret
    34308d44:	350002e0 	cbnz	w0, 34308da0 <get_base_addr+0xb0>
    34308d48:	f9400020 	ldr	x0, [x1]
    34308d4c:	d65f03c0 	ret
    34308d50:	7100101f 	cmp	w0, #0x4
    34308d54:	54000380 	b.eq	34308dc4 <get_base_addr+0xd4>  // b.none
    34308d58:	f9401420 	ldr	x0, [x1, #40]
    34308d5c:	d65f03c0 	ret
    34308d60:	71001c1f 	cmp	w0, #0x7
    34308d64:	54000340 	b.eq	34308dcc <get_base_addr+0xdc>  // b.none
    34308d68:	7100201f 	cmp	w0, #0x8
    34308d6c:	540001a1 	b.ne	34308da0 <get_base_addr+0xb0>  // b.any
    34308d70:	f9402020 	ldr	x0, [x1, #64]
    34308d74:	d65f03c0 	ret
    34308d78:	f9401820 	ldr	x0, [x1, #48]
    34308d7c:	d65f03c0 	ret
    34308d80:	f9400c20 	ldr	x0, [x1, #24]
    34308d84:	d65f03c0 	ret
    34308d88:	f9400420 	ldr	x0, [x1, #8]
    34308d8c:	d65f03c0 	ret
    34308d90:	f9402420 	ldr	x0, [x1, #72]
    34308d94:	d65f03c0 	ret
    34308d98:	f9402c20 	ldr	x0, [x1, #88]
    34308d9c:	d65f03c0 	ret
    34308da0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34308da4:	2a0003e1 	mov	w1, w0
    34308da8:	90000060 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34308dac:	910003fd 	mov	x29, sp
    34308db0:	9126e000 	add	x0, x0, #0x9b8
    34308db4:	97ffe8ff 	bl	343031b0 <tf_log>
    34308db8:	d2800000 	mov	x0, #0x0                   	// #0
    34308dbc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34308dc0:	d65f03c0 	ret
    34308dc4:	f9401020 	ldr	x0, [x1, #32]
    34308dc8:	d65f03c0 	ret
    34308dcc:	f9401c20 	ldr	x0, [x1, #56]
    34308dd0:	d65f03c0 	ret
	...

0000000034308de0 <s32g_get_plat_cc_clock>:
    34308de0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34308de4:	910003fd 	mov	x29, sp
    34308de8:	97fff602 	bl	343065f0 <s32gen1_platclk2mux>
    34308dec:	7101d81f 	cmp	w0, #0x76
    34308df0:	540000c8 	b.hi	34308e08 <s32g_get_plat_cc_clock+0x28>  // b.pmore
    34308df4:	90000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    34308df8:	91276021 	add	x1, x1, #0x9d8
    34308dfc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34308e00:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    34308e04:	d65f03c0 	ret
    34308e08:	d2800000 	mov	x0, #0x0                   	// #0
    34308e0c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34308e10:	d65f03c0 	ret
	...

0000000034308e20 <s32g_get_plat_clock>:
    34308e20:	5289c3e1 	mov	w1, #0x4e1f                	// #19999
    34308e24:	6b01001f 	cmp	w0, w1
    34308e28:	54000129 	b.ls	34308e4c <s32g_get_plat_clock+0x2c>  // b.plast
    34308e2c:	1289c3e1 	mov	w1, #0xffffb1e0            	// #-20000
    34308e30:	0b010000 	add	w0, w0, w1
    34308e34:	71005c1f 	cmp	w0, #0x17
    34308e38:	540000a8 	b.hi	34308e4c <s32g_get_plat_clock+0x2c>  // b.pmore
    34308e3c:	90000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    34308e40:	91364021 	add	x1, x1, #0xd90
    34308e44:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    34308e48:	d65f03c0 	ret
    34308e4c:	d2800000 	mov	x0, #0x0                   	// #0
    34308e50:	d65f03c0 	ret
	...

0000000034308e60 <get_plat_cc_clock>:
    34308e60:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34308e64:	910003fd 	mov	x29, sp
    34308e68:	f9000bf3 	str	x19, [sp, #16]
    34308e6c:	2a0003f3 	mov	w19, w0
    34308e70:	97fff5e0 	bl	343065f0 <s32gen1_platclk2mux>
    34308e74:	7101641f 	cmp	w0, #0x59
    34308e78:	54000108 	b.hi	34308e98 <get_plat_cc_clock+0x38>  // b.pmore
    34308e7c:	90000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    34308e80:	913d0021 	add	x1, x1, #0xf40
    34308e84:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    34308e88:	b4000080 	cbz	x0, 34308e98 <get_plat_cc_clock+0x38>
    34308e8c:	f9400bf3 	ldr	x19, [sp, #16]
    34308e90:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34308e94:	d65f03c0 	ret
    34308e98:	2a1303e0 	mov	w0, w19
    34308e9c:	f9400bf3 	ldr	x19, [sp, #16]
    34308ea0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34308ea4:	17ffffcf 	b	34308de0 <s32g_get_plat_cc_clock>
	...

0000000034308eb0 <get_plat_clock>:
    34308eb0:	2a0003e1 	mov	w1, w0
    34308eb4:	5289c3e2 	mov	w2, #0x4e1f                	// #19999
    34308eb8:	6b02001f 	cmp	w0, w2
    34308ebc:	54000189 	b.ls	34308eec <get_plat_clock+0x3c>  // b.plast
    34308ec0:	1289c3e0 	mov	w0, #0xffffb1e0            	// #-20000
    34308ec4:	0b000022 	add	w2, w1, w0
    34308ec8:	71004c5f 	cmp	w2, #0x13
    34308ecc:	540000c8 	b.hi	34308ee4 <get_plat_clock+0x34>  // b.pmore
    34308ed0:	b0000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    34308ed4:	91084000 	add	x0, x0, #0x210
    34308ed8:	f8625800 	ldr	x0, [x0, w2, uxtw #3]
    34308edc:	b4000040 	cbz	x0, 34308ee4 <get_plat_clock+0x34>
    34308ee0:	d65f03c0 	ret
    34308ee4:	2a0103e0 	mov	w0, w1
    34308ee8:	17ffffce 	b	34308e20 <s32g_get_plat_clock>
    34308eec:	d2800000 	mov	x0, #0x0                   	// #0
    34308ef0:	d65f03c0 	ret
	...

0000000034308f00 <get_clock>:
    34308f00:	5284e1e1 	mov	w1, #0x270f                	// #9999
    34308f04:	6b01001f 	cmp	w0, w1
    34308f08:	54000329 	b.ls	34308f6c <get_clock+0x6c>  // b.plast
    34308f0c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34308f10:	5289c3e1 	mov	w1, #0x4e1f                	// #19999
    34308f14:	910003fd 	mov	x29, sp
    34308f18:	f9000bf3 	str	x19, [sp, #16]
    34308f1c:	2a0003f3 	mov	w19, w0
    34308f20:	6b01001f 	cmp	w0, w1
    34308f24:	54000168 	b.hi	34308f50 <get_clock+0x50>  // b.pmore
    34308f28:	97fff5b2 	bl	343065f0 <s32gen1_platclk2mux>
    34308f2c:	7101c81f 	cmp	w0, #0x72
    34308f30:	54000168 	b.hi	34308f5c <get_clock+0x5c>  // b.pmore
    34308f34:	b0000061 	adrp	x1, 34315000 <s32g_cc_clocks+0xc0>
    34308f38:	910ac021 	add	x1, x1, #0x2b0
    34308f3c:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    34308f40:	b40000e0 	cbz	x0, 34308f5c <get_clock+0x5c>
    34308f44:	f9400bf3 	ldr	x19, [sp, #16]
    34308f48:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34308f4c:	d65f03c0 	ret
    34308f50:	f9400bf3 	ldr	x19, [sp, #16]
    34308f54:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34308f58:	17ffffd6 	b	34308eb0 <get_plat_clock>
    34308f5c:	2a1303e0 	mov	w0, w19
    34308f60:	f9400bf3 	ldr	x19, [sp, #16]
    34308f64:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34308f68:	17ffffbe 	b	34308e60 <get_plat_cc_clock>
    34308f6c:	d2800000 	mov	x0, #0x0                   	// #0
    34308f70:	d65f03c0 	ret
	...

0000000034308f80 <s32gen1_get_early_clks_freqs>:
    34308f80:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34308f84:	910003fd 	mov	x29, sp
    34308f88:	f9000bf3 	str	x19, [sp, #16]
    34308f8c:	aa0003f3 	mov	x19, x0
    34308f90:	94001890 	bl	3430f1d0 <get_siul2_midr2_freq>
    34308f94:	90000061 	adrp	x1, 34314000 <tran_speed_base+0x3e0>
    34308f98:	91394021 	add	x1, x1, #0xe50
    34308f9c:	f9400422 	ldr	x2, [x1, #8]
    34308fa0:	b4000322 	cbz	x2, 34309004 <s32gen1_get_early_clks_freqs+0x84>
    34308fa4:	aa0103e2 	mov	x2, x1
    34308fa8:	d2800003 	mov	x3, #0x0                   	// #0
    34308fac:	14000004 	b	34308fbc <s32gen1_get_early_clks_freqs+0x3c>
    34308fb0:	f9400444 	ldr	x4, [x2, #8]
    34308fb4:	91000463 	add	x3, x3, #0x1
    34308fb8:	b4000264 	cbz	x4, 34309004 <s32gen1_get_early_clks_freqs+0x84>
    34308fbc:	b9400044 	ldr	w4, [x2]
    34308fc0:	9100a042 	add	x2, x2, #0x28
    34308fc4:	6b00009f 	cmp	w4, w0
    34308fc8:	54ffff41 	b.ne	34308fb0 <s32gen1_get_early_clks_freqs+0x30>  // b.any
    34308fcc:	8b030863 	add	x3, x3, x3, lsl #2
    34308fd0:	aa1303e0 	mov	x0, x19
    34308fd4:	d2800502 	mov	x2, #0x28                  	// #40
    34308fd8:	8b030c21 	add	x1, x1, x3, lsl #3
    34308fdc:	9400263d 	bl	343128d0 <memcpy>
    34308fe0:	f9400660 	ldr	x0, [x19, #8]
    34308fe4:	d289c001 	mov	x1, #0x4e00                	// #19968
    34308fe8:	f2aa6e41 	movk	x1, #0x5372, lsl #16
    34308fec:	eb01001f 	cmp	x0, x1
    34308ff0:	54000128 	b.hi	34309014 <s32gen1_get_early_clks_freqs+0x94>  // b.pmore
    34308ff4:	52800000 	mov	w0, #0x0                   	// #0
    34308ff8:	f9400bf3 	ldr	x19, [sp, #16]
    34308ffc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34309000:	d65f03c0 	ret
    34309004:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34309008:	f9400bf3 	ldr	x19, [sp, #16]
    3430900c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34309010:	d65f03c0 	ret
    34309014:	d2938003 	mov	x3, #0x9c00                	// #39936
    34309018:	d2810002 	mov	x2, #0x800                 	// #2048
    3430901c:	f2b4dc83 	movk	x3, #0xa6e4, lsl #16
    34309020:	f2a5f5e2 	movk	x2, #0x2faf, lsl #16
    34309024:	a9008e61 	stp	x1, x3, [x19, #8]
    34309028:	52800000 	mov	w0, #0x0                   	// #0
    3430902c:	a9018a61 	stp	x1, x2, [x19, #24]
    34309030:	f9400bf3 	ldr	x19, [sp, #16]
    34309034:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34309038:	d65f03c0 	ret
    3430903c:	00000000 	udf	#0

0000000034309040 <set_module_rate>:
    34309040:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34309044:	910003fd 	mov	x29, sp
    34309048:	a90153f3 	stp	x19, x20, [sp, #16]
    3430904c:	aa0003f3 	mov	x19, x0
    34309050:	aa0103f4 	mov	x20, x1
    34309054:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    34309058:	90000061 	adrp	x1, 34315000 <s32g_cc_clocks+0xc0>
    3430905c:	a9025bf5 	stp	x21, x22, [sp, #32]
    34309060:	911e4036 	add	x22, x1, #0x790
    34309064:	911dc015 	add	x21, x0, #0x770
    34309068:	b9400262 	ldr	w2, [x19]
    3430906c:	7100245f 	cmp	w2, #0x9
    34309070:	54000d40 	b.eq	34309218 <set_module_rate+0x1d8>  // b.none
    34309074:	540001e8 	b.hi	343090b0 <set_module_rate+0x70>  // b.pmore
    34309078:	71000c5f 	cmp	w2, #0x3
    3430907c:	54001000 	b.eq	3430927c <set_module_rate+0x23c>  // b.none
    34309080:	54000709 	b.ls	34309160 <set_module_rate+0x120>  // b.plast
    34309084:	71001c5f 	cmp	w2, #0x7
    34309088:	54001040 	b.eq	34309290 <set_module_rate+0x250>  // b.none
    3430908c:	7100205f 	cmp	w2, #0x8
    34309090:	540004c1 	b.ne	34309128 <set_module_rate+0xe8>  // b.any
    34309094:	f9400660 	ldr	x0, [x19, #8]
    34309098:	b40026a0 	cbz	x0, 3430956c <set_module_rate+0x52c>
    3430909c:	f9400c04 	ldr	x4, [x0, #24]
    343090a0:	b50012c4 	cbnz	x4, 343092f8 <set_module_rate+0x2b8>
    343090a4:	aa1403e0 	mov	x0, x20
    343090a8:	f9001274 	str	x20, [x19, #32]
    343090ac:	14000037 	b	34309188 <set_module_rate+0x148>
    343090b0:	7100345f 	cmp	w2, #0xd
    343090b4:	54000da0 	b.eq	34309268 <set_module_rate+0x228>  // b.none
    343090b8:	54000289 	b.ls	34309108 <set_module_rate+0xc8>  // b.plast
    343090bc:	7100385f 	cmp	w2, #0xe
    343090c0:	540009e0 	b.eq	343091fc <set_module_rate+0x1bc>  // b.none
    343090c4:	71003c5f 	cmp	w2, #0xf
    343090c8:	54000161 	b.ne	343090f4 <set_module_rate+0xb4>  // b.any
    343090cc:	f9400e62 	ldr	x2, [x19, #24]
    343090d0:	b4000082 	cbz	x2, 343090e0 <set_module_rate+0xa0>
    343090d4:	f9401263 	ldr	x3, [x19, #32]
    343090d8:	eb03029f 	cmp	x20, x3
    343090dc:	b5000803 	cbnz	x3, 343091dc <set_module_rate+0x19c>
    343090e0:	f9400660 	ldr	x0, [x19, #8]
    343090e4:	b50001e0 	cbnz	x0, 34309120 <set_module_rate+0xe0>
    343090e8:	f9400a60 	ldr	x0, [x19, #16]
    343090ec:	aa0003f3 	mov	x19, x0
    343090f0:	b5fffee0 	cbnz	x0, 343090cc <set_module_rate+0x8c>
    343090f4:	d2800000 	mov	x0, #0x0                   	// #0
    343090f8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343090fc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34309100:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34309104:	d65f03c0 	ret
    34309108:	71002c5f 	cmp	w2, #0xb
    3430910c:	54000ec0 	b.eq	343092e4 <set_module_rate+0x2a4>  // b.none
    34309110:	7100305f 	cmp	w2, #0xc
    34309114:	54000421 	b.ne	34309198 <set_module_rate+0x158>  // b.any
    34309118:	f9400660 	ldr	x0, [x19, #8]
    3430911c:	b40020a0 	cbz	x0, 34309530 <set_module_rate+0x4f0>
    34309120:	aa0003f3 	mov	x19, x0
    34309124:	17ffffd1 	b	34309068 <set_module_rate+0x28>
    34309128:	71001c5f 	cmp	w2, #0x7
    3430912c:	54fffe40 	b.eq	343090f4 <set_module_rate+0xb4>  // b.none
    34309130:	b9401260 	ldr	w0, [x19, #16]
    34309134:	97ffff73 	bl	34308f00 <get_clock>
    34309138:	b5ffff40 	cbnz	x0, 34309120 <set_module_rate+0xe0>
    3430913c:	39403262 	ldrb	w2, [x19, #12]
    34309140:	90000061 	adrp	x1, 34315000 <s32g_cc_clocks+0xc0>
    34309144:	b9401263 	ldr	w3, [x19, #16]
    34309148:	9125c021 	add	x1, x1, #0x970
    3430914c:	f0000040 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34309150:	911e6000 	add	x0, x0, #0x798
    34309154:	97ffe817 	bl	343031b0 <tf_log>
    34309158:	d2800000 	mov	x0, #0x0                   	// #0
    3430915c:	1400000b 	b	34309188 <set_module_rate+0x148>
    34309160:	7100045f 	cmp	w2, #0x1
    34309164:	54000740 	b.eq	3430924c <set_module_rate+0x20c>  // b.none
    34309168:	7100085f 	cmp	w2, #0x2
    3430916c:	54000281 	b.ne	343091bc <set_module_rate+0x17c>  // b.any
    34309170:	f9400e60 	ldr	x0, [x19, #24]
    34309174:	f100001f 	cmp	x0, #0x0
    34309178:	fa401284 	ccmp	x20, x0, #0x4, ne  // ne = any
    3430917c:	54001ee1 	b.ne	34309558 <set_module_rate+0x518>  // b.any
    34309180:	aa1403e0 	mov	x0, x20
    34309184:	f9000e74 	str	x20, [x19, #24]
    34309188:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430918c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34309190:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34309194:	d65f03c0 	ret
    34309198:	7100285f 	cmp	w2, #0xa
    3430919c:	54fffac1 	b.ne	343090f4 <set_module_rate+0xb4>  // b.any
    343091a0:	f9400660 	ldr	x0, [x19, #8]
    343091a4:	b5fffee0 	cbnz	x0, 34309180 <set_module_rate+0x140>
    343091a8:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    343091ac:	911ee000 	add	x0, x0, #0x7b8
    343091b0:	97ffe800 	bl	343031b0 <tf_log>
    343091b4:	d2800000 	mov	x0, #0x0                   	// #0
    343091b8:	17fffff4 	b	34309188 <set_module_rate+0x148>
    343091bc:	35fff9c2 	cbnz	w2, 343090f4 <set_module_rate+0xb4>
    343091c0:	f9400a61 	ldr	x1, [x19, #16]
    343091c4:	f100003f 	cmp	x1, #0x0
    343091c8:	fa411284 	ccmp	x20, x1, #0x4, ne  // ne = any
    343091cc:	54001bc1 	b.ne	34309544 <set_module_rate+0x504>  // b.any
    343091d0:	aa1403e0 	mov	x0, x20
    343091d4:	f9000a74 	str	x20, [x19, #16]
    343091d8:	17ffffec 	b	34309188 <set_module_rate+0x148>
    343091dc:	fa429280 	ccmp	x20, x2, #0x0, ls  // ls = plast
    343091e0:	54fff802 	b.cs	343090e0 <set_module_rate+0xa0>  // b.hs, b.nlast
    343091e4:	aa1403e1 	mov	x1, x20
    343091e8:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    343091ec:	911c2000 	add	x0, x0, #0x708
    343091f0:	97ffe7f0 	bl	343031b0 <tf_log>
    343091f4:	d2800000 	mov	x0, #0x0                   	// #0
    343091f8:	17ffffe4 	b	34309188 <set_module_rate+0x148>
    343091fc:	f9400660 	ldr	x0, [x19, #8]
    34309200:	b5fff900 	cbnz	x0, 34309120 <set_module_rate+0xe0>
    34309204:	aa1603e0 	mov	x0, x22
    34309208:	97ffe7ea 	bl	343031b0 <tf_log>
    3430920c:	f9400660 	ldr	x0, [x19, #8]
    34309210:	aa0003f3 	mov	x19, x0
    34309214:	17ffff95 	b	34309068 <set_module_rate+0x28>
    34309218:	f9400660 	ldr	x0, [x19, #8]
    3430921c:	b4001ce0 	cbz	x0, 343095b8 <set_module_rate+0x578>
    34309220:	f9400400 	ldr	x0, [x0, #8]
    34309224:	b4001d40 	cbz	x0, 343095cc <set_module_rate+0x58c>
    34309228:	f9400e61 	ldr	x1, [x19, #24]
    3430922c:	f100003f 	cmp	x1, #0x0
    34309230:	fa411284 	ccmp	x20, x1, #0x4, ne  // ne = any
    34309234:	54fffa60 	b.eq	34309180 <set_module_rate+0x140>  // b.none
    34309238:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430923c:	911b6000 	add	x0, x0, #0x6d8
    34309240:	97ffe7dc 	bl	343031b0 <tf_log>
    34309244:	d2800000 	mov	x0, #0x0                   	// #0
    34309248:	17ffffd0 	b	34309188 <set_module_rate+0x148>
    3430924c:	f9400661 	ldr	x1, [x19, #8]
    34309250:	f100003f 	cmp	x1, #0x0
    34309254:	fa411284 	ccmp	x20, x1, #0x4, ne  // ne = any
    34309258:	540019a1 	b.ne	3430958c <set_module_rate+0x54c>  // b.any
    3430925c:	aa1403e0 	mov	x0, x20
    34309260:	f9000674 	str	x20, [x19, #8]
    34309264:	17ffffc9 	b	34309188 <set_module_rate+0x148>
    34309268:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430926c:	91216000 	add	x0, x0, #0x858
    34309270:	97ffe7d0 	bl	343031b0 <tf_log>
    34309274:	d2800000 	mov	x0, #0x0                   	// #0
    34309278:	17ffffc4 	b	34309188 <set_module_rate+0x148>
    3430927c:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    34309280:	911fa000 	add	x0, x0, #0x7e8
    34309284:	97ffe7cb 	bl	343031b0 <tf_log>
    34309288:	d2800000 	mov	x0, #0x0                   	// #0
    3430928c:	17ffffbf 	b	34309188 <set_module_rate+0x148>
    34309290:	f9400660 	ldr	x0, [x19, #8]
    34309294:	b4001880 	cbz	x0, 343095a4 <set_module_rate+0x564>
    34309298:	f9400e61 	ldr	x1, [x19, #24]
    3430929c:	b4001721 	cbz	x1, 34309580 <set_module_rate+0x540>
    343092a0:	f9401264 	ldr	x4, [x19, #32]
    343092a4:	b40016e4 	cbz	x4, 34309580 <set_module_rate+0x540>
    343092a8:	d2800002 	mov	x2, #0x0                   	// #0
    343092ac:	14000004 	b	343092bc <set_module_rate+0x27c>
    343092b0:	91004021 	add	x1, x1, #0x10
    343092b4:	eb04005f 	cmp	x2, x4
    343092b8:	54001640 	b.eq	34309580 <set_module_rate+0x540>  // b.none
    343092bc:	f9400023 	ldr	x3, [x1]
    343092c0:	91000442 	add	x2, x2, #0x1
    343092c4:	eb03029f 	cmp	x20, x3
    343092c8:	54ffff41 	b.ne	343092b0 <set_module_rate+0x270>  // b.any
    343092cc:	f9400421 	ldr	x1, [x1, #8]
    343092d0:	b4001581 	cbz	x1, 34309580 <set_module_rate+0x540>
    343092d4:	97ffff5b 	bl	34309040 <set_module_rate>
    343092d8:	b9401261 	ldr	w1, [x19, #16]
    343092dc:	9ac10800 	udiv	x0, x0, x1
    343092e0:	17ffffaa 	b	34309188 <set_module_rate+0x148>
    343092e4:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    343092e8:	91208000 	add	x0, x0, #0x820
    343092ec:	97ffe7b1 	bl	343031b0 <tf_log>
    343092f0:	d2800000 	mov	x0, #0x0                   	// #0
    343092f4:	17ffffa5 	b	34309188 <set_module_rate+0x148>
    343092f8:	d29c2002 	mov	x2, #0xe100                	// #57600
    343092fc:	d2800040 	mov	x0, #0x2                   	// #2
    34309300:	f2a0bea2 	movk	x2, #0x5f5, lsl #16
    34309304:	9b027c84 	mul	x4, x4, x2
    34309308:	9b027e82 	mul	x2, x20, x2
    3430930c:	aa0403e5 	mov	x5, x4
    34309310:	9ac008a1 	udiv	x1, x5, x0
    34309314:	9b009423 	msub	x3, x1, x0, x5
    34309318:	b40000e3 	cbz	x3, 34309334 <set_module_rate+0x2f4>
    3430931c:	14000009 	b	34309340 <set_module_rate+0x300>
    34309320:	aa0103e5 	mov	x5, x1
    34309324:	aa0303e2 	mov	x2, x3
    34309328:	9ac00821 	udiv	x1, x1, x0
    3430932c:	9b009423 	msub	x3, x1, x0, x5
    34309330:	b5000083 	cbnz	x3, 34309340 <set_module_rate+0x300>
    34309334:	9ac00843 	udiv	x3, x2, x0
    34309338:	9b008866 	msub	x6, x3, x0, x2
    3430933c:	b4ffff26 	cbz	x6, 34309320 <set_module_rate+0x2e0>
    34309340:	91000400 	add	x0, x0, #0x1
    34309344:	f100181f 	cmp	x0, #0x6
    34309348:	54fffe41 	b.ne	34309310 <set_module_rate+0x2d0>  // b.any
    3430934c:	d29c2006 	mov	x6, #0xe100                	// #57600
    34309350:	d2800040 	mov	x0, #0x2                   	// #2
    34309354:	f2a0bea6 	movk	x6, #0x5f5, lsl #16
    34309358:	9ac008c1 	udiv	x1, x6, x0
    3430935c:	9b009823 	msub	x3, x1, x0, x6
    34309360:	b40000e3 	cbz	x3, 3430937c <set_module_rate+0x33c>
    34309364:	14000009 	b	34309388 <set_module_rate+0x348>
    34309368:	aa0103e6 	mov	x6, x1
    3430936c:	aa0303e2 	mov	x2, x3
    34309370:	9ac00821 	udiv	x1, x1, x0
    34309374:	9b009823 	msub	x3, x1, x0, x6
    34309378:	b5000083 	cbnz	x3, 34309388 <set_module_rate+0x348>
    3430937c:	9ac00843 	udiv	x3, x2, x0
    34309380:	9b008867 	msub	x7, x3, x0, x2
    34309384:	b4ffff27 	cbz	x7, 34309368 <set_module_rate+0x328>
    34309388:	91000400 	add	x0, x0, #0x1
    3430938c:	f100181f 	cmp	x0, #0x6
    34309390:	54fffe41 	b.ne	34309358 <set_module_rate+0x318>  // b.any
    34309394:	f10000bf 	cmp	x5, #0x0
    34309398:	9b057cc0 	mul	x0, x6, x5
    3430939c:	fa4018c4 	ccmp	x6, #0x0, #0x4, ne  // ne = any
    343093a0:	d2800027 	mov	x7, #0x1                   	// #1
    343093a4:	54000240 	b.eq	343093ec <set_module_rate+0x3ac>  // b.none
    343093a8:	9ac50801 	udiv	x1, x0, x5
    343093ac:	eb06003f 	cmp	x1, x6
    343093b0:	540001e0 	b.eq	343093ec <set_module_rate+0x3ac>  // b.none
    343093b4:	aa0603e1 	mov	x1, x6
    343093b8:	aa0503e0 	mov	x0, x5
    343093bc:	d503201f 	nop
    343093c0:	d341fc00 	lsr	x0, x0, #1
    343093c4:	d341fc21 	lsr	x1, x1, #1
    343093c8:	d37ff8e7 	lsl	x7, x7, #1
    343093cc:	9b017c03 	mul	x3, x0, x1
    343093d0:	9ac00863 	udiv	x3, x3, x0
    343093d4:	eb01007f 	cmp	x3, x1
    343093d8:	54ffff41 	b.ne	343093c0 <set_module_rate+0x380>  // b.any
    343093dc:	9ac708c6 	udiv	x6, x6, x7
    343093e0:	9ac708a5 	udiv	x5, x5, x7
    343093e4:	9ac70842 	udiv	x2, x2, x7
    343093e8:	9b057cc0 	mul	x0, x6, x5
    343093ec:	9ac20800 	udiv	x0, x0, x2
    343093f0:	d2884805 	mov	x5, #0x4240                	// #16960
    343093f4:	f2a001e5 	movk	x5, #0xf, lsl #16
    343093f8:	d299dfa3 	mov	x3, #0xcefd                	// #52989
    343093fc:	f2b08c23 	movk	x3, #0x8461, lsl #16
    34309400:	d29c2001 	mov	x1, #0xe100                	// #57600
    34309404:	f2cee223 	movk	x3, #0x7711, lsl #32
    34309408:	f2a0bea1 	movk	x1, #0x5f5, lsl #16
    3430940c:	9b071400 	madd	x0, x0, x7, x5
    34309410:	f2f57983 	movk	x3, #0xabcc, lsl #48
    34309414:	d2800042 	mov	x2, #0x2                   	// #2
    34309418:	9bc37c00 	umulh	x0, x0, x3
    3430941c:	d35afc00 	lsr	x0, x0, #26
    34309420:	9b017c00 	mul	x0, x0, x1
    34309424:	9ac20881 	udiv	x1, x4, x2
    34309428:	9b029023 	msub	x3, x1, x2, x4
    3430942c:	b40000e3 	cbz	x3, 34309448 <set_module_rate+0x408>
    34309430:	14000009 	b	34309454 <set_module_rate+0x414>
    34309434:	aa0103e4 	mov	x4, x1
    34309438:	aa0303e0 	mov	x0, x3
    3430943c:	9ac20821 	udiv	x1, x1, x2
    34309440:	9b029023 	msub	x3, x1, x2, x4
    34309444:	b5000083 	cbnz	x3, 34309454 <set_module_rate+0x414>
    34309448:	9ac20803 	udiv	x3, x0, x2
    3430944c:	9b028065 	msub	x5, x3, x2, x0
    34309450:	b4ffff25 	cbz	x5, 34309434 <set_module_rate+0x3f4>
    34309454:	91000442 	add	x2, x2, #0x1
    34309458:	f100185f 	cmp	x2, #0x6
    3430945c:	54fffe41 	b.ne	34309424 <set_module_rate+0x3e4>  // b.any
    34309460:	d29c2005 	mov	x5, #0xe100                	// #57600
    34309464:	d2800042 	mov	x2, #0x2                   	// #2
    34309468:	f2a0bea5 	movk	x5, #0x5f5, lsl #16
    3430946c:	9ac208a1 	udiv	x1, x5, x2
    34309470:	9b029423 	msub	x3, x1, x2, x5
    34309474:	b40000e3 	cbz	x3, 34309490 <set_module_rate+0x450>
    34309478:	14000009 	b	3430949c <set_module_rate+0x45c>
    3430947c:	aa0103e5 	mov	x5, x1
    34309480:	aa0303e0 	mov	x0, x3
    34309484:	9ac20821 	udiv	x1, x1, x2
    34309488:	9b029423 	msub	x3, x1, x2, x5
    3430948c:	b5000083 	cbnz	x3, 3430949c <set_module_rate+0x45c>
    34309490:	9ac20803 	udiv	x3, x0, x2
    34309494:	9b028066 	msub	x6, x3, x2, x0
    34309498:	b4ffff26 	cbz	x6, 3430947c <set_module_rate+0x43c>
    3430949c:	91000442 	add	x2, x2, #0x1
    343094a0:	f100185f 	cmp	x2, #0x6
    343094a4:	54fffe41 	b.ne	3430946c <set_module_rate+0x42c>  // b.any
    343094a8:	f100009f 	cmp	x4, #0x0
    343094ac:	9b047ca1 	mul	x1, x5, x4
    343094b0:	fa4018a4 	ccmp	x5, #0x0, #0x4, ne  // ne = any
    343094b4:	d2800026 	mov	x6, #0x1                   	// #1
    343094b8:	54000220 	b.eq	343094fc <set_module_rate+0x4bc>  // b.none
    343094bc:	9ac40822 	udiv	x2, x1, x4
    343094c0:	eb05005f 	cmp	x2, x5
    343094c4:	540001c0 	b.eq	343094fc <set_module_rate+0x4bc>  // b.none
    343094c8:	aa0503e2 	mov	x2, x5
    343094cc:	aa0403e1 	mov	x1, x4
    343094d0:	d341fc21 	lsr	x1, x1, #1
    343094d4:	d341fc42 	lsr	x2, x2, #1
    343094d8:	d37ff8c6 	lsl	x6, x6, #1
    343094dc:	9b027c23 	mul	x3, x1, x2
    343094e0:	9ac10863 	udiv	x3, x3, x1
    343094e4:	eb02007f 	cmp	x3, x2
    343094e8:	54ffff41 	b.ne	343094d0 <set_module_rate+0x490>  // b.any
    343094ec:	9ac608a5 	udiv	x5, x5, x6
    343094f0:	9ac60884 	udiv	x4, x4, x6
    343094f4:	9ac60800 	udiv	x0, x0, x6
    343094f8:	9b047ca1 	mul	x1, x5, x4
    343094fc:	9ac00821 	udiv	x1, x1, x0
    34309500:	d2884803 	mov	x3, #0x4240                	// #16960
    34309504:	f2a001e3 	movk	x3, #0xf, lsl #16
    34309508:	d299dfa2 	mov	x2, #0xcefd                	// #52989
    3430950c:	f2b08c22 	movk	x2, #0x8461, lsl #16
    34309510:	d2800000 	mov	x0, #0x0                   	// #0
    34309514:	f2cee222 	movk	x2, #0x7711, lsl #32
    34309518:	9b060c21 	madd	x1, x1, x6, x3
    3430951c:	f2f57982 	movk	x2, #0xabcc, lsl #48
    34309520:	9bc27c21 	umulh	x1, x1, x2
    34309524:	eb416a9f 	cmp	x20, x1, lsr #26
    34309528:	54ffe301 	b.ne	34309188 <set_module_rate+0x148>  // b.any
    3430952c:	17fffede 	b	343090a4 <set_module_rate+0x64>
    34309530:	aa1503e0 	mov	x0, x21
    34309534:	97ffe71f 	bl	343031b0 <tf_log>
    34309538:	f9400660 	ldr	x0, [x19, #8]
    3430953c:	aa0003f3 	mov	x19, x0
    34309540:	17fffeca 	b	34309068 <set_module_rate+0x28>
    34309544:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    34309548:	911a2000 	add	x0, x0, #0x688
    3430954c:	97ffe719 	bl	343031b0 <tf_log>
    34309550:	d2800000 	mov	x0, #0x0                   	// #0
    34309554:	17ffff0d 	b	34309188 <set_module_rate+0x148>
    34309558:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430955c:	911ae000 	add	x0, x0, #0x6b8
    34309560:	97ffe714 	bl	343031b0 <tf_log>
    34309564:	d2800000 	mov	x0, #0x0                   	// #0
    34309568:	17ffff08 	b	34309188 <set_module_rate+0x148>
    3430956c:	f0000040 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    34309570:	91064000 	add	x0, x0, #0x190
    34309574:	97ffe70f 	bl	343031b0 <tf_log>
    34309578:	d2800000 	mov	x0, #0x0                   	// #0
    3430957c:	17ffff03 	b	34309188 <set_module_rate+0x148>
    34309580:	b9401261 	ldr	w1, [x19, #16]
    34309584:	9b147c21 	mul	x1, x1, x20
    34309588:	17ffff53 	b	343092d4 <set_module_rate+0x294>
    3430958c:	aa1403e2 	mov	x2, x20
    34309590:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    34309594:	91192000 	add	x0, x0, #0x648
    34309598:	97ffe706 	bl	343031b0 <tf_log>
    3430959c:	d2800000 	mov	x0, #0x0                   	// #0
    343095a0:	17fffefa 	b	34309188 <set_module_rate+0x148>
    343095a4:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    343095a8:	911d0000 	add	x0, x0, #0x740
    343095ac:	97ffe701 	bl	343031b0 <tf_log>
    343095b0:	d2800000 	mov	x0, #0x0                   	// #0
    343095b4:	17fffef5 	b	34309188 <set_module_rate+0x148>
    343095b8:	d0000040 	adrp	x0, 34313000 <vprintf+0x520>
    343095bc:	91326000 	add	x0, x0, #0xc98
    343095c0:	97ffe6fc 	bl	343031b0 <tf_log>
    343095c4:	d2800000 	mov	x0, #0x0                   	// #0
    343095c8:	17fffef0 	b	34309188 <set_module_rate+0x148>
    343095cc:	d0000040 	adrp	x0, 34313000 <vprintf+0x520>
    343095d0:	91332000 	add	x0, x0, #0xcc8
    343095d4:	97ffe6f7 	bl	343031b0 <tf_log>
    343095d8:	d2800000 	mov	x0, #0x0                   	// #0
    343095dc:	17fffeeb 	b	34309188 <set_module_rate+0x148>

00000000343095e0 <s32gen1_set_rate>:
    343095e0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    343095e4:	910003fd 	mov	x29, sp
    343095e8:	a90153f3 	stp	x19, x20, [sp, #16]
    343095ec:	aa0003f3 	mov	x19, x0
    343095f0:	b9401000 	ldr	w0, [x0, #16]
    343095f4:	d2800014 	mov	x20, #0x0                   	// #0
    343095f8:	f90013f5 	str	x21, [sp, #32]
    343095fc:	aa0103f5 	mov	x21, x1
    34309600:	97fffe40 	bl	34308f00 <get_clock>
    34309604:	b40000a0 	cbz	x0, 34309618 <s32gen1_set_rate+0x38>
    34309608:	aa1503e1 	mov	x1, x21
    3430960c:	97fffe8d 	bl	34309040 <set_module_rate>
    34309610:	aa0003f4 	mov	x20, x0
    34309614:	b40000c0 	cbz	x0, 3430962c <s32gen1_set_rate+0x4c>
    34309618:	aa1403e0 	mov	x0, x20
    3430961c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309620:	f94013f5 	ldr	x21, [sp, #32]
    34309624:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34309628:	d65f03c0 	ret
    3430962c:	b9401262 	ldr	w2, [x19, #16]
    34309630:	aa1503e1 	mov	x1, x21
    34309634:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    34309638:	91226000 	add	x0, x0, #0x898
    3430963c:	97ffe6dd 	bl	343031b0 <tf_log>
    34309640:	aa1403e0 	mov	x0, x20
    34309644:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309648:	f94013f5 	ldr	x21, [sp, #32]
    3430964c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34309650:	d65f03c0 	ret
	...

0000000034309660 <s32gen1_set_parent>:
    34309660:	f100001f 	cmp	x0, #0x0
    34309664:	fa401824 	ccmp	x1, #0x0, #0x4, ne  // ne = any
    34309668:	54000bc0 	b.eq	343097e0 <s32gen1_set_parent+0x180>  // b.none
    3430966c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34309670:	910003fd 	mov	x29, sp
    34309674:	a90153f3 	stp	x19, x20, [sp, #16]
    34309678:	aa0003f4 	mov	x20, x0
    3430967c:	b9401000 	ldr	w0, [x0, #16]
    34309680:	aa0103f3 	mov	x19, x1
    34309684:	f90013f5 	str	x21, [sp, #32]
    34309688:	97fffe1e 	bl	34308f00 <get_clock>
    3430968c:	aa0003f5 	mov	x21, x0
    34309690:	b4000920 	cbz	x0, 343097b4 <s32gen1_set_parent+0x154>
    34309694:	f9400260 	ldr	x0, [x19]
    34309698:	f9400281 	ldr	x1, [x20]
    3430969c:	eb01001f 	cmp	x0, x1
    343096a0:	540000c0 	b.eq	343096b8 <s32gen1_set_parent+0x58>  // b.none
    343096a4:	f94006a1 	ldr	x1, [x21, #8]
    343096a8:	b4000081 	cbz	x1, 343096b8 <s32gen1_set_parent+0x58>
    343096ac:	b9400021 	ldr	w1, [x1]
    343096b0:	7100043f 	cmp	w1, #0x1
    343096b4:	540003c9 	b.ls	3430972c <s32gen1_set_parent+0xcc>  // b.plast
    343096b8:	b9401260 	ldr	w0, [x19, #16]
    343096bc:	97fffe11 	bl	34308f00 <get_clock>
    343096c0:	b4000640 	cbz	x0, 34309788 <s32gen1_set_parent+0x128>
    343096c4:	f94006a4 	ldr	x4, [x21, #8]
    343096c8:	b4000544 	cbz	x4, 34309770 <s32gen1_set_parent+0x110>
    343096cc:	b9400080 	ldr	w0, [x4]
    343096d0:	51001000 	sub	w0, w0, #0x4
    343096d4:	7100081f 	cmp	w0, #0x2
    343096d8:	540004c8 	b.hi	34309770 <s32gen1_set_parent+0x110>  // b.pmore
    343096dc:	39405080 	ldrb	w0, [x4, #20]
    343096e0:	b9401261 	ldr	w1, [x19, #16]
    343096e4:	34000720 	cbz	w0, 343097c8 <s32gen1_set_parent+0x168>
    343096e8:	51000400 	sub	w0, w0, #0x1
    343096ec:	91007083 	add	x3, x4, #0x1c
    343096f0:	91006082 	add	x2, x4, #0x18
    343096f4:	8b200860 	add	x0, x3, w0, uxtb #2
    343096f8:	14000003 	b	34309704 <s32gen1_set_parent+0xa4>
    343096fc:	eb00005f 	cmp	x2, x0
    34309700:	54000640 	b.eq	343097c8 <s32gen1_set_parent+0x168>  // b.none
    34309704:	b9400043 	ldr	w3, [x2]
    34309708:	91001042 	add	x2, x2, #0x4
    3430970c:	6b03003f 	cmp	w1, w3
    34309710:	54ffff61 	b.ne	343096fc <s32gen1_set_parent+0x9c>  // b.any
    34309714:	b9001081 	str	w1, [x4, #16]
    34309718:	52800000 	mov	w0, #0x0                   	// #0
    3430971c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309720:	f94013f5 	ldr	x21, [sp, #32]
    34309724:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34309728:	d65f03c0 	ret
    3430972c:	f9400001 	ldr	x1, [x0]
    34309730:	aa1303e0 	mov	x0, x19
    34309734:	f9400821 	ldr	x1, [x1, #16]
    34309738:	d63f0020 	blr	x1
    3430973c:	aa0003f4 	mov	x20, x0
    34309740:	b40002e0 	cbz	x0, 3430979c <s32gen1_set_parent+0x13c>
    34309744:	aa0003e1 	mov	x1, x0
    34309748:	f94006a0 	ldr	x0, [x21, #8]
    3430974c:	97fffe3d 	bl	34309040 <set_module_rate>
    34309750:	aa0003e1 	mov	x1, x0
    34309754:	52800000 	mov	w0, #0x0                   	// #0
    34309758:	eb01029f 	cmp	x20, x1
    3430975c:	540001c1 	b.ne	34309794 <s32gen1_set_parent+0x134>  // b.any
    34309760:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309764:	f94013f5 	ldr	x21, [sp, #32]
    34309768:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430976c:	d65f03c0 	ret
    34309770:	b9401281 	ldr	w1, [x20, #16]
    34309774:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    34309778:	9124a000 	add	x0, x0, #0x928
    3430977c:	97ffe68d 	bl	343031b0 <tf_log>
    34309780:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34309784:	17fffff7 	b	34309760 <s32gen1_set_parent+0x100>
    34309788:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430978c:	91244000 	add	x0, x0, #0x910
    34309790:	97ffe688 	bl	343031b0 <tf_log>
    34309794:	128002a0 	mov	w0, #0xffffffea            	// #-22
    34309798:	17fffff2 	b	34309760 <s32gen1_set_parent+0x100>
    3430979c:	b9401261 	ldr	w1, [x19, #16]
    343097a0:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    343097a4:	91238000 	add	x0, x0, #0x8e0
    343097a8:	97ffe682 	bl	343031b0 <tf_log>
    343097ac:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343097b0:	17ffffec 	b	34309760 <s32gen1_set_parent+0x100>
    343097b4:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    343097b8:	91234000 	add	x0, x0, #0x8d0
    343097bc:	97ffe67d 	bl	343031b0 <tf_log>
    343097c0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343097c4:	17ffffe7 	b	34309760 <s32gen1_set_parent+0x100>
    343097c8:	b9401282 	ldr	w2, [x20, #16]
    343097cc:	90000060 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    343097d0:	91250000 	add	x0, x0, #0x940
    343097d4:	97ffe677 	bl	343031b0 <tf_log>
    343097d8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343097dc:	17ffffe1 	b	34309760 <s32gen1_set_parent+0x100>
    343097e0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    343097e4:	d65f03c0 	ret
	...

00000000343097f0 <s32gen1_exclude_ecc>:
    343097f0:	b000016f 	adrp	x15, 34336000 <mbr_sector+0xe0>
    343097f4:	397d61e2 	ldrb	w2, [x15, #3928]
    343097f8:	34000622 	cbz	w2, 343098bc <s32gen1_exclude_ecc+0xcc>
    343097fc:	f9400004 	ldr	x4, [x0]
    34309800:	d2a68002 	mov	x2, #0x34000000            	// #872415232
    34309804:	eb02009f 	cmp	x4, x2
    34309808:	540004a0 	b.eq	3430989c <s32gen1_exclude_ecc+0xac>  // b.none
    3430980c:	b0000163 	adrp	x3, 34336000 <mbr_sector+0xe0>
    34309810:	b2408be2 	mov	x2, #0x7ffffffff           	// #34359738367
    34309814:	b94f4c68 	ldr	w8, [x3, #3916]
    34309818:	eb02009f 	cmp	x4, x2
    3430981c:	54000429 	b.ls	343098a0 <s32gen1_exclude_ecc+0xb0>  // b.plast
    34309820:	340003e8 	cbz	w8, 3430989c <s32gen1_exclude_ecc+0xac>
    34309824:	52800009 	mov	w9, #0x0                   	// #0
    34309828:	d0000146 	adrp	x6, 34333000 <drivers+0x240>
    3430982c:	52800007 	mov	w7, #0x0                   	// #0
    34309830:	9106e0c6 	add	x6, x6, #0x1b8
    34309834:	14000002 	b	3430983c <s32gen1_exclude_ecc+0x4c>
    34309838:	f9400004 	ldr	x4, [x0]
    3430983c:	110004e7 	add	w7, w7, #0x1
    34309840:	a94094c3 	ldp	x3, x5, [x6, #8]
    34309844:	910060c6 	add	x6, x6, #0x18
    34309848:	f9400022 	ldr	x2, [x1]
    3430984c:	8b020082 	add	x2, x4, x2
    34309850:	eb03005f 	cmp	x2, x3
    34309854:	8b050065 	add	x5, x3, x5
    34309858:	fa4420a0 	ccmp	x5, x4, #0x0, cs  // cs = hs, nlast
    3430985c:	54000103 	b.cc	3430987c <s32gen1_exclude_ecc+0x8c>  // b.lo, b.ul, b.last
    34309860:	eb04007f 	cmp	x3, x4
    34309864:	9a842063 	csel	x3, x3, x4, cs  // cs = hs, nlast
    34309868:	eb05005f 	cmp	x2, x5
    3430986c:	9a859042 	csel	x2, x2, x5, ls  // ls = plast
    34309870:	f9000003 	str	x3, [x0]
    34309874:	cb030042 	sub	x2, x2, x3
    34309878:	f9000022 	str	x2, [x1]
    3430987c:	6b0800ff 	cmp	w7, w8
    34309880:	54fffdc3 	b.cc	34309838 <s32gen1_exclude_ecc+0x48>  // b.lo, b.ul, b.last
    34309884:	340000c9 	cbz	w9, 3430989c <s32gen1_exclude_ecc+0xac>
    34309888:	f9400004 	ldr	x4, [x0]
    3430988c:	b25d73e1 	mov	x1, #0xfffffff800000000    	// #-34359738368
    34309890:	f2b00001 	movk	x1, #0x8000, lsl #16
    34309894:	8b010084 	add	x4, x4, x1
    34309898:	f9000004 	str	x4, [x0]
    3430989c:	d65f03c0 	ret
    343098a0:	b2610fe2 	mov	x2, #0x780000000           	// #32212254720
    343098a4:	8b020082 	add	x2, x4, x2
    343098a8:	f9000002 	str	x2, [x0]
    343098ac:	34ffff68 	cbz	w8, 34309898 <s32gen1_exclude_ecc+0xa8>
    343098b0:	aa0203e4 	mov	x4, x2
    343098b4:	52800029 	mov	w9, #0x1                   	// #1
    343098b8:	17ffffdc 	b	34309828 <s32gen1_exclude_ecc+0x38>
    343098bc:	d2800e02 	mov	x2, #0x70                  	// #112
    343098c0:	9000006e 	adrp	x14, 34315000 <s32g_cc_clocks+0xc0>
    343098c4:	f2a80782 	movk	x2, #0x403c, lsl #16
    343098c8:	9000006b 	adrp	x11, 34315000 <s32g_cc_clocks+0xc0>
    343098cc:	9000006c 	adrp	x12, 34315000 <s32g_cc_clocks+0xc0>
    343098d0:	d280438d 	mov	x13, #0x21c                 	// #540
    343098d4:	b9400050 	ldr	w16, [x2]
    343098d8:	912701ce 	add	x14, x14, #0x9c0
    343098dc:	9126016b 	add	x11, x11, #0x980
    343098e0:	9126818c 	add	x12, x12, #0x9a0
    343098e4:	72000a10 	ands	w16, w16, #0x7
    343098e8:	d2800005 	mov	x5, #0x0                   	// #0
    343098ec:	9a9f07f1 	cset	x17, ne  // ne = any
    343098f0:	5281e1e7 	mov	w7, #0xf0f                 	// #3855
    343098f4:	52800006 	mov	w6, #0x0                   	// #0
    343098f8:	f2a8078d 	movk	x13, #0x403c, lsl #16
    343098fc:	d503201f 	nop
    34309900:	cb0501a2 	sub	x2, x13, x5
    34309904:	b9400048 	ldr	w8, [x2]
    34309908:	6a2800ff 	bics	wzr, w7, w8
    3430990c:	54000240 	b.eq	34309954 <s32gen1_exclude_ecc+0x164>  // b.none
    34309910:	b86e68aa 	ldr	w10, [x5, x14]
    34309914:	52800002 	mov	w2, #0x0                   	// #0
    34309918:	1ac224e3 	lsr	w3, w7, w2
    3430991c:	12001c63 	and	w3, w3, #0xff
    34309920:	1ac22544 	lsr	w4, w10, w2
    34309924:	1ac42504 	lsr	w4, w8, w4
    34309928:	0a030089 	and	w9, w4, w3
    3430992c:	6a24007f 	bics	wzr, w3, w4
    34309930:	540000c0 	b.eq	34309948 <s32gen1_exclude_ecc+0x158>  // b.none
    34309934:	b86b68a3 	ldr	w3, [x5, x11]
    34309938:	1ac22463 	lsr	w3, w3, w2
    3430993c:	0b230123 	add	w3, w9, w3, uxtb
    34309940:	6b0300df 	cmp	w6, w3
    34309944:	1a8320c6 	csel	w6, w6, w3, cs  // cs = hs, nlast
    34309948:	11002042 	add	w2, w2, #0x8
    3430994c:	7100805f 	cmp	w2, #0x20
    34309950:	54fffe41 	b.ne	34309918 <s32gen1_exclude_ecc+0x128>  // b.any
    34309954:	910010a5 	add	x5, x5, #0x4
    34309958:	f10080bf 	cmp	x5, #0x20
    3430995c:	54000060 	b.eq	34309968 <s32gen1_exclude_ecc+0x178>  // b.none
    34309960:	b86c68a7 	ldr	w7, [x5, x12]
    34309964:	17ffffe7 	b	34309900 <s32gen1_exclude_ecc+0x110>
    34309968:	110004c6 	add	w6, w6, #0x1
    3430996c:	52800024 	mov	w4, #0x1                   	// #1
    34309970:	d0000147 	adrp	x7, 34333000 <drivers+0x240>
    34309974:	9106e0e5 	add	x5, x7, #0x1b8
    34309978:	1ac62086 	lsl	w6, w4, w6
    3430997c:	b0000168 	adrp	x8, 34336000 <mbr_sector+0xe0>
    34309980:	d37ef4c3 	lsl	x3, x6, #2
    34309984:	d37be8c2 	lsl	x2, x6, #5
    34309988:	cb030042 	sub	x2, x2, x3
    3430998c:	7100021f 	cmp	w16, #0x0
    34309990:	d2c00106 	mov	x6, #0x800000000           	// #34359738368
    34309994:	393d61e4 	strb	w4, [x15, #3928]
    34309998:	d343fc42 	lsr	x2, x2, #3
    3430999c:	b90f4d04 	str	w4, [x8, #3916]
    343099a0:	9a820063 	csel	x3, x3, x2, eq  // eq = none
    343099a4:	f900dcf1 	str	x17, [x7, #440]
    343099a8:	a9008ca6 	stp	x6, x3, [x5, #8]
    343099ac:	17ffff94 	b	343097fc <s32gen1_exclude_ecc+0xc>

00000000343099b0 <ddr_init>:
    343099b0:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    343099b4:	910003fd 	mov	x29, sp
    343099b8:	a9025bf5 	stp	x21, x22, [sp, #32]
    343099bc:	d0000095 	adrp	x21, 3431b000 <clkout0_div+0x18>
    343099c0:	94000520 	bl	3430ae40 <init_image_sizes>
    343099c4:	f9471ea0 	ldr	x0, [x21, #3640]
    343099c8:	b40017a0 	cbz	x0, 34309cbc <ddr_init+0x30c>
    343099cc:	d282db96 	mov	x22, #0x16dc                	// #5852
    343099d0:	a90153f3 	stp	x19, x20, [sp, #16]
    343099d4:	d282cc14 	mov	x20, #0x1660                	// #5728
    343099d8:	a90363f7 	stp	x23, x24, [sp, #48]
    343099dc:	d282e118 	mov	x24, #0x1708                	// #5896
    343099e0:	d282e397 	mov	x23, #0x171c                	// #5916
    343099e4:	a9046bf9 	stp	x25, x26, [sp, #64]
    343099e8:	d000009a 	adrp	x26, 3431b000 <clkout0_div+0x18>
    343099ec:	d282de19 	mov	x25, #0x16f0                	// #5872
    343099f0:	9136c35a 	add	x26, x26, #0xdb0
    343099f4:	d2800013 	mov	x19, #0x0                   	// #0
    343099f8:	f2a80719 	movk	x25, #0x4038, lsl #16
    343099fc:	f2a80718 	movk	x24, #0x4038, lsl #16
    34309a00:	f2a80717 	movk	x23, #0x4038, lsl #16
    34309a04:	f2a80716 	movk	x22, #0x4038, lsl #16
    34309a08:	f2a80714 	movk	x20, #0x4038, lsl #16
    34309a0c:	a90573fb 	stp	x27, x28, [sp, #80]
    34309a10:	a9408740 	ldp	x0, x1, [x26, #8]
    34309a14:	8b010c03 	add	x3, x0, x1, lsl #3
    34309a18:	b40000e1 	cbz	x1, 34309a34 <ddr_init+0x84>
    34309a1c:	d503201f 	nop
    34309a20:	b9400402 	ldr	w2, [x0, #4]
    34309a24:	b8408401 	ldr	w1, [x0], #8
    34309a28:	b9000022 	str	w2, [x1]
    34309a2c:	eb03001f 	cmp	x0, x3
    34309a30:	54ffff81 	b.ne	34309a20 <ddr_init+0x70>  // b.any
    34309a34:	9400018f 	bl	3430a070 <set_axi_parity>
    34309a38:	350014a0 	cbnz	w0, 34309ccc <ddr_init+0x31c>
    34309a3c:	a9418740 	ldp	x0, x1, [x26, #24]
    34309a40:	8b010c03 	add	x3, x0, x1, lsl #3
    34309a44:	b40000c1 	cbz	x1, 34309a5c <ddr_init+0xac>
    34309a48:	39401002 	ldrb	w2, [x0, #4]
    34309a4c:	b8408401 	ldr	w1, [x0], #8
    34309a50:	b9000022 	str	w2, [x1]
    34309a54:	eb03001f 	cmp	x0, x3
    34309a58:	54ffff81 	b.ne	34309a48 <ddr_init+0x98>  // b.any
    34309a5c:	a9428740 	ldp	x0, x1, [x26, #40]
    34309a60:	8b010c03 	add	x3, x0, x1, lsl #3
    34309a64:	b40000c1 	cbz	x1, 34309a7c <ddr_init+0xcc>
    34309a68:	79400802 	ldrh	w2, [x0, #4]
    34309a6c:	b8408401 	ldr	w1, [x0], #8
    34309a70:	79000022 	strh	w2, [x1]
    34309a74:	eb00007f 	cmp	x3, x0
    34309a78:	54ffff81 	b.ne	34309a68 <ddr_init+0xb8>  // b.any
    34309a7c:	52800420 	mov	w0, #0x21                  	// #33
    34309a80:	d282a282 	mov	x2, #0x1514                	// #5396
    34309a84:	a9439341 	ldp	x1, x4, [x26, #56]
    34309a88:	b9000320 	str	w0, [x25]
    34309a8c:	52800480 	mov	w0, #0x24                  	// #36
    34309a90:	b9000300 	str	w0, [x24]
    34309a94:	52802fe0 	mov	w0, #0x17f                 	// #383
    34309a98:	b90002e0 	str	w0, [x23]
    34309a9c:	52800320 	mov	w0, #0x19                  	// #25
    34309aa0:	b90002c0 	str	w0, [x22]
    34309aa4:	f2a80702 	movk	x2, #0x4038, lsl #16
    34309aa8:	d2808003 	mov	x3, #0x400                 	// #1024
    34309aac:	b9400280 	ldr	w0, [x20]
    34309ab0:	f2a80703 	movk	x3, #0x4038, lsl #16
    34309ab4:	5284c805 	mov	w5, #0x2640                	// #9792
    34309ab8:	32130000 	orr	w0, w0, #0x2000
    34309abc:	b9000280 	str	w0, [x20]
    34309ac0:	b9400040 	ldr	w0, [x2]
    34309ac4:	12125c00 	and	w0, w0, #0xffffc03f
    34309ac8:	2a050000 	orr	w0, w0, w5
    34309acc:	b9000040 	str	w0, [x2]
    34309ad0:	b900007f 	str	wzr, [x3]
    34309ad4:	b4000124 	cbz	x4, 34309af8 <ddr_init+0x148>
    34309ad8:	8b040424 	add	x4, x1, x4, lsl #1
    34309adc:	52a80742 	mov	w2, #0x403a0000            	// #1077542912
    34309ae0:	2a0203e0 	mov	w0, w2
    34309ae4:	78402423 	ldrh	w3, [x1], #2
    34309ae8:	11001042 	add	w2, w2, #0x4
    34309aec:	b9000003 	str	w3, [x0]
    34309af0:	eb01009f 	cmp	x4, x1
    34309af4:	54ffff61 	b.ne	34309ae0 <ddr_init+0x130>  // b.any
    34309af8:	d2808000 	mov	x0, #0x400                 	// #1024
    34309afc:	52800021 	mov	w1, #0x1                   	// #1
    34309b00:	f2a80700 	movk	x0, #0x4038, lsl #16
    34309b04:	f9402b44 	ldr	x4, [x26, #80]
    34309b08:	b9000001 	str	w1, [x0]
    34309b0c:	b900001f 	str	wzr, [x0]
    34309b10:	f9402741 	ldr	x1, [x26, #72]
    34309b14:	b4000124 	cbz	x4, 34309b38 <ddr_init+0x188>
    34309b18:	8b040424 	add	x4, x1, x4, lsl #1
    34309b1c:	52a80762 	mov	w2, #0x403b0000            	// #1077608448
    34309b20:	2a0203e0 	mov	w0, w2
    34309b24:	78402423 	ldrh	w3, [x1], #2
    34309b28:	11001042 	add	w2, w2, #0x4
    34309b2c:	b9000003 	str	w3, [x0]
    34309b30:	eb01009f 	cmp	x4, x1
    34309b34:	54ffff61 	b.ne	34309b20 <ddr_init+0x170>  // b.any
    34309b38:	d280801b 	mov	x27, #0x400                 	// #1024
    34309b3c:	d2808400 	mov	x0, #0x420                 	// #1056
    34309b40:	f2a8071b 	movk	x27, #0x4038, lsl #16
    34309b44:	f2a80700 	movk	x0, #0x4038, lsl #16
    34309b48:	52800021 	mov	w1, #0x1                   	// #1
    34309b4c:	52800122 	mov	w2, #0x9                   	// #9
    34309b50:	b9000361 	str	w1, [x27]
    34309b54:	b9000002 	str	w2, [x0]
    34309b58:	b9000001 	str	w1, [x0]
    34309b5c:	b900001f 	str	wzr, [x0]
    34309b60:	940002bc 	bl	3430a650 <wait_firmware_execution>
    34309b64:	b900037f 	str	wzr, [x27]
    34309b68:	35000b20 	cbnz	w0, 34309ccc <ddr_init+0x31c>
    34309b6c:	b900037f 	str	wzr, [x27]
    34309b70:	940002e4 	bl	3430a700 <read_cdds>
    34309b74:	39400340 	ldrb	w0, [x26]
    34309b78:	7100081f 	cmp	w0, #0x2
    34309b7c:	54000ba0 	b.eq	34309cf0 <ddr_init+0x340>  // b.none
    34309b80:	7100041f 	cmp	w0, #0x1
    34309b84:	54000b20 	b.eq	34309ce8 <ddr_init+0x338>  // b.none
    34309b88:	d2808000 	mov	x0, #0x400                 	// #1024
    34309b8c:	52800021 	mov	w1, #0x1                   	// #1
    34309b90:	f2a80700 	movk	x0, #0x4038, lsl #16
    34309b94:	f9403343 	ldr	x3, [x26, #96]
    34309b98:	b9000001 	str	w1, [x0]
    34309b9c:	b4000563 	cbz	x3, 34309c48 <ddr_init+0x298>
    34309ba0:	f9403b45 	ldr	x5, [x26, #112]
    34309ba4:	b4000525 	cbz	x5, 34309c48 <ddr_init+0x298>
    34309ba8:	f9402f41 	ldr	x1, [x26, #88]
    34309bac:	52a80742 	mov	w2, #0x403a0000            	// #1077542912
    34309bb0:	b900001f 	str	wzr, [x0]
    34309bb4:	8b030423 	add	x3, x1, x3, lsl #1
    34309bb8:	2a0203e0 	mov	w0, w2
    34309bbc:	78402424 	ldrh	w4, [x1], #2
    34309bc0:	11001042 	add	w2, w2, #0x4
    34309bc4:	b9000004 	str	w4, [x0]
    34309bc8:	eb01007f 	cmp	x3, x1
    34309bcc:	54ffff61 	b.ne	34309bb8 <ddr_init+0x208>  // b.any
    34309bd0:	f9403741 	ldr	x1, [x26, #104]
    34309bd4:	d2808000 	mov	x0, #0x400                 	// #1024
    34309bd8:	f2a80700 	movk	x0, #0x4038, lsl #16
    34309bdc:	52800023 	mov	w3, #0x1                   	// #1
    34309be0:	52a80762 	mov	w2, #0x403b0000            	// #1077608448
    34309be4:	8b050424 	add	x4, x1, x5, lsl #1
    34309be8:	b9000003 	str	w3, [x0]
    34309bec:	b900001f 	str	wzr, [x0]
    34309bf0:	2a0203e0 	mov	w0, w2
    34309bf4:	78402423 	ldrh	w3, [x1], #2
    34309bf8:	11001042 	add	w2, w2, #0x4
    34309bfc:	b9000003 	str	w3, [x0]
    34309c00:	eb01009f 	cmp	x4, x1
    34309c04:	54ffff61 	b.ne	34309bf0 <ddr_init+0x240>  // b.any
    34309c08:	d280801c 	mov	x28, #0x400                 	// #1024
    34309c0c:	d2808400 	mov	x0, #0x420                 	// #1056
    34309c10:	f2a8071c 	movk	x28, #0x4038, lsl #16
    34309c14:	f2a80700 	movk	x0, #0x4038, lsl #16
    34309c18:	5280003b 	mov	w27, #0x1                   	// #1
    34309c1c:	52800121 	mov	w1, #0x9                   	// #9
    34309c20:	b900039b 	str	w27, [x28]
    34309c24:	b9000001 	str	w1, [x0]
    34309c28:	b900001b 	str	w27, [x0]
    34309c2c:	b900001f 	str	wzr, [x0]
    34309c30:	94000288 	bl	3430a650 <wait_firmware_execution>
    34309c34:	350004c0 	cbnz	w0, 34309ccc <ddr_init+0x31c>
    34309c38:	39400340 	ldrb	w0, [x26]
    34309c3c:	7100081f 	cmp	w0, #0x2
    34309c40:	540005e0 	b.eq	34309cfc <ddr_init+0x34c>  // b.none
    34309c44:	d503201f 	nop
    34309c48:	d2808001 	mov	x1, #0x400                 	// #1024
    34309c4c:	f2a80701 	movk	x1, #0x4038, lsl #16
    34309c50:	f9403f40 	ldr	x0, [x26, #120]
    34309c54:	b900003f 	str	wzr, [x1]
    34309c58:	f9404341 	ldr	x1, [x26, #128]
    34309c5c:	8b010c03 	add	x3, x0, x1, lsl #3
    34309c60:	b40000e1 	cbz	x1, 34309c7c <ddr_init+0x2cc>
    34309c64:	d503201f 	nop
    34309c68:	79400802 	ldrh	w2, [x0, #4]
    34309c6c:	b8408401 	ldr	w1, [x0], #8
    34309c70:	79000022 	strh	w2, [x1]
    34309c74:	eb03001f 	cmp	x0, x3
    34309c78:	54ffff81 	b.ne	34309c68 <ddr_init+0x2b8>  // b.any
    34309c7c:	d2808001 	mov	x1, #0x400                 	// #1024
    34309c80:	52800022 	mov	w2, #0x1                   	// #1
    34309c84:	f2a80701 	movk	x1, #0x4038, lsl #16
    34309c88:	528000e0 	mov	w0, #0x7                   	// #7
    34309c8c:	b9000022 	str	w2, [x1]
    34309c90:	94000138 	bl	3430a170 <post_train_setup>
    34309c94:	350001c0 	cbnz	w0, 34309ccc <ddr_init+0x31c>
    34309c98:	f9471ea0 	ldr	x0, [x21, #3640]
    34309c9c:	91000673 	add	x19, x19, #0x1
    34309ca0:	9102235a 	add	x26, x26, #0x88
    34309ca4:	eb13001f 	cmp	x0, x19
    34309ca8:	54ffeb48 	b.hi	34309a10 <ddr_init+0x60>  // b.pmore
    34309cac:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309cb0:	a94363f7 	ldp	x23, x24, [sp, #48]
    34309cb4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34309cb8:	a94573fb 	ldp	x27, x28, [sp, #80]
    34309cbc:	52800000 	mov	w0, #0x0                   	// #0
    34309cc0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34309cc4:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34309cc8:	d65f03c0 	ret
    34309ccc:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309cd0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34309cd4:	a94363f7 	ldp	x23, x24, [sp, #48]
    34309cd8:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34309cdc:	a94573fb 	ldp	x27, x28, [sp, #80]
    34309ce0:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34309ce4:	d65f03c0 	ret
    34309ce8:	94000412 	bl	3430ad30 <compute_tphy_wrdata_delay>
    34309cec:	17ffffa7 	b	34309b88 <ddr_init+0x1d8>
    34309cf0:	940003c0 	bl	3430abf0 <read_vref_ca>
    34309cf4:	39400340 	ldrb	w0, [x26]
    34309cf8:	17ffffa2 	b	34309b80 <ddr_init+0x1d0>
    34309cfc:	b900039f 	str	wzr, [x28]
    34309d00:	940003e4 	bl	3430ac90 <read_vref_dq>
    34309d04:	9400040b 	bl	3430ad30 <compute_tphy_wrdata_delay>
    34309d08:	b900039b 	str	w27, [x28]
    34309d0c:	17ffffcf 	b	34309c48 <ddr_init+0x298>

0000000034309d10 <load_register_cfg_16>:
    34309d10:	b40000e0 	cbz	x0, 34309d2c <load_register_cfg_16+0x1c>
    34309d14:	8b000c23 	add	x3, x1, x0, lsl #3
    34309d18:	79400822 	ldrh	w2, [x1, #4]
    34309d1c:	b8408420 	ldr	w0, [x1], #8
    34309d20:	79000002 	strh	w2, [x0]
    34309d24:	eb01007f 	cmp	x3, x1
    34309d28:	54ffff81 	b.ne	34309d18 <load_register_cfg_16+0x8>  // b.any
    34309d2c:	52800000 	mov	w0, #0x0                   	// #0
    34309d30:	d65f03c0 	ret
	...

0000000034309d40 <load_register_cfg>:
    34309d40:	b40000e0 	cbz	x0, 34309d5c <load_register_cfg+0x1c>
    34309d44:	8b000c23 	add	x3, x1, x0, lsl #3
    34309d48:	b9400422 	ldr	w2, [x1, #4]
    34309d4c:	b8408420 	ldr	w0, [x1], #8
    34309d50:	b9000002 	str	w2, [x0]
    34309d54:	eb01007f 	cmp	x3, x1
    34309d58:	54ffff81 	b.ne	34309d48 <load_register_cfg+0x8>  // b.any
    34309d5c:	52800000 	mov	w0, #0x0                   	// #0
    34309d60:	d65f03c0 	ret
	...

0000000034309d70 <load_dq_cfg>:
    34309d70:	b40000e0 	cbz	x0, 34309d8c <load_dq_cfg+0x1c>
    34309d74:	8b000c23 	add	x3, x1, x0, lsl #3
    34309d78:	39401022 	ldrb	w2, [x1, #4]
    34309d7c:	b8408420 	ldr	w0, [x1], #8
    34309d80:	b9000002 	str	w2, [x0]
    34309d84:	eb01007f 	cmp	x3, x1
    34309d88:	54ffff81 	b.ne	34309d78 <load_dq_cfg+0x8>  // b.any
    34309d8c:	52800000 	mov	w0, #0x0                   	// #0
    34309d90:	d65f03c0 	ret
	...

0000000034309da0 <set_optimal_pll>:
    34309da0:	d282de00 	mov	x0, #0x16f0                	// #5872
    34309da4:	d282e102 	mov	x2, #0x1708                	// #5896
    34309da8:	f2a80700 	movk	x0, #0x4038, lsl #16
    34309dac:	f2a80702 	movk	x2, #0x4038, lsl #16
    34309db0:	d282e381 	mov	x1, #0x171c                	// #5916
    34309db4:	52800423 	mov	w3, #0x21                  	// #33
    34309db8:	f2a80701 	movk	x1, #0x4038, lsl #16
    34309dbc:	b9000003 	str	w3, [x0]
    34309dc0:	52800483 	mov	w3, #0x24                  	// #36
    34309dc4:	b9000043 	str	w3, [x2]
    34309dc8:	52802fe2 	mov	w2, #0x17f                 	// #383
    34309dcc:	b9000022 	str	w2, [x1]
    34309dd0:	d282cc02 	mov	x2, #0x1660                	// #5728
    34309dd4:	52800321 	mov	w1, #0x19                  	// #25
    34309dd8:	f2a80702 	movk	x2, #0x4038, lsl #16
    34309ddc:	b81ec001 	stur	w1, [x0, #-20]
    34309de0:	d282a281 	mov	x1, #0x1514                	// #5396
    34309de4:	5284c803 	mov	w3, #0x2640                	// #9792
    34309de8:	b9400040 	ldr	w0, [x2]
    34309dec:	f2a80701 	movk	x1, #0x4038, lsl #16
    34309df0:	32130000 	orr	w0, w0, #0x2000
    34309df4:	b9000040 	str	w0, [x2]
    34309df8:	b9400020 	ldr	w0, [x1]
    34309dfc:	12125c00 	and	w0, w0, #0xffffc03f
    34309e00:	2a030000 	orr	w0, w0, w3
    34309e04:	b9000020 	str	w0, [x1]
    34309e08:	d65f03c0 	ret
    34309e0c:	00000000 	udf	#0

0000000034309e10 <store_csr>:
    34309e10:	d2808004 	mov	x4, #0x400                 	// #1024
    34309e14:	d0000081 	adrp	x1, 3431b000 <clkout0_div+0x18>
    34309e18:	f2a80704 	movk	x4, #0x4038, lsl #16
    34309e1c:	d2817d82 	mov	x2, #0xbec                 	// #3052
    34309e20:	f2a80702 	movk	x2, #0x4038, lsl #16
    34309e24:	52800063 	mov	w3, #0x3                   	// #3
    34309e28:	b900009f 	str	wzr, [x4]
    34309e2c:	f946d024 	ldr	x4, [x1, #3488]
    34309e30:	b9000043 	str	w3, [x2]
    34309e34:	b40001a4 	cbz	x4, 34309e68 <store_csr+0x58>
    34309e38:	90000063 	adrp	x3, 34315000 <s32g_cc_clocks+0xc0>
    34309e3c:	91278063 	add	x3, x3, #0x9e0
    34309e40:	d2800001 	mov	x1, #0x0                   	// #0
    34309e44:	52a80705 	mov	w5, #0x40380000            	// #1077411840
    34309e48:	b8617862 	ldr	w2, [x3, x1, lsl #2]
    34309e4c:	91000421 	add	x1, x1, #0x1
    34309e50:	0b050042 	add	w2, w2, w5
    34309e54:	79400042 	ldrh	w2, [x2]
    34309e58:	12003c42 	and	w2, w2, #0xffff
    34309e5c:	78002402 	strh	w2, [x0], #2
    34309e60:	eb04003f 	cmp	x1, x4
    34309e64:	54ffff21 	b.ne	34309e48 <store_csr+0x38>  // b.any
    34309e68:	d2817d82 	mov	x2, #0xbec                 	// #3052
    34309e6c:	d2808000 	mov	x0, #0x400                 	// #1024
    34309e70:	f2a80702 	movk	x2, #0x4038, lsl #16
    34309e74:	f2a80700 	movk	x0, #0x4038, lsl #16
    34309e78:	52800043 	mov	w3, #0x2                   	// #2
    34309e7c:	52800021 	mov	w1, #0x1                   	// #1
    34309e80:	b9000043 	str	w3, [x2]
    34309e84:	b9000001 	str	w1, [x0]
    34309e88:	d65f03c0 	ret
    34309e8c:	00000000 	udf	#0

0000000034309e90 <store_ddrc_regs>:
    34309e90:	d0000081 	adrp	x1, 3431b000 <clkout0_div+0x18>
    34309e94:	d0000082 	adrp	x2, 3431b000 <clkout0_div+0x18>
    34309e98:	f946d021 	ldr	x1, [x1, #3488]
    34309e9c:	f946d444 	ldr	x4, [x2, #3496]
    34309ea0:	8b010402 	add	x2, x0, x1, lsl #1
    34309ea4:	927ef442 	and	x2, x2, #0xfffffffffffffffc
    34309ea8:	91001042 	add	x2, x2, #0x4
    34309eac:	b4000184 	cbz	x4, 34309edc <store_ddrc_regs+0x4c>
    34309eb0:	90000063 	adrp	x3, 34315000 <s32g_cc_clocks+0xc0>
    34309eb4:	913ca063 	add	x3, x3, #0xf28
    34309eb8:	d2800000 	mov	x0, #0x0                   	// #0
    34309ebc:	52a80785 	mov	w5, #0x403c0000            	// #1077673984
    34309ec0:	b8607861 	ldr	w1, [x3, x0, lsl #2]
    34309ec4:	91000400 	add	x0, x0, #0x1
    34309ec8:	0b050021 	add	w1, w1, w5
    34309ecc:	b9400021 	ldr	w1, [x1]
    34309ed0:	b8004441 	str	w1, [x2], #4
    34309ed4:	eb04001f 	cmp	x0, x4
    34309ed8:	54ffff41 	b.ne	34309ec0 <store_ddrc_regs+0x30>  // b.any
    34309edc:	d65f03c0 	ret

0000000034309ee0 <ddrss_to_normal_mode>:
    34309ee0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34309ee4:	f0000101 	adrp	x1, 3432c000 <ddrc_cfg+0x1b0>
    34309ee8:	910003fd 	mov	x29, sp
    34309eec:	a90153f3 	stp	x19, x20, [sp, #16]
    34309ef0:	aa0003f3 	mov	x19, x0
    34309ef4:	d0000094 	adrp	x20, 3431b000 <clkout0_div+0x18>
    34309ef8:	f9411020 	ldr	x0, [x1, #544]
    34309efc:	d0000101 	adrp	x1, 3432b000 <imem_2d_cfg+0x71b8>
    34309f00:	91394021 	add	x1, x1, #0xe50
    34309f04:	97ffff8f 	bl	34309d40 <load_register_cfg>
    34309f08:	d0000082 	adrp	x2, 3431b000 <clkout0_div+0x18>
    34309f0c:	f946d281 	ldr	x1, [x20, #3488]
    34309f10:	f946d446 	ldr	x6, [x2, #3496]
    34309f14:	8b010663 	add	x3, x19, x1, lsl #1
    34309f18:	b40001e6 	cbz	x6, 34309f54 <ddrss_to_normal_mode+0x74>
    34309f1c:	927ef463 	and	x3, x3, #0xfffffffffffffffc
    34309f20:	90000065 	adrp	x5, 34315000 <s32g_cc_clocks+0xc0>
    34309f24:	91001063 	add	x3, x3, #0x4
    34309f28:	913ca0a5 	add	x5, x5, #0xf28
    34309f2c:	d2800001 	mov	x1, #0x0                   	// #0
    34309f30:	52a80787 	mov	w7, #0x403c0000            	// #1077673984
    34309f34:	d503201f 	nop
    34309f38:	b86178a2 	ldr	w2, [x5, x1, lsl #2]
    34309f3c:	91000421 	add	x1, x1, #0x1
    34309f40:	b8404464 	ldr	w4, [x3], #4
    34309f44:	0b070042 	add	w2, w2, w7
    34309f48:	b9000044 	str	w4, [x2]
    34309f4c:	eb06003f 	cmp	x1, x6
    34309f50:	54ffff41 	b.ne	34309f38 <ddrss_to_normal_mode+0x58>  // b.any
    34309f54:	34000080 	cbz	w0, 34309f64 <ddrss_to_normal_mode+0x84>
    34309f58:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309f5c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34309f60:	d65f03c0 	ret
    34309f64:	f0000100 	adrp	x0, 3432c000 <ddrc_cfg+0x1b0>
    34309f68:	a9025bf5 	stp	x21, x22, [sp, #32]
    34309f6c:	d2808015 	mov	x21, #0x400                 	// #1024
    34309f70:	f9479c00 	ldr	x0, [x0, #3896]
    34309f74:	f2a80715 	movk	x21, #0x4038, lsl #16
    34309f78:	f0000101 	adrp	x1, 3432c000 <ddrc_cfg+0x1b0>
    34309f7c:	9138e021 	add	x1, x1, #0xe38
    34309f80:	b90002bf 	str	wzr, [x21]
    34309f84:	97ffff7b 	bl	34309d70 <load_dq_cfg>
    34309f88:	350001e0 	cbnz	w0, 34309fc4 <ddrss_to_normal_mode+0xe4>
    34309f8c:	d2801a02 	mov	x2, #0xd0                  	// #208
    34309f90:	52800036 	mov	w22, #0x1                   	// #1
    34309f94:	f2a80782 	movk	x2, #0x403c, lsl #16
    34309f98:	b90002b6 	str	w22, [x21]
    34309f9c:	d2800601 	mov	x1, #0x30                  	// #48
    34309fa0:	b9400040 	ldr	w0, [x2]
    34309fa4:	f2a80781 	movk	x1, #0x403c, lsl #16
    34309fa8:	32020400 	orr	w0, w0, #0xc0000000
    34309fac:	b9000040 	str	w0, [x2]
    34309fb0:	b9400020 	ldr	w0, [x1]
    34309fb4:	321b0000 	orr	w0, w0, #0x20
    34309fb8:	b9000020 	str	w0, [x1]
    34309fbc:	9400002d 	bl	3430a070 <set_axi_parity>
    34309fc0:	340000a0 	cbz	w0, 34309fd4 <ddrss_to_normal_mode+0xf4>
    34309fc4:	a94153f3 	ldp	x19, x20, [sp, #16]
    34309fc8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34309fcc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34309fd0:	d65f03c0 	ret
    34309fd4:	90000120 	adrp	x0, 3432d000 <phy_cfg+0xc0>
    34309fd8:	f0000101 	adrp	x1, 3432c000 <ddrc_cfg+0x1b0>
    34309fdc:	913d0021 	add	x1, x1, #0xf40
    34309fe0:	f940f800 	ldr	x0, [x0, #496]
    34309fe4:	b90002bf 	str	wzr, [x21]
    34309fe8:	97ffff4a 	bl	34309d10 <load_register_cfg_16>
    34309fec:	35fffec0 	cbnz	w0, 34309fc4 <ddrss_to_normal_mode+0xe4>
    34309ff0:	97ffff6c 	bl	34309da0 <set_optimal_pll>
    34309ff4:	f946d284 	ldr	x4, [x20, #3488]
    34309ff8:	b90002b6 	str	w22, [x21]
    34309ffc:	b90002bf 	str	wzr, [x21]
    3430a000:	b40001c4 	cbz	x4, 3430a038 <ddrss_to_normal_mode+0x158>
    3430a004:	f0000043 	adrp	x3, 34315000 <s32g_cc_clocks+0xc0>
    3430a008:	91278063 	add	x3, x3, #0x9e0
    3430a00c:	d2800000 	mov	x0, #0x0                   	// #0
    3430a010:	52a80705 	mov	w5, #0x40380000            	// #1077411840
    3430a014:	d503201f 	nop
    3430a018:	b8607861 	ldr	w1, [x3, x0, lsl #2]
    3430a01c:	91000400 	add	x0, x0, #0x1
    3430a020:	78402662 	ldrh	w2, [x19], #2
    3430a024:	0b050021 	add	w1, w1, w5
    3430a028:	12003c42 	and	w2, w2, #0xffff
    3430a02c:	79000022 	strh	w2, [x1]
    3430a030:	eb04001f 	cmp	x0, x4
    3430a034:	54ffff21 	b.ne	3430a018 <ddrss_to_normal_mode+0x138>  // b.any
    3430a038:	90000120 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    3430a03c:	f0000101 	adrp	x1, 3432d000 <phy_cfg+0xc0>
    3430a040:	9107e021 	add	x1, x1, #0x1f8
    3430a044:	f941b400 	ldr	x0, [x0, #872]
    3430a048:	97ffff32 	bl	34309d10 <load_register_cfg_16>
    3430a04c:	35fffbc0 	cbnz	w0, 34309fc4 <ddrss_to_normal_mode+0xe4>
    3430a050:	d2808001 	mov	x1, #0x400                 	// #1024
    3430a054:	52800022 	mov	w2, #0x1                   	// #1
    3430a058:	f2a80701 	movk	x1, #0x4038, lsl #16
    3430a05c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430a060:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430a064:	b9000022 	str	w2, [x1]
    3430a068:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430a06c:	14000041 	b	3430a170 <post_train_setup>

000000003430a070 <set_axi_parity>:
    3430a070:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430a074:	d2a807a0 	mov	x0, #0x403d0000            	// #1077739520
    3430a078:	d2a80782 	mov	x2, #0x403c0000            	// #1077673984
    3430a07c:	910003fd 	mov	x29, sp
    3430a080:	b9400001 	ldr	w1, [x0]
    3430a084:	321c2021 	orr	w1, w1, #0x1ff0
    3430a088:	b9000001 	str	w1, [x0]
    3430a08c:	b9400001 	ldr	w1, [x0]
    3430a090:	32102021 	orr	w1, w1, #0x1ff0000
    3430a094:	b9000001 	str	w1, [x0]
    3430a098:	b9400041 	ldr	w1, [x2]
    3430a09c:	12001421 	and	w1, w1, #0x3f
    3430a0a0:	7100803f 	cmp	w1, #0x20
    3430a0a4:	54000081 	b.ne	3430a0b4 <set_axi_parity+0x44>  // b.any
    3430a0a8:	b9400001 	ldr	w1, [x0]
    3430a0ac:	32000021 	orr	w1, w1, #0x1
    3430a0b0:	b9000001 	str	w1, [x0]
    3430a0b4:	940011bf 	bl	3430e7b0 <deassert_ddr_reset>
    3430a0b8:	2a0003e1 	mov	w1, w0
    3430a0bc:	528000a0 	mov	w0, #0x5                   	// #5
    3430a0c0:	35000541 	cbnz	w1, 3430a168 <set_axi_parity+0xf8>
    3430a0c4:	d2806081 	mov	x1, #0x304                 	// #772
    3430a0c8:	d2800c03 	mov	x3, #0x60                  	// #96
    3430a0cc:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a0d0:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a0d4:	d2800600 	mov	x0, #0x30                  	// #48
    3430a0d8:	d2806404 	mov	x4, #0x320                 	// #800
    3430a0dc:	b900003f 	str	wzr, [x1]
    3430a0e0:	f2a80780 	movk	x0, #0x403c, lsl #16
    3430a0e4:	f2a80784 	movk	x4, #0x403c, lsl #16
    3430a0e8:	d2806482 	mov	x2, #0x324                 	// #804
    3430a0ec:	b9400061 	ldr	w1, [x3]
    3430a0f0:	f2a80782 	movk	x2, #0x403c, lsl #16
    3430a0f4:	32000021 	orr	w1, w1, #0x1
    3430a0f8:	b9000061 	str	w1, [x3]
    3430a0fc:	b9400001 	ldr	w1, [x0]
    3430a100:	121e7821 	and	w1, w1, #0xfffffffd
    3430a104:	b9000001 	str	w1, [x0]
    3430a108:	b9400001 	ldr	w1, [x0]
    3430a10c:	121f7821 	and	w1, w1, #0xfffffffe
    3430a110:	b9000001 	str	w1, [x0]
    3430a114:	b9400001 	ldr	w1, [x0]
    3430a118:	121c7821 	and	w1, w1, #0xfffffff7
    3430a11c:	b9000001 	str	w1, [x0]
    3430a120:	b900009f 	str	wzr, [x4]
    3430a124:	d503201f 	nop
    3430a128:	b9400041 	ldr	w1, [x2]
    3430a12c:	12000020 	and	w0, w1, #0x1
    3430a130:	3707ffc1 	tbnz	w1, #0, 3430a128 <set_axi_parity+0xb8>
    3430a134:	d2803603 	mov	x3, #0x1b0                 	// #432
    3430a138:	d2806404 	mov	x4, #0x320                 	// #800
    3430a13c:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a140:	f2a80784 	movk	x4, #0x403c, lsl #16
    3430a144:	d2806482 	mov	x2, #0x324                 	// #804
    3430a148:	52800025 	mov	w5, #0x1                   	// #1
    3430a14c:	b9400061 	ldr	w1, [x3]
    3430a150:	f2a80782 	movk	x2, #0x403c, lsl #16
    3430a154:	121f7821 	and	w1, w1, #0xfffffffe
    3430a158:	b9000061 	str	w1, [x3]
    3430a15c:	b9000085 	str	w5, [x4]
    3430a160:	b9400041 	ldr	w1, [x2]
    3430a164:	3607ffe1 	tbz	w1, #0, 3430a160 <set_axi_parity+0xf0>
    3430a168:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430a16c:	d65f03c0 	ret

000000003430a170 <post_train_setup>:
    3430a170:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430a174:	d282cb81 	mov	x1, #0x165c                	// #5724
    3430a178:	f2a80701 	movk	x1, #0x4038, lsl #16
    3430a17c:	910003fd 	mov	x29, sp
    3430a180:	a90153f3 	stp	x19, x20, [sp, #16]
    3430a184:	12001c14 	and	w20, w0, #0xff
    3430a188:	f90013f5 	str	x21, [sp, #32]
    3430a18c:	d503201f 	nop
    3430a190:	b9400020 	ldr	w0, [x1]
    3430a194:	3707ffe0 	tbnz	w0, #0, 3430a190 <post_train_setup+0x20>
    3430a198:	12000295 	and	w21, w20, #0x1
    3430a19c:	37002234 	tbnz	w20, #0, 3430a5e0 <post_train_setup+0x470>
    3430a1a0:	d2806400 	mov	x0, #0x320                 	// #800
    3430a1a4:	d2806481 	mov	x1, #0x324                 	// #804
    3430a1a8:	f2a80780 	movk	x0, #0x403c, lsl #16
    3430a1ac:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a1b0:	b900001f 	str	wzr, [x0]
    3430a1b4:	d503201f 	nop
    3430a1b8:	b9400020 	ldr	w0, [x1]
    3430a1bc:	3707ffe0 	tbnz	w0, #0, 3430a1b8 <post_train_setup+0x48>
    3430a1c0:	d2803602 	mov	x2, #0x1b0                 	// #432
    3430a1c4:	d2806403 	mov	x3, #0x320                 	// #800
    3430a1c8:	f2a80782 	movk	x2, #0x403c, lsl #16
    3430a1cc:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a1d0:	d2806481 	mov	x1, #0x324                 	// #804
    3430a1d4:	52800024 	mov	w4, #0x1                   	// #1
    3430a1d8:	b9400040 	ldr	w0, [x2]
    3430a1dc:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a1e0:	321b0000 	orr	w0, w0, #0x20
    3430a1e4:	b9000040 	str	w0, [x2]
    3430a1e8:	b9000064 	str	w4, [x3]
    3430a1ec:	d503201f 	nop
    3430a1f0:	b9400020 	ldr	w0, [x1]
    3430a1f4:	3607ffe0 	tbz	w0, #0, 3430a1f0 <post_train_setup+0x80>
    3430a1f8:	d2803781 	mov	x1, #0x1bc                 	// #444
    3430a1fc:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a200:	b9400020 	ldr	w0, [x1]
    3430a204:	3607ffe0 	tbz	w0, #0, 3430a200 <post_train_setup+0x90>
    3430a208:	d2806400 	mov	x0, #0x320                 	// #800
    3430a20c:	d2806481 	mov	x1, #0x324                 	// #804
    3430a210:	f2a80780 	movk	x0, #0x403c, lsl #16
    3430a214:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a218:	b900001f 	str	wzr, [x0]
    3430a21c:	d503201f 	nop
    3430a220:	b9400020 	ldr	w0, [x1]
    3430a224:	12000013 	and	w19, w0, #0x1
    3430a228:	3707ffc0 	tbnz	w0, #0, 3430a220 <post_train_setup+0xb0>
    3430a22c:	d2803601 	mov	x1, #0x1b0                 	// #432
    3430a230:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a234:	b9400020 	ldr	w0, [x1]
    3430a238:	121a7800 	and	w0, w0, #0xffffffdf
    3430a23c:	b9000020 	str	w0, [x1]
    3430a240:	37100f14 	tbnz	w20, #2, 3430a420 <post_train_setup+0x2b0>
    3430a244:	d2803603 	mov	x3, #0x1b0                 	// #432
    3430a248:	d2800602 	mov	x2, #0x30                  	// #48
    3430a24c:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a250:	f2a80782 	movk	x2, #0x403c, lsl #16
    3430a254:	52800025 	mov	w5, #0x1                   	// #1
    3430a258:	d2806404 	mov	x4, #0x320                 	// #800
    3430a25c:	b9400060 	ldr	w0, [x3]
    3430a260:	f2a80784 	movk	x4, #0x403c, lsl #16
    3430a264:	d2806481 	mov	x1, #0x324                 	// #804
    3430a268:	2a050000 	orr	w0, w0, w5
    3430a26c:	b9000060 	str	w0, [x3]
    3430a270:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a274:	b9400040 	ldr	w0, [x2]
    3430a278:	121a7800 	and	w0, w0, #0xffffffdf
    3430a27c:	b9000040 	str	w0, [x2]
    3430a280:	b9000085 	str	w5, [x4]
    3430a284:	d503201f 	nop
    3430a288:	b9400020 	ldr	w0, [x1]
    3430a28c:	3607ffe0 	tbz	w0, #0, 3430a288 <post_train_setup+0x118>
    3430a290:	d2800081 	mov	x1, #0x4                   	// #4
    3430a294:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a298:	b9400020 	ldr	w0, [x1]
    3430a29c:	f240081f 	tst	x0, #0x7
    3430a2a0:	54ffffc0 	b.eq	3430a298 <post_train_setup+0x128>  // b.none
    3430a2a4:	d2800c01 	mov	x1, #0x60                  	// #96
    3430a2a8:	d2800e02 	mov	x2, #0x70                  	// #112
    3430a2ac:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a2b0:	f2a80782 	movk	x2, #0x403c, lsl #16
    3430a2b4:	b9400020 	ldr	w0, [x1]
    3430a2b8:	121f7800 	and	w0, w0, #0xfffffffe
    3430a2bc:	b9000020 	str	w0, [x1]
    3430a2c0:	b9400040 	ldr	w0, [x2]
    3430a2c4:	f240081f 	tst	x0, #0x7
    3430a2c8:	54000381 	b.ne	3430a338 <post_train_setup+0x1c8>  // b.any
    3430a2cc:	35000a35 	cbnz	w21, 3430a410 <post_train_setup+0x2a0>
    3430a2d0:	d2800600 	mov	x0, #0x30                  	// #48
    3430a2d4:	52800021 	mov	w1, #0x1                   	// #1
    3430a2d8:	f2a80780 	movk	x0, #0x403c, lsl #16
    3430a2dc:	d2809205 	mov	x5, #0x490                 	// #1168
    3430a2e0:	f2a80785 	movk	x5, #0x403c, lsl #16
    3430a2e4:	d280a804 	mov	x4, #0x540                 	// #1344
    3430a2e8:	b9400002 	ldr	w2, [x0]
    3430a2ec:	f2a80784 	movk	x4, #0x403c, lsl #16
    3430a2f0:	d280be03 	mov	x3, #0x5f0                 	// #1520
    3430a2f4:	321f0042 	orr	w2, w2, #0x2
    3430a2f8:	b9000002 	str	w2, [x0]
    3430a2fc:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a300:	b9400002 	ldr	w2, [x0]
    3430a304:	f94013f5 	ldr	x21, [sp, #32]
    3430a308:	2a010042 	orr	w2, w2, w1
    3430a30c:	b9000002 	str	w2, [x0]
    3430a310:	b9400002 	ldr	w2, [x0]
    3430a314:	321d0042 	orr	w2, w2, #0x8
    3430a318:	b9000002 	str	w2, [x0]
    3430a31c:	b90000a1 	str	w1, [x5]
    3430a320:	2a1303e0 	mov	w0, w19
    3430a324:	b9000081 	str	w1, [x4]
    3430a328:	b9000061 	str	w1, [x3]
    3430a32c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430a330:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430a334:	d65f03c0 	ret
    3430a338:	360ffcb4 	tbz	w20, #1, 3430a2cc <post_train_setup+0x15c>
    3430a33c:	d2800e83 	mov	x3, #0x74                  	// #116
    3430a340:	d281e480 	mov	x0, #0xf24                 	// #3876
    3430a344:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a348:	f2a80780 	movk	x0, #0x403c, lsl #16
    3430a34c:	d281e585 	mov	x5, #0xf2c                 	// #3884
    3430a350:	913b2021 	add	x1, x1, #0xec8
    3430a354:	b9400062 	ldr	w2, [x3]
    3430a358:	f2a80785 	movk	x5, #0x403c, lsl #16
    3430a35c:	b9400064 	ldr	w4, [x3]
    3430a360:	121c0042 	and	w2, w2, #0x10
    3430a364:	321c0084 	orr	w4, w4, #0x10
    3430a368:	b9000064 	str	w4, [x3]
    3430a36c:	b9400003 	ldr	w3, [x0]
    3430a370:	321e0063 	orr	w3, w3, #0x4
    3430a374:	b9000003 	str	w3, [x0]
    3430a378:	b9400003 	ldr	w3, [x0]
    3430a37c:	321f0063 	orr	w3, w3, #0x2
    3430a380:	b9000003 	str	w3, [x0]
    3430a384:	b9400003 	ldr	w3, [x0]
    3430a388:	120b4863 	and	w3, w3, #0xffe000ff
    3430a38c:	b9000003 	str	w3, [x0]
    3430a390:	b90000bf 	str	wzr, [x5]
    3430a394:	b9400003 	ldr	w3, [x0]
    3430a398:	32000063 	orr	w3, w3, #0x1
    3430a39c:	b9000003 	str	w3, [x0]
    3430a3a0:	b9400020 	ldr	w0, [x1]
    3430a3a4:	360fffe0 	tbz	w0, #1, 3430a3a0 <post_train_setup+0x230>
    3430a3a8:	d281e501 	mov	x1, #0xf28                 	// #3880
    3430a3ac:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a3b0:	b9400020 	ldr	w0, [x1]
    3430a3b4:	3707ffe0 	tbnz	w0, #0, 3430a3b0 <post_train_setup+0x240>
    3430a3b8:	d281e480 	mov	x0, #0xf24                 	// #3876
    3430a3bc:	d2800e83 	mov	x3, #0x74                  	// #116
    3430a3c0:	f2a80780 	movk	x0, #0x403c, lsl #16
    3430a3c4:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a3c8:	b9400001 	ldr	w1, [x0]
    3430a3cc:	121f7821 	and	w1, w1, #0xfffffffe
    3430a3d0:	b9000001 	str	w1, [x0]
    3430a3d4:	b9400001 	ldr	w1, [x0]
    3430a3d8:	121d7821 	and	w1, w1, #0xfffffffb
    3430a3dc:	b9000001 	str	w1, [x0]
    3430a3e0:	b9400001 	ldr	w1, [x0]
    3430a3e4:	120b4821 	and	w1, w1, #0xffe000ff
    3430a3e8:	32180021 	orr	w1, w1, #0x100
    3430a3ec:	b9000001 	str	w1, [x0]
    3430a3f0:	b9400001 	ldr	w1, [x0]
    3430a3f4:	32000021 	orr	w1, w1, #0x1
    3430a3f8:	b9000001 	str	w1, [x0]
    3430a3fc:	b9400060 	ldr	w0, [x3]
    3430a400:	121b7800 	and	w0, w0, #0xffffffef
    3430a404:	2a021000 	orr	w0, w0, w2, lsl #4
    3430a408:	b9000060 	str	w0, [x3]
    3430a40c:	34fff635 	cbz	w21, 3430a2d0 <post_train_setup+0x160>
    3430a410:	d2800100 	mov	x0, #0x8                   	// #8
    3430a414:	f2a48000 	movk	x0, #0x2400, lsl #16
    3430a418:	97fffe9e 	bl	34309e90 <store_ddrc_regs>
    3430a41c:	17ffffad 	b	3430a2d0 <post_train_setup+0x160>
    3430a420:	b0000145 	adrp	x5, 34333000 <drivers+0x240>
    3430a424:	d2802103 	mov	x3, #0x108                 	// #264
    3430a428:	9108c0a2 	add	x2, x5, #0x230
    3430a42c:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a430:	b9400061 	ldr	w1, [x3]
    3430a434:	39400440 	ldrb	w0, [x2, #1]
    3430a438:	11000400 	add	w0, w0, #0x1
    3430a43c:	d3483024 	ubfx	x4, x1, #8, #5
    3430a440:	0b400480 	add	w0, w4, w0, lsr #1
    3430a444:	71007c1f 	cmp	w0, #0x1f
    3430a448:	54000c08 	b.hi	3430a5c8 <post_train_setup+0x458>  // b.pmore
    3430a44c:	39400c44 	ldrb	w4, [x2, #3]
    3430a450:	12136821 	and	w1, w1, #0xffffe0ff
    3430a454:	12001026 	and	w6, w1, #0x1f
    3430a458:	2a002020 	orr	w0, w1, w0, lsl #8
    3430a45c:	11000481 	add	w1, w4, #0x1
    3430a460:	0b4104c1 	add	w1, w6, w1, lsr #1
    3430a464:	71007c3f 	cmp	w1, #0x1f
    3430a468:	54000b08 	b.hi	3430a5c8 <post_train_setup+0x458>  // b.pmore
    3430a46c:	121b6800 	and	w0, w0, #0xffffffe0
    3430a470:	d2a80786 	mov	x6, #0x403c0000            	// #1077673984
    3430a474:	2a010000 	orr	w0, w0, w1
    3430a478:	b9000060 	str	w0, [x3]
    3430a47c:	b94000c0 	ldr	w0, [x6]
    3430a480:	12001400 	and	w0, w0, #0x3f
    3430a484:	7100801f 	cmp	w0, #0x20
    3430a488:	54000b40 	b.eq	3430a5f0 <post_train_setup+0x480>  // b.none
    3430a48c:	d2803283 	mov	x3, #0x194                 	// #404
    3430a490:	79400c40 	ldrh	w0, [x2, #6]
    3430a494:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a498:	d2a80782 	mov	x2, #0x403c0000            	// #1077673984
    3430a49c:	52a06006 	mov	w6, #0x3000000             	// #50331648
    3430a4a0:	b9400061 	ldr	w1, [x3]
    3430a4a4:	120b6821 	and	w1, w1, #0xffe0ffff
    3430a4a8:	2a004020 	orr	w0, w1, w0, lsl #16
    3430a4ac:	b9000060 	str	w0, [x3]
    3430a4b0:	b9400040 	ldr	w0, [x2]
    3430a4b4:	0a060000 	and	w0, w0, w6
    3430a4b8:	6b06001f 	cmp	w0, w6
    3430a4bc:	54ffec41 	b.ne	3430a244 <post_train_setup+0xd4>  // b.any
    3430a4c0:	b9400043 	ldr	w3, [x2]
    3430a4c4:	52800046 	mov	w6, #0x2                   	// #2
    3430a4c8:	3948c0a1 	ldrb	w1, [x5, #560]
    3430a4cc:	52800080 	mov	w0, #0x4                   	// #4
    3430a4d0:	12001465 	and	w5, w3, #0x3f
    3430a4d4:	b9400043 	ldr	w3, [x2]
    3430a4d8:	710080bf 	cmp	w5, #0x20
    3430a4dc:	d2801e85 	mov	x5, #0xf4                  	// #244
    3430a4e0:	f2a80785 	movk	x5, #0x403c, lsl #16
    3430a4e4:	1a860000 	csel	w0, w0, w6, eq  // eq = none
    3430a4e8:	b9400042 	ldr	w2, [x2]
    3430a4ec:	12001463 	and	w3, w3, #0x3f
    3430a4f0:	7100807f 	cmp	w3, #0x20
    3430a4f4:	0b000020 	add	w0, w1, w0
    3430a4f8:	b94000a3 	ldr	w3, [x5]
    3430a4fc:	12000021 	and	w1, w1, #0x1
    3430a500:	0b010000 	add	w0, w0, w1
    3430a504:	12001442 	and	w2, w2, #0x3f
    3430a508:	52800065 	mov	w5, #0x3                   	// #3
    3430a50c:	528000a1 	mov	w1, #0x5                   	// #5
    3430a510:	1a850021 	csel	w1, w1, w5, eq  // eq = none
    3430a514:	7100805f 	cmp	w2, #0x20
    3430a518:	528001c5 	mov	w5, #0xe                   	// #14
    3430a51c:	d3441c67 	ubfx	x7, x3, #4, #4
    3430a520:	528000e2 	mov	w2, #0x7                   	// #7
    3430a524:	d3412000 	ubfx	x0, x0, #1, #8
    3430a528:	1a850042 	csel	w2, w2, w5, eq  // eq = none
    3430a52c:	aa0703e6 	mov	x6, x7
    3430a530:	2a0203e5 	mov	w5, w2
    3430a534:	6b02001f 	cmp	w0, w2
    3430a538:	540000a3 	b.cc	3430a54c <post_train_setup+0x3dc>  // b.lo, b.ul, b.last
    3430a53c:	71003c1f 	cmp	w0, #0xf
    3430a540:	528001e5 	mov	w5, #0xf                   	// #15
    3430a544:	1a859000 	csel	w0, w0, w5, ls  // ls = plast
    3430a548:	12001c05 	and	w5, w0, #0xff
    3430a54c:	6b0500df 	cmp	w6, w5
    3430a550:	54000102 	b.cs	3430a570 <post_train_setup+0x400>  // b.hs, b.nlast
    3430a554:	4b0600a0 	sub	w0, w5, w6
    3430a558:	2a0703e7 	mov	w7, w7
    3430a55c:	8b2000e0 	add	x0, x7, w0, uxtb
    3430a560:	f1003c1f 	cmp	x0, #0xf
    3430a564:	5400032c 	b.gt	3430a5c8 <post_train_setup+0x458>
    3430a568:	12186c63 	and	w3, w3, #0xffffff0f
    3430a56c:	2a001063 	orr	w3, w3, w0, lsl #4
    3430a570:	0b040020 	add	w0, w1, w4
    3430a574:	12000084 	and	w4, w4, #0x1
    3430a578:	0b040000 	add	w0, w0, w4
    3430a57c:	d3482c61 	ubfx	x1, x3, #8, #4
    3430a580:	aa0103e4 	mov	x4, x1
    3430a584:	d3412000 	ubfx	x0, x0, #1, #8
    3430a588:	6b00005f 	cmp	w2, w0
    3430a58c:	540000a8 	b.hi	3430a5a0 <post_train_setup+0x430>  // b.pmore
    3430a590:	71003c1f 	cmp	w0, #0xf
    3430a594:	528001e2 	mov	w2, #0xf                   	// #15
    3430a598:	1a829000 	csel	w0, w0, w2, ls  // ls = plast
    3430a59c:	12001c02 	and	w2, w0, #0xff
    3430a5a0:	6b02009f 	cmp	w4, w2
    3430a5a4:	54000442 	b.cs	3430a62c <post_train_setup+0x4bc>  // b.hs, b.nlast
    3430a5a8:	4b040040 	sub	w0, w2, w4
    3430a5ac:	2a0103e1 	mov	w1, w1
    3430a5b0:	8b200020 	add	x0, x1, w0, uxtb
    3430a5b4:	f1003c1f 	cmp	x0, #0xf
    3430a5b8:	5400008c 	b.gt	3430a5c8 <post_train_setup+0x458>
    3430a5bc:	12146c63 	and	w3, w3, #0xfffff0ff
    3430a5c0:	2a002063 	orr	w3, w3, w0, lsl #8
    3430a5c4:	1400001c 	b	3430a634 <post_train_setup+0x4c4>
    3430a5c8:	52800093 	mov	w19, #0x4                   	// #4
    3430a5cc:	2a1303e0 	mov	w0, w19
    3430a5d0:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430a5d4:	f94013f5 	ldr	x21, [sp, #32]
    3430a5d8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430a5dc:	d65f03c0 	ret
    3430a5e0:	d2800100 	mov	x0, #0x8                   	// #8
    3430a5e4:	f2a48000 	movk	x0, #0x2400, lsl #16
    3430a5e8:	97fffe0a 	bl	34309e10 <store_csr>
    3430a5ec:	17fffeed 	b	3430a1a0 <post_train_setup+0x30>
    3430a5f0:	d2801d03 	mov	x3, #0xe8                  	// #232
    3430a5f4:	39401047 	ldrb	w7, [x2, #4]
    3430a5f8:	f2a80783 	movk	x3, #0x403c, lsl #16
    3430a5fc:	d2801d81 	mov	x1, #0xec                  	// #236
    3430a600:	39401446 	ldrb	w6, [x2, #5]
    3430a604:	f2a80781 	movk	x1, #0x403c, lsl #16
    3430a608:	b9400060 	ldr	w0, [x3]
    3430a60c:	12103c00 	and	w0, w0, #0xffff0000
    3430a610:	2a070000 	orr	w0, w0, w7
    3430a614:	b9000060 	str	w0, [x3]
    3430a618:	b9400020 	ldr	w0, [x1]
    3430a61c:	12103c00 	and	w0, w0, #0xffff0000
    3430a620:	2a060000 	orr	w0, w0, w6
    3430a624:	b9000020 	str	w0, [x1]
    3430a628:	17ffff99 	b	3430a48c <post_train_setup+0x31c>
    3430a62c:	6b0500df 	cmp	w6, w5
    3430a630:	54ffe0a2 	b.cs	3430a244 <post_train_setup+0xd4>  // b.hs, b.nlast
    3430a634:	d2801e80 	mov	x0, #0xf4                  	// #244
    3430a638:	f2a80780 	movk	x0, #0x403c, lsl #16
    3430a63c:	b9000003 	str	w3, [x0]
    3430a640:	17ffff01 	b	3430a244 <post_train_setup+0xd4>
	...

000000003430a650 <wait_firmware_execution>:
    3430a650:	d2808082 	mov	x2, #0x404                 	// #1028
    3430a654:	d2808205 	mov	x5, #0x410                 	// #1040
    3430a658:	d2808184 	mov	x4, #0x40c                 	// #1036
    3430a65c:	52800003 	mov	w3, #0x0                   	// #0
    3430a660:	f2a80702 	movk	x2, #0x4038, lsl #16
    3430a664:	f2a80705 	movk	x5, #0x4038, lsl #16
    3430a668:	f2a80704 	movk	x4, #0x4038, lsl #16
    3430a66c:	52800026 	mov	w6, #0x1                   	// #1
    3430a670:	b9400040 	ldr	w0, [x2]
    3430a674:	36000200 	tbz	w0, #0, 3430a6b4 <wait_firmware_execution+0x64>
    3430a678:	b9400041 	ldr	w1, [x2]
    3430a67c:	528847c0 	mov	w0, #0x423e                	// #16958
    3430a680:	72a001e0 	movk	w0, #0xf, lsl #16
    3430a684:	d503201f 	nop
    3430a688:	36000161 	tbz	w1, #0, 3430a6b4 <wait_firmware_execution+0x64>
    3430a68c:	b9400041 	ldr	w1, [x2]
    3430a690:	71000400 	subs	w0, w0, #0x1
    3430a694:	54ffffa1 	b.ne	3430a688 <wait_firmware_execution+0x38>  // b.any
    3430a698:	52800040 	mov	w0, #0x2                   	// #2
    3430a69c:	7103fc7f 	cmp	w3, #0xff
    3430a6a0:	540002c0 	b.eq	3430a6f8 <wait_firmware_execution+0xa8>  // b.none
    3430a6a4:	7100001f 	cmp	w0, #0x0
    3430a6a8:	7a470864 	ccmp	w3, #0x7, #0x4, eq  // eq = none
    3430a6ac:	54fffe21 	b.ne	3430a670 <wait_firmware_execution+0x20>  // b.any
    3430a6b0:	d65f03c0 	ret
    3430a6b4:	b94000a3 	ldr	w3, [x5]
    3430a6b8:	b900009f 	str	wzr, [x4]
    3430a6bc:	b9400040 	ldr	w0, [x2]
    3430a6c0:	37000140 	tbnz	w0, #0, 3430a6e8 <wait_firmware_execution+0x98>
    3430a6c4:	b9400041 	ldr	w1, [x2]
    3430a6c8:	528847c0 	mov	w0, #0x423e                	// #16958
    3430a6cc:	72a001e0 	movk	w0, #0xf, lsl #16
    3430a6d0:	370000c1 	tbnz	w1, #0, 3430a6e8 <wait_firmware_execution+0x98>
    3430a6d4:	d503201f 	nop
    3430a6d8:	b9400041 	ldr	w1, [x2]
    3430a6dc:	71000400 	subs	w0, w0, #0x1
    3430a6e0:	54fffdc0 	b.eq	3430a698 <wait_firmware_execution+0x48>  // b.none
    3430a6e4:	3607ffa1 	tbz	w1, #0, 3430a6d8 <wait_firmware_execution+0x88>
    3430a6e8:	b9000086 	str	w6, [x4]
    3430a6ec:	52800000 	mov	w0, #0x0                   	// #0
    3430a6f0:	7103fc7f 	cmp	w3, #0xff
    3430a6f4:	54fffd81 	b.ne	3430a6a4 <wait_firmware_execution+0x54>  // b.any
    3430a6f8:	52800060 	mov	w0, #0x3                   	// #3
    3430a6fc:	d65f03c0 	ret

000000003430a700 <read_cdds>:
    3430a700:	b0000149 	adrp	x9, 34333000 <drivers+0x240>
    3430a704:	9108c128 	add	x8, x9, #0x230
    3430a708:	d2a80780 	mov	x0, #0x403c0000            	// #1077673984
    3430a70c:	3908c13f 	strb	wzr, [x9, #560]
    3430a710:	39000d1f 	strb	wzr, [x8, #3]
    3430a714:	b9400000 	ldr	w0, [x0]
    3430a718:	12001400 	and	w0, w0, #0x3f
    3430a71c:	7100801f 	cmp	w0, #0x20
    3430a720:	540012e0 	b.eq	3430a97c <read_cdds+0x27c>  // b.none
    3430a724:	d2801300 	mov	x0, #0x98                  	// #152
    3430a728:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430a72c:	39400005 	ldrb	w5, [x0]
    3430a730:	12001ca5 	and	w5, w5, #0xff
    3430a734:	d2a80780 	mov	x0, #0x403c0000            	// #1077673984
    3430a738:	39000505 	strb	w5, [x8, #1]
    3430a73c:	b9400000 	ldr	w0, [x0]
    3430a740:	12001400 	and	w0, w0, #0x3f
    3430a744:	7100801f 	cmp	w0, #0x20
    3430a748:	54000f20 	b.eq	3430a92c <read_cdds+0x22c>  // b.none
    3430a74c:	d2801700 	mov	x0, #0xb8                  	// #184
    3430a750:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430a754:	39400004 	ldrb	w4, [x0]
    3430a758:	12001c84 	and	w4, w4, #0xff
    3430a75c:	d2a80781 	mov	x1, #0x403c0000            	// #1077673984
    3430a760:	39000904 	strb	w4, [x8, #2]
    3430a764:	52a06002 	mov	w2, #0x3000000             	// #50331648
    3430a768:	b9400020 	ldr	w0, [x1]
    3430a76c:	0a020000 	and	w0, w0, w2
    3430a770:	6b02001f 	cmp	w0, w2
    3430a774:	54000040 	b.eq	3430a77c <read_cdds+0x7c>  // b.none
    3430a778:	d65f03c0 	ret
    3430a77c:	b9400020 	ldr	w0, [x1]
    3430a780:	12001400 	and	w0, w0, #0x3f
    3430a784:	7100801f 	cmp	w0, #0x20
    3430a788:	54001220 	b.eq	3430a9cc <read_cdds+0x2cc>  // b.none
    3430a78c:	d2800b20 	mov	x0, #0x59                  	// #89
    3430a790:	d2800c02 	mov	x2, #0x60                  	// #96
    3430a794:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430a798:	f2a80762 	movk	x2, #0x403b, lsl #16
    3430a79c:	d28011a1 	mov	x1, #0x8d                  	// #141
    3430a7a0:	d2801207 	mov	x7, #0x90                  	// #144
    3430a7a4:	39400000 	ldrb	w0, [x0]
    3430a7a8:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430a7ac:	39400043 	ldrb	w3, [x2]
    3430a7b0:	f2a80767 	movk	x7, #0x403b, lsl #16
    3430a7b4:	12001c02 	and	w2, w0, #0xff
    3430a7b8:	3940002a 	ldrb	w10, [x1]
    3430a7bc:	12001c66 	and	w6, w3, #0xff
    3430a7c0:	4b0203e1 	neg	w1, w2
    3430a7c4:	f279001f 	tst	x0, #0x80
    3430a7c8:	12001c21 	and	w1, w1, #0xff
    3430a7cc:	4b0603e0 	neg	w0, w6
    3430a7d0:	394000e7 	ldrb	w7, [x7]
    3430a7d4:	1a810042 	csel	w2, w2, w1, eq  // eq = none
    3430a7d8:	12001c00 	and	w0, w0, #0xff
    3430a7dc:	f279007f 	tst	x3, #0x80
    3430a7e0:	d28012ab 	mov	x11, #0x95                  	// #149
    3430a7e4:	1a8000c6 	csel	w6, w6, w0, eq  // eq = none
    3430a7e8:	f2a8076b 	movk	x11, #0x403b, lsl #16
    3430a7ec:	12001d40 	and	w0, w10, #0xff
    3430a7f0:	6b0200df 	cmp	w6, w2
    3430a7f4:	12001ce1 	and	w1, w7, #0xff
    3430a7f8:	4b0003e3 	neg	w3, w0
    3430a7fc:	3940016b 	ldrb	w11, [x11]
    3430a800:	1a8280c6 	csel	w6, w6, w2, hi  // hi = pmore
    3430a804:	12001c63 	and	w3, w3, #0xff
    3430a808:	f279015f 	tst	x10, #0x80
    3430a80c:	4b0103e2 	neg	w2, w1
    3430a810:	d28015ad 	mov	x13, #0xad                  	// #173
    3430a814:	1a830000 	csel	w0, w0, w3, eq  // eq = none
    3430a818:	12001c42 	and	w2, w2, #0xff
    3430a81c:	f27900ff 	tst	x7, #0x80
    3430a820:	f2a8076d 	movk	x13, #0x403b, lsl #16
    3430a824:	d280160c 	mov	x12, #0xb0                  	// #176
    3430a828:	1a820021 	csel	w1, w1, w2, eq  // eq = none
    3430a82c:	12001d63 	and	w3, w11, #0xff
    3430a830:	f2a8076c 	movk	x12, #0x403b, lsl #16
    3430a834:	394001aa 	ldrb	w10, [x13]
    3430a838:	6b01001f 	cmp	w0, w1
    3430a83c:	4b0303e7 	neg	w7, w3
    3430a840:	1a818002 	csel	w2, w0, w1, hi  // hi = pmore
    3430a844:	12001ce0 	and	w0, w7, #0xff
    3430a848:	f279017f 	tst	x11, #0x80
    3430a84c:	3940018b 	ldrb	w11, [x12]
    3430a850:	1a800063 	csel	w3, w3, w0, eq  // eq = none
    3430a854:	12001d41 	and	w1, w10, #0xff
    3430a858:	6b22007f 	cmp	w3, w2, uxtb
    3430a85c:	12001d60 	and	w0, w11, #0xff
    3430a860:	4b0103e7 	neg	w7, w1
    3430a864:	1a833042 	csel	w2, w2, w3, cc  // cc = lo, ul, last
    3430a868:	12001ce7 	and	w7, w7, #0xff
    3430a86c:	f279015f 	tst	x10, #0x80
    3430a870:	4b0003e3 	neg	w3, w0
    3430a874:	3940158a 	ldrb	w10, [x12, #5]
    3430a878:	d100fd8c 	sub	x12, x12, #0x3f
    3430a87c:	1a870021 	csel	w1, w1, w7, eq  // eq = none
    3430a880:	12001c63 	and	w3, w3, #0xff
    3430a884:	f279017f 	tst	x11, #0x80
    3430a888:	d2800f0b 	mov	x11, #0x78                  	// #120
    3430a88c:	1a830000 	csel	w0, w0, w3, eq  // eq = none
    3430a890:	12001d47 	and	w7, w10, #0xff
    3430a894:	f2a8076b 	movk	x11, #0x403b, lsl #16
    3430a898:	3940018c 	ldrb	w12, [x12]
    3430a89c:	6b01001f 	cmp	w0, w1
    3430a8a0:	4b0703e3 	neg	w3, w7
    3430a8a4:	1a818000 	csel	w0, w0, w1, hi  // hi = pmore
    3430a8a8:	3940016b 	ldrb	w11, [x11]
    3430a8ac:	12001c61 	and	w1, w3, #0xff
    3430a8b0:	f279015f 	tst	x10, #0x80
    3430a8b4:	1a8100e7 	csel	w7, w7, w1, eq  // eq = none
    3430a8b8:	12001d81 	and	w1, w12, #0xff
    3430a8bc:	6b2000ff 	cmp	w7, w0, uxtb
    3430a8c0:	4b0103ea 	neg	w10, w1
    3430a8c4:	12001d63 	and	w3, w11, #0xff
    3430a8c8:	1a873000 	csel	w0, w0, w7, cc  // cc = lo, ul, last
    3430a8cc:	12001d4a 	and	w10, w10, #0xff
    3430a8d0:	f279019f 	tst	x12, #0x80
    3430a8d4:	4b0303e7 	neg	w7, w3
    3430a8d8:	1a8a0021 	csel	w1, w1, w10, eq  // eq = none
    3430a8dc:	12001ce7 	and	w7, w7, #0xff
    3430a8e0:	f279017f 	tst	x11, #0x80
    3430a8e4:	1a870063 	csel	w3, w3, w7, eq  // eq = none
    3430a8e8:	12001cc6 	and	w6, w6, #0xff
    3430a8ec:	6b03003f 	cmp	w1, w3
    3430a8f0:	12001c42 	and	w2, w2, #0xff
    3430a8f4:	1a838021 	csel	w1, w1, w3, hi  // hi = pmore
    3430a8f8:	12001c00 	and	w0, w0, #0xff
    3430a8fc:	12001c21 	and	w1, w1, #0xff
    3430a900:	34000046 	cbz	w6, 3430a908 <read_cdds+0x208>
    3430a904:	3908c126 	strb	w6, [x9, #560]
    3430a908:	6b05005f 	cmp	w2, w5
    3430a90c:	54000049 	b.ls	3430a914 <read_cdds+0x214>  // b.plast
    3430a910:	39000502 	strb	w2, [x8, #1]
    3430a914:	6b04001f 	cmp	w0, w4
    3430a918:	54000049 	b.ls	3430a920 <read_cdds+0x220>  // b.plast
    3430a91c:	39000900 	strb	w0, [x8, #2]
    3430a920:	34fff2c1 	cbz	w1, 3430a778 <read_cdds+0x78>
    3430a924:	39000d01 	strb	w1, [x8, #3]
    3430a928:	d65f03c0 	ret
    3430a92c:	d2800ba1 	mov	x1, #0x5d                  	// #93
    3430a930:	d2801880 	mov	x0, #0xc4                  	// #196
    3430a934:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430a938:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430a93c:	39400021 	ldrb	w1, [x1]
    3430a940:	39400003 	ldrb	w3, [x0]
    3430a944:	12001c20 	and	w0, w1, #0xff
    3430a948:	4b0003e2 	neg	w2, w0
    3430a94c:	12001c64 	and	w4, w3, #0xff
    3430a950:	f279003f 	tst	x1, #0x80
    3430a954:	12001c42 	and	w2, w2, #0xff
    3430a958:	4b0403e1 	neg	w1, w4
    3430a95c:	1a820000 	csel	w0, w0, w2, eq  // eq = none
    3430a960:	12001c21 	and	w1, w1, #0xff
    3430a964:	f279007f 	tst	x3, #0x80
    3430a968:	1a810084 	csel	w4, w4, w1, eq  // eq = none
    3430a96c:	6b00009f 	cmp	w4, w0
    3430a970:	1a808084 	csel	w4, w4, w0, hi  // hi = pmore
    3430a974:	12001c84 	and	w4, w4, #0xff
    3430a978:	17ffff79 	b	3430a75c <read_cdds+0x5c>
    3430a97c:	d2800aa1 	mov	x1, #0x55                  	// #85
    3430a980:	d2801780 	mov	x0, #0xbc                  	// #188
    3430a984:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430a988:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430a98c:	39400021 	ldrb	w1, [x1]
    3430a990:	39400003 	ldrb	w3, [x0]
    3430a994:	12001c20 	and	w0, w1, #0xff
    3430a998:	4b0003e2 	neg	w2, w0
    3430a99c:	12001c65 	and	w5, w3, #0xff
    3430a9a0:	f279003f 	tst	x1, #0x80
    3430a9a4:	12001c42 	and	w2, w2, #0xff
    3430a9a8:	4b0503e1 	neg	w1, w5
    3430a9ac:	1a820000 	csel	w0, w0, w2, eq  // eq = none
    3430a9b0:	12001c21 	and	w1, w1, #0xff
    3430a9b4:	f279007f 	tst	x3, #0x80
    3430a9b8:	1a8100a5 	csel	w5, w5, w1, eq  // eq = none
    3430a9bc:	6b0000bf 	cmp	w5, w0
    3430a9c0:	1a8080a5 	csel	w5, w5, w0, hi  // hi = pmore
    3430a9c4:	12001ca5 	and	w5, w5, #0xff
    3430a9c8:	17ffff5b 	b	3430a734 <read_cdds+0x34>
    3430a9cc:	d10143ff 	sub	sp, sp, #0x50
    3430a9d0:	d2800991 	mov	x17, #0x4c                  	// #76
    3430a9d4:	d2801630 	mov	x16, #0xb1                  	// #177
    3430a9d8:	d2800c0f 	mov	x15, #0x60                  	// #96
    3430a9dc:	d28018ae 	mov	x14, #0xc5                  	// #197
    3430a9e0:	d2800a0d 	mov	x13, #0x50                  	// #80
    3430a9e4:	d2800a8c 	mov	x12, #0x54                  	// #84
    3430a9e8:	d280170b 	mov	x11, #0xb8                  	// #184
    3430a9ec:	d2800b0a 	mov	x10, #0x58                  	// #88
    3430a9f0:	d2800b83 	mov	x3, #0x5c                  	// #92
    3430a9f4:	d2801801 	mov	x1, #0xc0                  	// #192
    3430a9f8:	f2a80771 	movk	x17, #0x403b, lsl #16
    3430a9fc:	f2a80770 	movk	x16, #0x403b, lsl #16
    3430aa00:	f2a8076f 	movk	x15, #0x403b, lsl #16
    3430aa04:	f2a8076e 	movk	x14, #0x403b, lsl #16
    3430aa08:	f2a8076d 	movk	x13, #0x403b, lsl #16
    3430aa0c:	f2a8076c 	movk	x12, #0x403b, lsl #16
    3430aa10:	f2a8076b 	movk	x11, #0x403b, lsl #16
    3430aa14:	f2a8076a 	movk	x10, #0x403b, lsl #16
    3430aa18:	f2a80763 	movk	x3, #0x403b, lsl #16
    3430aa1c:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430aa20:	f2c009b1 	movk	x17, #0x4d, lsl #32
    3430aa24:	f2c01690 	movk	x16, #0xb4, lsl #32
    3430aa28:	f2c00c2f 	movk	x15, #0x61, lsl #32
    3430aa2c:	f2c0190e 	movk	x14, #0xc8, lsl #32
    3430aa30:	f2c00a2d 	movk	x13, #0x51, lsl #32
    3430aa34:	f2c016ac 	movk	x12, #0xb5, lsl #32
    3430aa38:	f2c0172b 	movk	x11, #0xb9, lsl #32
    3430aa3c:	f2c00b2a 	movk	x10, #0x59, lsl #32
    3430aa40:	f2c017a3 	movk	x3, #0xbd, lsl #32
    3430aa44:	f2c01821 	movk	x1, #0xc1, lsl #32
    3430aa48:	52800980 	mov	w0, #0x4c                  	// #76
    3430aa4c:	f2e80771 	movk	x17, #0x403b, lsl #48
    3430aa50:	f2e80770 	movk	x16, #0x403b, lsl #48
    3430aa54:	f2e8076f 	movk	x15, #0x403b, lsl #48
    3430aa58:	f2e8076e 	movk	x14, #0x403b, lsl #48
    3430aa5c:	f2e8076d 	movk	x13, #0x403b, lsl #48
    3430aa60:	f2e8076c 	movk	x12, #0x403b, lsl #48
    3430aa64:	f2e8076b 	movk	x11, #0x403b, lsl #48
    3430aa68:	f2e8076a 	movk	x10, #0x403b, lsl #48
    3430aa6c:	f2e80763 	movk	x3, #0x403b, lsl #48
    3430aa70:	f2e80761 	movk	x1, #0x403b, lsl #48
    3430aa74:	910003e2 	mov	x2, sp
    3430aa78:	910043e7 	add	x7, sp, #0x10
    3430aa7c:	72a80760 	movk	w0, #0x403b, lsl #16
    3430aa80:	52800006 	mov	w6, #0x0                   	// #0
    3430aa84:	a90043f1 	stp	x17, x16, [sp]
    3430aa88:	a9013bef 	stp	x15, x14, [sp, #16]
    3430aa8c:	a90233ed 	stp	x13, x12, [sp, #32]
    3430aa90:	a9032beb 	stp	x11, x10, [sp, #48]
    3430aa94:	a90407e3 	stp	x3, x1, [sp, #64]
    3430aa98:	14000002 	b	3430aaa0 <read_cdds+0x3a0>
    3430aa9c:	b9400040 	ldr	w0, [x2]
    3430aaa0:	2a0003e0 	mov	w0, w0
    3430aaa4:	91001042 	add	x2, x2, #0x4
    3430aaa8:	39400003 	ldrb	w3, [x0]
    3430aaac:	12001c60 	and	w0, w3, #0xff
    3430aab0:	4b0003e1 	neg	w1, w0
    3430aab4:	f279007f 	tst	x3, #0x80
    3430aab8:	12001c21 	and	w1, w1, #0xff
    3430aabc:	1a810000 	csel	w0, w0, w1, eq  // eq = none
    3430aac0:	6b06001f 	cmp	w0, w6
    3430aac4:	1a868000 	csel	w0, w0, w6, hi  // hi = pmore
    3430aac8:	12001c06 	and	w6, w0, #0xff
    3430aacc:	eb0200ff 	cmp	x7, x2
    3430aad0:	54fffe61 	b.ne	3430aa9c <read_cdds+0x39c>  // b.any
    3430aad4:	910083eb 	add	x11, sp, #0x20
    3430aad8:	52800a01 	mov	w1, #0x50                  	// #80
    3430aadc:	9100e3ec 	add	x12, sp, #0x38
    3430aae0:	aa0b03e0 	mov	x0, x11
    3430aae4:	72a80761 	movk	w1, #0x403b, lsl #16
    3430aae8:	52800002 	mov	w2, #0x0                   	// #0
    3430aaec:	14000002 	b	3430aaf4 <read_cdds+0x3f4>
    3430aaf0:	b9400001 	ldr	w1, [x0]
    3430aaf4:	2a0103e1 	mov	w1, w1
    3430aaf8:	91001000 	add	x0, x0, #0x4
    3430aafc:	3940002a 	ldrb	w10, [x1]
    3430ab00:	12001d41 	and	w1, w10, #0xff
    3430ab04:	4b0103e3 	neg	w3, w1
    3430ab08:	f279015f 	tst	x10, #0x80
    3430ab0c:	12001c63 	and	w3, w3, #0xff
    3430ab10:	1a830021 	csel	w1, w1, w3, eq  // eq = none
    3430ab14:	6b01005f 	cmp	w2, w1
    3430ab18:	1a818041 	csel	w1, w2, w1, hi  // hi = pmore
    3430ab1c:	12001c22 	and	w2, w1, #0xff
    3430ab20:	eb0c001f 	cmp	x0, x12
    3430ab24:	54fffe61 	b.ne	3430aaf0 <read_cdds+0x3f0>  // b.any
    3430ab28:	52800b03 	mov	w3, #0x58                  	// #88
    3430ab2c:	aa0003e1 	mov	x1, x0
    3430ab30:	910143ed 	add	x13, sp, #0x50
    3430ab34:	72a80763 	movk	w3, #0x403b, lsl #16
    3430ab38:	52800000 	mov	w0, #0x0                   	// #0
    3430ab3c:	14000002 	b	3430ab44 <read_cdds+0x444>
    3430ab40:	b9400023 	ldr	w3, [x1]
    3430ab44:	2a0303e3 	mov	w3, w3
    3430ab48:	91001021 	add	x1, x1, #0x4
    3430ab4c:	3940006c 	ldrb	w12, [x3]
    3430ab50:	12001d83 	and	w3, w12, #0xff
    3430ab54:	4b0303ea 	neg	w10, w3
    3430ab58:	f279019f 	tst	x12, #0x80
    3430ab5c:	12001d4a 	and	w10, w10, #0xff
    3430ab60:	1a8a0063 	csel	w3, w3, w10, eq  // eq = none
    3430ab64:	6b00007f 	cmp	w3, w0
    3430ab68:	1a808060 	csel	w0, w3, w0, hi  // hi = pmore
    3430ab6c:	12001c00 	and	w0, w0, #0xff
    3430ab70:	eb0d003f 	cmp	x1, x13
    3430ab74:	54fffe61 	b.ne	3430ab40 <read_cdds+0x440>  // b.any
    3430ab78:	52800c03 	mov	w3, #0x60                  	// #96
    3430ab7c:	52800001 	mov	w1, #0x0                   	// #0
    3430ab80:	72a80763 	movk	w3, #0x403b, lsl #16
    3430ab84:	14000002 	b	3430ab8c <read_cdds+0x48c>
    3430ab88:	b94000e3 	ldr	w3, [x7]
    3430ab8c:	2a0303e3 	mov	w3, w3
    3430ab90:	910010e7 	add	x7, x7, #0x4
    3430ab94:	3940006c 	ldrb	w12, [x3]
    3430ab98:	12001d83 	and	w3, w12, #0xff
    3430ab9c:	4b0303ea 	neg	w10, w3
    3430aba0:	f279019f 	tst	x12, #0x80
    3430aba4:	12001d4a 	and	w10, w10, #0xff
    3430aba8:	1a8a0063 	csel	w3, w3, w10, eq  // eq = none
    3430abac:	6b03003f 	cmp	w1, w3
    3430abb0:	1a838021 	csel	w1, w1, w3, hi  // hi = pmore
    3430abb4:	12001c21 	and	w1, w1, #0xff
    3430abb8:	eb0b00ff 	cmp	x7, x11
    3430abbc:	54fffe61 	b.ne	3430ab88 <read_cdds+0x488>  // b.any
    3430abc0:	34000046 	cbz	w6, 3430abc8 <read_cdds+0x4c8>
    3430abc4:	3908c126 	strb	w6, [x9, #560]
    3430abc8:	6b05005f 	cmp	w2, w5
    3430abcc:	54000049 	b.ls	3430abd4 <read_cdds+0x4d4>  // b.plast
    3430abd0:	39000502 	strb	w2, [x8, #1]
    3430abd4:	6b04001f 	cmp	w0, w4
    3430abd8:	54000049 	b.ls	3430abe0 <read_cdds+0x4e0>  // b.plast
    3430abdc:	39000900 	strb	w0, [x8, #2]
    3430abe0:	34000041 	cbz	w1, 3430abe8 <read_cdds+0x4e8>
    3430abe4:	39000d01 	strb	w1, [x8, #3]
    3430abe8:	910143ff 	add	sp, sp, #0x50
    3430abec:	d65f03c0 	ret

000000003430abf0 <read_vref_ca>:
    3430abf0:	d2a80780 	mov	x0, #0x403c0000            	// #1077673984
    3430abf4:	52a06001 	mov	w1, #0x3000000             	// #50331648
    3430abf8:	b9400000 	ldr	w0, [x0]
    3430abfc:	0a010000 	and	w0, w0, w1
    3430ac00:	6b01001f 	cmp	w0, w1
    3430ac04:	540001a0 	b.eq	3430ac38 <read_vref_ca+0x48>  // b.none
    3430ac08:	d28012a0 	mov	x0, #0x95                  	// #149
    3430ac0c:	d2801f81 	mov	x1, #0xfc                  	// #252
    3430ac10:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430ac14:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430ac18:	39400000 	ldrb	w0, [x0]
    3430ac1c:	39400021 	ldrb	w1, [x1]
    3430ac20:	92401c21 	and	x1, x1, #0xff
    3430ac24:	8b200020 	add	x0, x1, w0, uxtb
    3430ac28:	b0000141 	adrp	x1, 34333000 <drivers+0x240>
    3430ac2c:	d3418000 	ubfx	x0, x0, #1, #32
    3430ac30:	3908d020 	strb	w0, [x1, #564]
    3430ac34:	d65f03c0 	ret
    3430ac38:	d28012a1 	mov	x1, #0x95                  	// #149
    3430ac3c:	d2801302 	mov	x2, #0x98                  	// #152
    3430ac40:	d2801f83 	mov	x3, #0xfc                  	// #252
    3430ac44:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430ac48:	f2a80762 	movk	x2, #0x403b, lsl #16
    3430ac4c:	f2a80763 	movk	x3, #0x403b, lsl #16
    3430ac50:	d2801fa0 	mov	x0, #0xfd                  	// #253
    3430ac54:	39400021 	ldrb	w1, [x1]
    3430ac58:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430ac5c:	39400042 	ldrb	w2, [x2]
    3430ac60:	39400063 	ldrb	w3, [x3]
    3430ac64:	39400000 	ldrb	w0, [x0]
    3430ac68:	12001c63 	and	w3, w3, #0xff
    3430ac6c:	0b220062 	add	w2, w3, w2, uxtb
    3430ac70:	0b210041 	add	w1, w2, w1, uxtb
    3430ac74:	0b200020 	add	w0, w1, w0, uxtb
    3430ac78:	b0000141 	adrp	x1, 34333000 <drivers+0x240>
    3430ac7c:	d3422400 	ubfx	x0, x0, #2, #8
    3430ac80:	3908d020 	strb	w0, [x1, #564]
    3430ac84:	d65f03c0 	ret
	...

000000003430ac90 <read_vref_dq>:
    3430ac90:	d2a80780 	mov	x0, #0x403c0000            	// #1077673984
    3430ac94:	52a06001 	mov	w1, #0x3000000             	// #50331648
    3430ac98:	b9400000 	ldr	w0, [x0]
    3430ac9c:	0a010000 	and	w0, w0, w1
    3430aca0:	6b01001f 	cmp	w0, w1
    3430aca4:	540001a0 	b.eq	3430acd8 <read_vref_dq+0x48>  // b.none
    3430aca8:	d2801320 	mov	x0, #0x99                  	// #153
    3430acac:	d2802001 	mov	x1, #0x100                 	// #256
    3430acb0:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430acb4:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430acb8:	39400000 	ldrb	w0, [x0]
    3430acbc:	39400021 	ldrb	w1, [x1]
    3430acc0:	92401c21 	and	x1, x1, #0xff
    3430acc4:	8b200020 	add	x0, x1, w0, uxtb
    3430acc8:	b0000141 	adrp	x1, 34333000 <drivers+0x240>
    3430accc:	d3418000 	ubfx	x0, x0, #1, #32
    3430acd0:	3908d420 	strb	w0, [x1, #565]
    3430acd4:	d65f03c0 	ret
    3430acd8:	d2801321 	mov	x1, #0x99                  	// #153
    3430acdc:	d2801382 	mov	x2, #0x9c                  	// #156
    3430ace0:	d2802003 	mov	x3, #0x100                 	// #256
    3430ace4:	f2a80761 	movk	x1, #0x403b, lsl #16
    3430ace8:	f2a80762 	movk	x2, #0x403b, lsl #16
    3430acec:	f2a80763 	movk	x3, #0x403b, lsl #16
    3430acf0:	d2802020 	mov	x0, #0x101                 	// #257
    3430acf4:	39400021 	ldrb	w1, [x1]
    3430acf8:	f2a80760 	movk	x0, #0x403b, lsl #16
    3430acfc:	39400042 	ldrb	w2, [x2]
    3430ad00:	39400063 	ldrb	w3, [x3]
    3430ad04:	39400000 	ldrb	w0, [x0]
    3430ad08:	12001c63 	and	w3, w3, #0xff
    3430ad0c:	0b220062 	add	w2, w3, w2, uxtb
    3430ad10:	0b210041 	add	w1, w2, w1, uxtb
    3430ad14:	0b200020 	add	w0, w1, w0, uxtb
    3430ad18:	b0000141 	adrp	x1, 34333000 <drivers+0x240>
    3430ad1c:	d3422400 	ubfx	x0, x0, #2, #8
    3430ad20:	3908d420 	strb	w0, [x1, #565]
    3430ad24:	d65f03c0 	ret
	...

000000003430ad30 <compute_tphy_wrdata_delay>:
    3430ad30:	f0000041 	adrp	x1, 34315000 <s32g_cc_clocks+0xc0>
    3430ad34:	913d0020 	add	x0, x1, #0xf40
    3430ad38:	d10103ff 	sub	sp, sp, #0x40
    3430ad3c:	f947a025 	ldr	x5, [x1, #3904]
    3430ad40:	910003e2 	mov	x2, sp
    3430ad44:	f9400407 	ldr	x7, [x0, #8]
    3430ad48:	910083e3 	add	x3, sp, #0x20
    3430ad4c:	f9401406 	ldr	x6, [x0, #40]
    3430ad50:	a9001fe5 	stp	x5, x7, [sp]
    3430ad54:	52800001 	mov	w1, #0x0                   	// #0
    3430ad58:	f90017e6 	str	x6, [sp, #40]
    3430ad5c:	a9411807 	ldp	x7, x6, [x0, #16]
    3430ad60:	a9011be7 	stp	x7, x6, [sp, #16]
    3430ad64:	f9401805 	ldr	x5, [x0, #48]
    3430ad68:	f9001be5 	str	x5, [sp, #48]
    3430ad6c:	f9401c04 	ldr	x4, [x0, #56]
    3430ad70:	f9001fe4 	str	x4, [sp, #56]
    3430ad74:	f9401000 	ldr	x0, [x0, #32]
    3430ad78:	f90013e0 	str	x0, [sp, #32]
    3430ad7c:	d503201f 	nop
    3430ad80:	b8404440 	ldr	w0, [x2], #4
    3430ad84:	79400000 	ldrh	w0, [x0]
    3430ad88:	12003c00 	and	w0, w0, #0xffff
    3430ad8c:	6b00003f 	cmp	w1, w0
    3430ad90:	1a808020 	csel	w0, w1, w0, hi  // hi = pmore
    3430ad94:	12003c01 	and	w1, w0, #0xffff
    3430ad98:	eb03005f 	cmp	x2, x3
    3430ad9c:	54ffff21 	b.ne	3430ad80 <compute_tphy_wrdata_delay+0x50>  // b.any
    3430ada0:	d2a80783 	mov	x3, #0x403c0000            	// #1077673984
    3430ada4:	52a06000 	mov	w0, #0x3000000             	// #50331648
    3430ada8:	b9400064 	ldr	w4, [x3]
    3430adac:	0a000083 	and	w3, w4, w0
    3430adb0:	6b00007f 	cmp	w3, w0
    3430adb4:	540002a0 	b.eq	3430ae08 <compute_tphy_wrdata_delay+0xd8>  // b.none
    3430adb8:	d2829282 	mov	x2, #0x1494                	// #5268
    3430adbc:	d2803205 	mov	x5, #0x190                 	// #400
    3430adc0:	f2a80785 	movk	x5, #0x403c, lsl #16
    3430adc4:	f2a80702 	movk	x2, #0x4038, lsl #16
    3430adc8:	d3504c80 	ubfx	x0, x4, #16, #4
    3430adcc:	b0000143 	adrp	x3, 34333000 <drivers+0x240>
    3430add0:	79400042 	ldrh	w2, [x2]
    3430add4:	794000a4 	ldrh	w4, [x5]
    3430add8:	d3413c42 	ubfx	x2, x2, #1, #15
    3430addc:	d34f3c84 	ubfx	x4, x4, #15, #1
    3430ade0:	11003042 	add	w2, w2, #0xc
    3430ade4:	0b040000 	add	w0, w0, w4
    3430ade8:	0b020000 	add	w0, w0, w2
    3430adec:	0b411801 	add	w1, w0, w1, lsr #6
    3430adf0:	12000020 	and	w0, w1, #0x1
    3430adf4:	d3413c21 	ubfx	x1, x1, #1, #15
    3430adf8:	0b000021 	add	w1, w1, w0
    3430adfc:	79046c61 	strh	w1, [x3, #566]
    3430ae00:	910103ff 	add	sp, sp, #0x40
    3430ae04:	d65f03c0 	ret
    3430ae08:	910103e5 	add	x5, sp, #0x40
    3430ae0c:	52800000 	mov	w0, #0x0                   	// #0
    3430ae10:	b8404443 	ldr	w3, [x2], #4
    3430ae14:	79400063 	ldrh	w3, [x3]
    3430ae18:	12003c63 	and	w3, w3, #0xffff
    3430ae1c:	6b03001f 	cmp	w0, w3
    3430ae20:	1a838000 	csel	w0, w0, w3, hi  // hi = pmore
    3430ae24:	12003c00 	and	w0, w0, #0xffff
    3430ae28:	eb0200bf 	cmp	x5, x2
    3430ae2c:	54ffff21 	b.ne	3430ae10 <compute_tphy_wrdata_delay+0xe0>  // b.any
    3430ae30:	6b01001f 	cmp	w0, w1
    3430ae34:	1a818000 	csel	w0, w0, w1, hi  // hi = pmore
    3430ae38:	12003c01 	and	w1, w0, #0xffff
    3430ae3c:	17ffffdf 	b	3430adb8 <compute_tphy_wrdata_delay+0x88>

000000003430ae40 <init_image_sizes>:
    3430ae40:	b0000080 	adrp	x0, 3431b000 <clkout0_div+0x18>
    3430ae44:	f9471c00 	ldr	x0, [x0, #3640]
    3430ae48:	b4000360 	cbz	x0, 3430aeb4 <init_image_sizes+0x74>
    3430ae4c:	b0000080 	adrp	x0, 3431b000 <clkout0_div+0x18>
    3430ae50:	d0000108 	adrp	x8, 3432c000 <ddrc_cfg+0x1b0>
    3430ae54:	9136c000 	add	x0, x0, #0xdb0
    3430ae58:	d0000107 	adrp	x7, 3432c000 <ddrc_cfg+0x1b0>
    3430ae5c:	f0000106 	adrp	x6, 3432d000 <phy_cfg+0xc0>
    3430ae60:	b00000c5 	adrp	x5, 34323000 <imem_1d_cfg+0x71c0>
    3430ae64:	d0000104 	adrp	x4, 3432c000 <ddrc_cfg+0x1b0>
    3430ae68:	b0000103 	adrp	x3, 3432b000 <imem_2d_cfg+0x71b8>
    3430ae6c:	d0000102 	adrp	x2, 3432c000 <ddrc_cfg+0x1b0>
    3430ae70:	90000121 	adrp	x1, 3432e000 <pie_cfg+0xe08>
    3430ae74:	f9411108 	ldr	x8, [x8, #544]
    3430ae78:	f9000808 	str	x8, [x0, #16]
    3430ae7c:	f9479ce7 	ldr	x7, [x7, #3896]
    3430ae80:	f9001007 	str	x7, [x0, #32]
    3430ae84:	f940f8c6 	ldr	x6, [x6, #496]
    3430ae88:	f9001806 	str	x6, [x0, #48]
    3430ae8c:	f94720a5 	ldr	x5, [x5, #3648]
    3430ae90:	f9002005 	str	x5, [x0, #64]
    3430ae94:	f9445484 	ldr	x4, [x4, #2216]
    3430ae98:	f9002804 	str	x4, [x0, #80]
    3430ae9c:	f9472463 	ldr	x3, [x3, #3656]
    3430aea0:	f9003003 	str	x3, [x0, #96]
    3430aea4:	f9471842 	ldr	x2, [x2, #3632]
    3430aea8:	f9003802 	str	x2, [x0, #112]
    3430aeac:	f941b421 	ldr	x1, [x1, #872]
    3430aeb0:	f9004001 	str	x1, [x0, #128]
    3430aeb4:	d65f03c0 	ret
	...

000000003430aec0 <s32_i2c_stop.isra.0>:
    3430aec0:	b40003e0 	cbz	x0, 3430af3c <s32_i2c_stop.isra.0+0x7c>
    3430aec4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430aec8:	910003fd 	mov	x29, sp
    3430aecc:	a90153f3 	stp	x19, x20, [sp, #16]
    3430aed0:	aa0003f4 	mov	x20, x0
    3430aed4:	f9400000 	ldr	x0, [x0]
    3430aed8:	b40001c0 	cbz	x0, 3430af10 <s32_i2c_stop.isra.0+0x50>
    3430aedc:	39400801 	ldrb	w1, [x0, #2]
    3430aee0:	52801be2 	mov	w2, #0xdf                  	// #223
    3430aee4:	52807d13 	mov	w19, #0x3e8                 	// #1000
    3430aee8:	0a020021 	and	w1, w1, w2
    3430aeec:	39000801 	strb	w1, [x0, #2]
    3430aef0:	14000004 	b	3430af00 <s32_i2c_stop.isra.0+0x40>
    3430aef4:	97ffe143 	bl	34303400 <udelay>
    3430aef8:	71000673 	subs	w19, w19, #0x1
    3430aefc:	54000100 	b.eq	3430af1c <s32_i2c_stop.isra.0+0x5c>  // b.none
    3430af00:	f9400281 	ldr	x1, [x20]
    3430af04:	52800020 	mov	w0, #0x1                   	// #1
    3430af08:	39400c21 	ldrb	w1, [x1, #3]
    3430af0c:	372fff41 	tbnz	w1, #5, 3430aef4 <s32_i2c_stop.isra.0+0x34>
    3430af10:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430af14:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430af18:	d65f03c0 	ret
    3430af1c:	f9400280 	ldr	x0, [x20]
    3430af20:	12800fe1 	mov	w1, #0xffffff80            	// #-128
    3430af24:	39000801 	strb	w1, [x0, #2]
    3430af28:	f9400280 	ldr	x0, [x20]
    3430af2c:	39000c1f 	strb	wzr, [x0, #3]
    3430af30:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430af34:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430af38:	d65f03c0 	ret
    3430af3c:	d65f03c0 	ret

000000003430af40 <s32_i2c_write_byte>:
    3430af40:	b4000460 	cbz	x0, 3430afcc <s32_i2c_write_byte+0x8c>
    3430af44:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430af48:	910003fd 	mov	x29, sp
    3430af4c:	a90153f3 	stp	x19, x20, [sp, #16]
    3430af50:	aa0003f4 	mov	x20, x0
    3430af54:	f9400000 	ldr	x0, [x0]
    3430af58:	b4000360 	cbz	x0, 3430afc4 <s32_i2c_write_byte+0x84>
    3430af5c:	12001c21 	and	w1, w1, #0xff
    3430af60:	52807d13 	mov	w19, #0x3e8                 	// #1000
    3430af64:	39001001 	strb	w1, [x0, #4]
    3430af68:	14000004 	b	3430af78 <s32_i2c_write_byte+0x38>
    3430af6c:	97ffe125 	bl	34303400 <udelay>
    3430af70:	71000673 	subs	w19, w19, #0x1
    3430af74:	54000200 	b.eq	3430afb4 <s32_i2c_write_byte+0x74>  // b.none
    3430af78:	f9400281 	ldr	x1, [x20]
    3430af7c:	52800020 	mov	w0, #0x1                   	// #1
    3430af80:	91000c22 	add	x2, x1, #0x3
    3430af84:	39400c21 	ldrb	w1, [x1, #3]
    3430af88:	360fff21 	tbz	w1, #1, 3430af6c <s32_i2c_write_byte+0x2c>
    3430af8c:	52800040 	mov	w0, #0x2                   	// #2
    3430af90:	39000040 	strb	w0, [x2]
    3430af94:	12800080 	mov	w0, #0xfffffffb            	// #-5
    3430af98:	f9400281 	ldr	x1, [x20]
    3430af9c:	39400c21 	ldrb	w1, [x1, #3]
    3430afa0:	f240003f 	tst	x1, #0x1
    3430afa4:	1a9f1000 	csel	w0, w0, wzr, ne  // ne = any
    3430afa8:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430afac:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430afb0:	d65f03c0 	ret
    3430afb4:	12800760 	mov	w0, #0xffffffc4            	// #-60
    3430afb8:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430afbc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430afc0:	d65f03c0 	ret
    3430afc4:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430afc8:	17fffff8 	b	3430afa8 <s32_i2c_write_byte+0x68>
    3430afcc:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430afd0:	d65f03c0 	ret
	...

000000003430afe0 <s32_i2c_start.part.0>:
    3430afe0:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    3430afe4:	910003fd 	mov	x29, sp
    3430afe8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430afec:	aa0003f4 	mov	x20, x0
    3430aff0:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430aff4:	2a0203f5 	mov	w21, w2
    3430aff8:	52800036 	mov	w22, #0x1                   	// #1
    3430affc:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430b000:	2a0303fa 	mov	w26, w3
    3430b004:	531f1839 	ubfiz	w25, w1, #1, #7
    3430b008:	a90363f7 	stp	x23, x24, [sp, #48]
    3430b00c:	12800ff8 	mov	w24, #0xffffff80            	// #-128
    3430b010:	52800057 	mov	w23, #0x2                   	// #2
    3430b014:	f9002bfb 	str	x27, [sp, #80]
    3430b018:	b40008f4 	cbz	x20, 3430b134 <s32_i2c_start.part.0+0x154>
    3430b01c:	f9400280 	ldr	x0, [x20]
    3430b020:	b40008a0 	cbz	x0, 3430b134 <s32_i2c_start.part.0+0x154>
    3430b024:	39000818 	strb	w24, [x0, #2]
    3430b028:	52807d13 	mov	w19, #0x3e8                 	// #1000
    3430b02c:	f9400280 	ldr	x0, [x20]
    3430b030:	39000c1f 	strb	wzr, [x0, #3]
    3430b034:	f9400280 	ldr	x0, [x20]
    3430b038:	3900081f 	strb	wzr, [x0, #2]
    3430b03c:	f9400280 	ldr	x0, [x20]
    3430b040:	39000c17 	strb	w23, [x0, #3]
    3430b044:	14000004 	b	3430b054 <s32_i2c_start.part.0+0x74>
    3430b048:	97ffe0ee 	bl	34303400 <udelay>
    3430b04c:	71000673 	subs	w19, w19, #0x1
    3430b050:	540005c0 	b.eq	3430b108 <s32_i2c_start.part.0+0x128>  // b.none
    3430b054:	f9400284 	ldr	x4, [x20]
    3430b058:	52800020 	mov	w0, #0x1                   	// #1
    3430b05c:	39400c81 	ldrb	w1, [x4, #3]
    3430b060:	372fff41 	tbnz	w1, #5, 3430b048 <s32_i2c_start.part.0+0x68>
    3430b064:	39400882 	ldrb	w2, [x4, #2]
    3430b068:	2a1903e1 	mov	w1, w25
    3430b06c:	aa1403e0 	mov	x0, x20
    3430b070:	5100075b 	sub	w27, w26, #0x1
    3430b074:	12001c42 	and	w2, w2, #0xff
    3430b078:	321b0043 	orr	w3, w2, #0x20
    3430b07c:	39000883 	strb	w3, [x4, #2]
    3430b080:	321d0842 	orr	w2, w2, #0x38
    3430b084:	f9400283 	ldr	x3, [x20]
    3430b088:	39000862 	strb	w2, [x3, #2]
    3430b08c:	97ffffad 	bl	3430af40 <s32_i2c_write_byte>
    3430b090:	2a0003f3 	mov	w19, w0
    3430b094:	36f800e0 	tbz	w0, #31, 3430b0b0 <s32_i2c_start.part.0+0xd0>
    3430b098:	14000013 	b	3430b0e4 <s32_i2c_start.part.0+0x104>
    3430b09c:	1ac126a1 	lsr	w1, w21, w1
    3430b0a0:	5100077b 	sub	w27, w27, #0x1
    3430b0a4:	97ffffa7 	bl	3430af40 <s32_i2c_write_byte>
    3430b0a8:	2a0003f3 	mov	w19, w0
    3430b0ac:	37f801c0 	tbnz	w0, #31, 3430b0e4 <s32_i2c_start.part.0+0x104>
    3430b0b0:	531d7361 	lsl	w1, w27, #3
    3430b0b4:	aa1403e0 	mov	x0, x20
    3430b0b8:	3100077f 	cmn	w27, #0x1
    3430b0bc:	54ffff01 	b.ne	3430b09c <s32_i2c_start.part.0+0xbc>  // b.any
    3430b0c0:	52800013 	mov	w19, #0x0                   	// #0
    3430b0c4:	2a1303e0 	mov	w0, w19
    3430b0c8:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b0cc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b0d0:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430b0d4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430b0d8:	f9402bfb 	ldr	x27, [sp, #80]
    3430b0dc:	a8c67bfd 	ldp	x29, x30, [sp], #96
    3430b0e0:	d65f03c0 	ret
    3430b0e4:	aa1403e0 	mov	x0, x20
    3430b0e8:	97ffff76 	bl	3430aec0 <s32_i2c_stop.isra.0>
    3430b0ec:	31008e7f 	cmn	w19, #0x23
    3430b0f0:	7a490ac0 	ccmp	w22, #0x9, #0x0, eq  // eq = none
    3430b0f4:	54fffe8c 	b.gt	3430b0c4 <s32_i2c_start.part.0+0xe4>
    3430b0f8:	110006d6 	add	w22, w22, #0x1
    3430b0fc:	52800c80 	mov	w0, #0x64                  	// #100
    3430b100:	97ffe0c0 	bl	34303400 <udelay>
    3430b104:	17ffffc5 	b	3430b018 <s32_i2c_start.part.0+0x38>
    3430b108:	aa1403e0 	mov	x0, x20
    3430b10c:	12800773 	mov	w19, #0xffffffc4            	// #-60
    3430b110:	97ffff6c 	bl	3430aec0 <s32_i2c_stop.isra.0>
    3430b114:	2a1303e0 	mov	w0, w19
    3430b118:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b11c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b120:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430b124:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430b128:	f9402bfb 	ldr	x27, [sp, #80]
    3430b12c:	a8c67bfd 	ldp	x29, x30, [sp], #96
    3430b130:	d65f03c0 	ret
    3430b134:	aa1403e0 	mov	x0, x20
    3430b138:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430b13c:	97ffff61 	bl	3430aec0 <s32_i2c_stop.isra.0>
    3430b140:	2a1303e0 	mov	w0, w19
    3430b144:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b148:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b14c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430b150:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430b154:	f9402bfb 	ldr	x27, [sp, #80]
    3430b158:	a8c67bfd 	ldp	x29, x30, [sp], #96
    3430b15c:	d65f03c0 	ret

000000003430b160 <s32_i2c_read>:
    3430b160:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    3430b164:	910003fd 	mov	x29, sp
    3430b168:	a90153f3 	stp	x19, x20, [sp, #16]
    3430b16c:	b4000ee0 	cbz	x0, 3430b348 <s32_i2c_read+0x1e8>
    3430b170:	a90363f7 	stp	x23, x24, [sp, #48]
    3430b174:	aa0403f7 	mov	x23, x4
    3430b178:	aa0003f4 	mov	x20, x0
    3430b17c:	f9400004 	ldr	x4, [x0]
    3430b180:	f100009f 	cmp	x4, #0x0
    3430b184:	fa401ae4 	ccmp	x23, #0x0, #0x4, ne  // ne = any
    3430b188:	54000de0 	b.eq	3430b344 <s32_i2c_read+0x1e4>  // b.none
    3430b18c:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430b190:	12001c35 	and	w21, w1, #0xff
    3430b194:	51000461 	sub	w1, w3, #0x1
    3430b198:	7100083f 	cmp	w1, #0x2
    3430b19c:	54000e48 	b.hi	3430b364 <s32_i2c_read+0x204>  // b.pmore
    3430b1a0:	2a0503f6 	mov	w22, w5
    3430b1a4:	2a1503e1 	mov	w1, w21
    3430b1a8:	97ffff8e 	bl	3430afe0 <s32_i2c_start.part.0>
    3430b1ac:	2a0003f3 	mov	w19, w0
    3430b1b0:	37f80440 	tbnz	w0, #31, 3430b238 <s32_i2c_read+0xd8>
    3430b1b4:	f9400283 	ldr	x3, [x20]
    3430b1b8:	531f7aa1 	lsl	w1, w21, #1
    3430b1bc:	32000021 	orr	w1, w1, #0x1
    3430b1c0:	aa1403e0 	mov	x0, x20
    3430b1c4:	39400862 	ldrb	w2, [x3, #2]
    3430b1c8:	12001c42 	and	w2, w2, #0xff
    3430b1cc:	321e0042 	orr	w2, w2, #0x4
    3430b1d0:	39000862 	strb	w2, [x3, #2]
    3430b1d4:	97ffff5b 	bl	3430af40 <s32_i2c_write_byte>
    3430b1d8:	2a0003f3 	mov	w19, w0
    3430b1dc:	37f801e0 	tbnz	w0, #31, 3430b218 <s32_i2c_read+0xb8>
    3430b1e0:	f9400281 	ldr	x1, [x20]
    3430b1e4:	39400820 	ldrb	w0, [x1, #2]
    3430b1e8:	12001c00 	and	w0, w0, #0xff
    3430b1ec:	710006df 	cmp	w22, #0x1
    3430b1f0:	540009a0 	b.eq	3430b324 <s32_i2c_read+0x1c4>  // b.none
    3430b1f4:	121b7400 	and	w0, w0, #0xffffffe7
    3430b1f8:	12001c00 	and	w0, w0, #0xff
    3430b1fc:	39000820 	strb	w0, [x1, #2]
    3430b200:	f9400281 	ldr	x1, [x20]
    3430b204:	b4000c21 	cbz	x1, 3430b388 <s32_i2c_read+0x228>
    3430b208:	710002df 	cmp	w22, #0x0
    3430b20c:	35000236 	cbnz	w22, 3430b250 <s32_i2c_read+0xf0>
    3430b210:	52800013 	mov	w19, #0x0                   	// #0
    3430b214:	d503201f 	nop
    3430b218:	aa1403e0 	mov	x0, x20
    3430b21c:	97ffff29 	bl	3430aec0 <s32_i2c_stop.isra.0>
    3430b220:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b224:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430b228:	2a1303e0 	mov	w0, w19
    3430b22c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b230:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3430b234:	d65f03c0 	ret
    3430b238:	2a1303e0 	mov	w0, w19
    3430b23c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b240:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b244:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430b248:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3430b24c:	d65f03c0 	ret
    3430b250:	39401020 	ldrb	w0, [x1, #4]
    3430b254:	54fffded 	b.le	3430b210 <s32_i2c_read+0xb0>
    3430b258:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430b25c:	2a1603fa 	mov	w26, w22
    3430b260:	51000ad8 	sub	w24, w22, #0x2
    3430b264:	510006d6 	sub	w22, w22, #0x1
    3430b268:	d2800015 	mov	x21, #0x0                   	// #0
    3430b26c:	52800059 	mov	w25, #0x2                   	// #2
    3430b270:	52807d13 	mov	w19, #0x3e8                 	// #1000
    3430b274:	14000005 	b	3430b288 <s32_i2c_read+0x128>
    3430b278:	97ffe062 	bl	34303400 <udelay>
    3430b27c:	71000673 	subs	w19, w19, #0x1
    3430b280:	540004c0 	b.eq	3430b318 <s32_i2c_read+0x1b8>  // b.none
    3430b284:	f9400281 	ldr	x1, [x20]
    3430b288:	91000c21 	add	x1, x1, #0x3
    3430b28c:	39400022 	ldrb	w2, [x1]
    3430b290:	52800020 	mov	w0, #0x1                   	// #1
    3430b294:	360fff22 	tbz	w2, #1, 3430b278 <s32_i2c_read+0x118>
    3430b298:	39000039 	strb	w25, [x1]
    3430b29c:	6b15031f 	cmp	w24, w21
    3430b2a0:	54000200 	b.eq	3430b2e0 <s32_i2c_read+0x180>  // b.none
    3430b2a4:	6b1502df 	cmp	w22, w21
    3430b2a8:	540000c1 	b.ne	3430b2c0 <s32_i2c_read+0x160>  // b.any
    3430b2ac:	f9400281 	ldr	x1, [x20]
    3430b2b0:	52801be2 	mov	w2, #0xdf                  	// #223
    3430b2b4:	39400820 	ldrb	w0, [x1, #2]
    3430b2b8:	0a020000 	and	w0, w0, w2
    3430b2bc:	39000820 	strb	w0, [x1, #2]
    3430b2c0:	f9400280 	ldr	x0, [x20]
    3430b2c4:	39401000 	ldrb	w0, [x0, #4]
    3430b2c8:	38356ae0 	strb	w0, [x23, x21]
    3430b2cc:	910006b5 	add	x21, x21, #0x1
    3430b2d0:	eb15035f 	cmp	x26, x21
    3430b2d4:	540001c0 	b.eq	3430b30c <s32_i2c_read+0x1ac>  // b.none
    3430b2d8:	f9400281 	ldr	x1, [x20]
    3430b2dc:	17ffffe5 	b	3430b270 <s32_i2c_read+0x110>
    3430b2e0:	f9400281 	ldr	x1, [x20]
    3430b2e4:	39400820 	ldrb	w0, [x1, #2]
    3430b2e8:	12001c00 	and	w0, w0, #0xff
    3430b2ec:	321d0000 	orr	w0, w0, #0x8
    3430b2f0:	39000820 	strb	w0, [x1, #2]
    3430b2f4:	f9400280 	ldr	x0, [x20]
    3430b2f8:	39401000 	ldrb	w0, [x0, #4]
    3430b2fc:	38356ae0 	strb	w0, [x23, x21]
    3430b300:	910006b5 	add	x21, x21, #0x1
    3430b304:	eb15035f 	cmp	x26, x21
    3430b308:	54fffe81 	b.ne	3430b2d8 <s32_i2c_read+0x178>  // b.any
    3430b30c:	52800013 	mov	w19, #0x0                   	// #0
    3430b310:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430b314:	17ffffc1 	b	3430b218 <s32_i2c_read+0xb8>
    3430b318:	12800773 	mov	w19, #0xffffffc4            	// #-60
    3430b31c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430b320:	17ffffbe 	b	3430b218 <s32_i2c_read+0xb8>
    3430b324:	121b7800 	and	w0, w0, #0xffffffef
    3430b328:	321d0000 	orr	w0, w0, #0x8
    3430b32c:	39000820 	strb	w0, [x1, #2]
    3430b330:	f9400281 	ldr	x1, [x20]
    3430b334:	b40002a1 	cbz	x1, 3430b388 <s32_i2c_read+0x228>
    3430b338:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430b33c:	39401020 	ldrb	w0, [x1, #4]
    3430b340:	17ffffc7 	b	3430b25c <s32_i2c_read+0xfc>
    3430b344:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430b348:	f0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430b34c:	d0000040 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430b350:	91014021 	add	x1, x1, #0x50
    3430b354:	913e0000 	add	x0, x0, #0xf80
    3430b358:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430b35c:	97ffdf95 	bl	343031b0 <tf_log>
    3430b360:	17ffffb2 	b	3430b228 <s32_i2c_read+0xc8>
    3430b364:	f0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430b368:	d0000040 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430b36c:	91014021 	add	x1, x1, #0x50
    3430b370:	913e6000 	add	x0, x0, #0xf98
    3430b374:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430b378:	97ffdf8e 	bl	343031b0 <tf_log>
    3430b37c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b380:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430b384:	17ffffa9 	b	3430b228 <s32_i2c_read+0xc8>
    3430b388:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430b38c:	17ffffa3 	b	3430b218 <s32_i2c_read+0xb8>

000000003430b390 <s32_i2c_write>:
    3430b390:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430b394:	910003fd 	mov	x29, sp
    3430b398:	a90153f3 	stp	x19, x20, [sp, #16]
    3430b39c:	b4000520 	cbz	x0, 3430b440 <s32_i2c_write+0xb0>
    3430b3a0:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430b3a4:	2a0503f6 	mov	w22, w5
    3430b3a8:	aa0403f3 	mov	x19, x4
    3430b3ac:	f9400005 	ldr	x5, [x0]
    3430b3b0:	aa0003f5 	mov	x21, x0
    3430b3b4:	f10000bf 	cmp	x5, #0x0
    3430b3b8:	fa401884 	ccmp	x4, #0x0, #0x4, ne  // ne = any
    3430b3bc:	54000400 	b.eq	3430b43c <s32_i2c_write+0xac>  // b.none
    3430b3c0:	51000464 	sub	w4, w3, #0x1
    3430b3c4:	7100089f 	cmp	w4, #0x2
    3430b3c8:	540004a8 	b.hi	3430b45c <s32_i2c_write+0xcc>  // b.pmore
    3430b3cc:	12001c21 	and	w1, w1, #0xff
    3430b3d0:	97ffff04 	bl	3430afe0 <s32_i2c_start.part.0>
    3430b3d4:	2a0003f4 	mov	w20, w0
    3430b3d8:	37f80280 	tbnz	w0, #31, 3430b428 <s32_i2c_write+0x98>
    3430b3dc:	710002df 	cmp	w22, #0x0
    3430b3e0:	5400016d 	b.le	3430b40c <s32_i2c_write+0x7c>
    3430b3e4:	8b36c276 	add	x22, x19, w22, sxtw
    3430b3e8:	14000003 	b	3430b3f4 <s32_i2c_write+0x64>
    3430b3ec:	eb16027f 	cmp	x19, x22
    3430b3f0:	540000e0 	b.eq	3430b40c <s32_i2c_write+0x7c>  // b.none
    3430b3f4:	39400261 	ldrb	w1, [x19]
    3430b3f8:	aa1503e0 	mov	x0, x21
    3430b3fc:	91000673 	add	x19, x19, #0x1
    3430b400:	97fffed0 	bl	3430af40 <s32_i2c_write_byte>
    3430b404:	2a0003f4 	mov	w20, w0
    3430b408:	36ffff20 	tbz	w0, #31, 3430b3ec <s32_i2c_write+0x5c>
    3430b40c:	aa1503e0 	mov	x0, x21
    3430b410:	97fffeac 	bl	3430aec0 <s32_i2c_stop.isra.0>
    3430b414:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b418:	2a1403e0 	mov	w0, w20
    3430b41c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b420:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430b424:	d65f03c0 	ret
    3430b428:	2a1403e0 	mov	w0, w20
    3430b42c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b430:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b434:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430b438:	d65f03c0 	ret
    3430b43c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b440:	f0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430b444:	d0000040 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430b448:	91010021 	add	x1, x1, #0x40
    3430b44c:	913e0000 	add	x0, x0, #0xf80
    3430b450:	128002b4 	mov	w20, #0xffffffea            	// #-22
    3430b454:	97ffdf57 	bl	343031b0 <tf_log>
    3430b458:	17fffff0 	b	3430b418 <s32_i2c_write+0x88>
    3430b45c:	f0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430b460:	d0000040 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430b464:	91010021 	add	x1, x1, #0x40
    3430b468:	913e6000 	add	x0, x0, #0xf98
    3430b46c:	128002b4 	mov	w20, #0xffffffea            	// #-22
    3430b470:	97ffdf50 	bl	343031b0 <tf_log>
    3430b474:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430b478:	17ffffe8 	b	3430b418 <s32_i2c_write+0x88>
    3430b47c:	00000000 	udf	#0

000000003430b480 <s32_i2c_init>:
    3430b480:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430b484:	910003fd 	mov	x29, sp
    3430b488:	a90153f3 	stp	x19, x20, [sp, #16]
    3430b48c:	b40007a0 	cbz	x0, 3430b580 <s32_i2c_init+0x100>
    3430b490:	aa0003f3 	mov	x19, x0
    3430b494:	39405000 	ldrb	w0, [x0, #20]
    3430b498:	f9400261 	ldr	x1, [x19]
    3430b49c:	34000400 	cbz	w0, 3430b51c <s32_i2c_init+0x9c>
    3430b4a0:	b9401260 	ldr	w0, [x19, #16]
    3430b4a4:	b40006a1 	cbz	x1, 3430b578 <s32_i2c_init+0xf8>
    3430b4a8:	528f11e2 	mov	w2, #0x788f                	// #30863
    3430b4ac:	72a00ca2 	movk	w2, #0x65, lsl #16
    3430b4b0:	6b02001f 	cmp	w0, w2
    3430b4b4:	540005ec 	b.gt	3430b570 <s32_i2c_init+0xf0>
    3430b4b8:	528d6806 	mov	w6, #0x6b40                	// #27456
    3430b4bc:	f0000045 	adrp	x5, 34316000 <ddrc_to_store+0xd8>
    3430b4c0:	d2800024 	mov	x4, #0x1                   	// #1
    3430b4c4:	910180a5 	add	x5, x5, #0x60
    3430b4c8:	528002c2 	mov	w2, #0x16                  	// #22
    3430b4cc:	72a0fda6 	movk	w6, #0x7ed, lsl #16
    3430b4d0:	14000003 	b	3430b4dc <s32_i2c_init+0x5c>
    3430b4d4:	786378a2 	ldrh	w2, [x5, x3, lsl #1]
    3430b4d8:	aa0303e4 	mov	x4, x3
    3430b4dc:	1ac208c2 	udiv	w2, w6, w2
    3430b4e0:	91000483 	add	x3, x4, #0x1
    3430b4e4:	6b02001f 	cmp	w0, w2
    3430b4e8:	54ffff6b 	b.lt	3430b4d4 <s32_i2c_init+0x54>  // b.tstop
    3430b4ec:	12001c84 	and	w4, w4, #0xff
    3430b4f0:	39000424 	strb	w4, [x1, #1]
    3430b4f4:	12800fe1 	mov	w1, #0xffffff80            	// #-128
    3430b4f8:	52800014 	mov	w20, #0x0                   	// #0
    3430b4fc:	f9400260 	ldr	x0, [x19]
    3430b500:	39000801 	strb	w1, [x0, #2]
    3430b504:	f9400260 	ldr	x0, [x19]
    3430b508:	39000c1f 	strb	wzr, [x0, #3]
    3430b50c:	2a1403e0 	mov	w0, w20
    3430b510:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b514:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430b518:	d65f03c0 	ret
    3430b51c:	f9400662 	ldr	x2, [x19, #8]
    3430b520:	aa0103e0 	mov	x0, x1
    3430b524:	52800103 	mov	w3, #0x8                   	// #8
    3430b528:	d1000442 	sub	x2, x2, #0x1
    3430b52c:	b2402c42 	orr	x2, x2, #0xfff
    3430b530:	91000442 	add	x2, x2, #0x1
    3430b534:	9400068f 	bl	3430cf70 <mmap_add_dynamic_region>
    3430b538:	2a0003f4 	mov	w20, w0
    3430b53c:	f9400261 	ldr	x1, [x19]
    3430b540:	35000080 	cbnz	w0, 3430b550 <s32_i2c_init+0xd0>
    3430b544:	52800020 	mov	w0, #0x1                   	// #1
    3430b548:	39005260 	strb	w0, [x19, #20]
    3430b54c:	17ffffd5 	b	3430b4a0 <s32_i2c_init+0x20>
    3430b550:	2a1403e2 	mov	w2, w20
    3430b554:	d0000040 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430b558:	913f0000 	add	x0, x0, #0xfc0
    3430b55c:	97ffdf15 	bl	343031b0 <tf_log>
    3430b560:	2a1403e0 	mov	w0, w20
    3430b564:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b568:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430b56c:	d65f03c0 	ret
    3430b570:	52800004 	mov	w4, #0x0                   	// #0
    3430b574:	17ffffdf 	b	3430b4f0 <s32_i2c_init+0x70>
    3430b578:	128002b4 	mov	w20, #0xffffffea            	// #-22
    3430b57c:	17ffffe4 	b	3430b50c <s32_i2c_init+0x8c>
    3430b580:	f0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430b584:	d0000040 	adrp	x0, 34315000 <s32g_cc_clocks+0xc0>
    3430b588:	9100c021 	add	x1, x1, #0x30
    3430b58c:	913e0000 	add	x0, x0, #0xf80
    3430b590:	128002b4 	mov	w20, #0xffffffea            	// #-22
    3430b594:	97ffdf07 	bl	343031b0 <tf_log>
    3430b598:	17ffffdd 	b	3430b50c <s32_i2c_init+0x8c>
    3430b59c:	00000000 	udf	#0

000000003430b5a0 <s32_i2c_get_setup_from_fdt>:
    3430b5a0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430b5a4:	91002044 	add	x4, x2, #0x8
    3430b5a8:	aa0203e3 	mov	x3, x2
    3430b5ac:	910003fd 	mov	x29, sp
    3430b5b0:	a90153f3 	stp	x19, x20, [sp, #16]
    3430b5b4:	aa0203f3 	mov	x19, x2
    3430b5b8:	aa0003f4 	mov	x20, x0
    3430b5bc:	52800002 	mov	w2, #0x0                   	// #0
    3430b5c0:	f90013f5 	str	x21, [sp, #32]
    3430b5c4:	2a0103f5 	mov	w21, w1
    3430b5c8:	97ffdea6 	bl	34303060 <fdt_get_reg_props_by_index>
    3430b5cc:	35000200 	cbnz	w0, 3430b60c <s32_i2c_get_setup_from_fdt+0x6c>
    3430b5d0:	f0000042 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430b5d4:	2a1503e1 	mov	w1, w21
    3430b5d8:	aa1403e0 	mov	x0, x20
    3430b5dc:	91008042 	add	x2, x2, #0x20
    3430b5e0:	d2800003 	mov	x3, #0x0                   	// #0
    3430b5e4:	940018db 	bl	34311950 <fdt_getprop>
    3430b5e8:	b40001e0 	cbz	x0, 3430b624 <s32_i2c_get_setup_from_fdt+0x84>
    3430b5ec:	b9400000 	ldr	w0, [x0]
    3430b5f0:	3900527f 	strb	wzr, [x19, #20]
    3430b5f4:	5ac00800 	rev	w0, w0
    3430b5f8:	f94013f5 	ldr	x21, [sp, #32]
    3430b5fc:	b9001260 	str	w0, [x19, #16]
    3430b600:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b604:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430b608:	d65f03c0 	ret
    3430b60c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b610:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430b614:	f94013f5 	ldr	x21, [sp, #32]
    3430b618:	91000000 	add	x0, x0, #0x0
    3430b61c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430b620:	17ffdee4 	b	343031b0 <tf_log>
    3430b624:	5290d400 	mov	w0, #0x86a0                	// #34464
    3430b628:	3900527f 	strb	wzr, [x19, #20]
    3430b62c:	72a00020 	movk	w0, #0x1, lsl #16
    3430b630:	f94013f5 	ldr	x21, [sp, #32]
    3430b634:	b9001260 	str	w0, [x19, #16]
    3430b638:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430b63c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430b640:	d65f03c0 	ret
	...

000000003430b650 <alloc_mem_pool_elem>:
    3430b650:	b4000160 	cbz	x0, 3430b67c <alloc_mem_pool_elem+0x2c>
    3430b654:	f9400402 	ldr	x2, [x0, #8]
    3430b658:	f9400c01 	ldr	x1, [x0, #24]
    3430b65c:	eb02003f 	cmp	x1, x2
    3430b660:	540000e2 	b.cs	3430b67c <alloc_mem_pool_elem+0x2c>  // b.hs, b.nlast
    3430b664:	f9400002 	ldr	x2, [x0]
    3430b668:	91000424 	add	x4, x1, #0x1
    3430b66c:	f9400803 	ldr	x3, [x0, #16]
    3430b670:	f9000c04 	str	x4, [x0, #24]
    3430b674:	9b030820 	madd	x0, x1, x3, x2
    3430b678:	d65f03c0 	ret
    3430b67c:	d2800000 	mov	x0, #0x0                   	// #0
    3430b680:	d65f03c0 	ret
	...

000000003430b690 <s32_mmc_send_cmd>:
    3430b690:	d2800181 	mov	x1, #0xc                   	// #12
    3430b694:	b9400003 	ldr	w3, [x0]
    3430b698:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b69c:	b9400021 	ldr	w1, [x1]
    3430b6a0:	d3587421 	ubfx	x1, x1, #24, #6
    3430b6a4:	7100dc3f 	cmp	w1, #0x37
    3430b6a8:	54001220 	b.eq	3430b8ec <s32_mmc_send_cmd+0x25c>  // b.none
    3430b6ac:	90000144 	adrp	x4, 34333000 <drivers+0x240>
    3430b6b0:	d2800021 	mov	x1, #0x1                   	// #1
    3430b6b4:	f0000102 	adrp	x2, 3432e000 <pie_cfg+0xe08>
    3430b6b8:	910dc042 	add	x2, x2, #0x370
    3430b6bc:	f9411c84 	ldr	x4, [x4, #568]
    3430b6c0:	9ac32021 	lsl	x1, x1, x3
    3430b6c4:	eb02009f 	cmp	x4, x2
    3430b6c8:	54001240 	b.eq	3430b910 <s32_mmc_send_cmd+0x280>  // b.none
    3430b6cc:	d2800802 	mov	x2, #0x40                  	// #64
    3430b6d0:	f2a060c2 	movk	x2, #0x306, lsl #16
    3430b6d4:	ea02003f 	tst	x1, x2
    3430b6d8:	1a9f07e5 	cset	w5, ne  // ne = any
    3430b6dc:	d2800601 	mov	x1, #0x30                  	// #48
    3430b6e0:	52800063 	mov	w3, #0x3                   	// #3
    3430b6e4:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b6e8:	d2800482 	mov	x2, #0x24                  	// #36
    3430b6ec:	72a20fe3 	movk	w3, #0x107f, lsl #16
    3430b6f0:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430b6f4:	b9000023 	str	w3, [x1]
    3430b6f8:	b9400041 	ldr	w1, [x2]
    3430b6fc:	f240083f 	tst	x1, #0x7
    3430b700:	54ffffc1 	b.ne	3430b6f8 <s32_mmc_send_cmd+0x68>  // b.any
    3430b704:	d2800901 	mov	x1, #0x48                  	// #72
    3430b708:	b9400002 	ldr	w2, [x0]
    3430b70c:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b710:	b9400804 	ldr	w4, [x0, #8]
    3430b714:	12800666 	mov	w6, #0xffffffcc            	// #-52
    3430b718:	b9400021 	ldr	w1, [x1]
    3430b71c:	53081443 	ubfiz	w3, w2, #24, #6
    3430b720:	0a060021 	and	w1, w1, w6
    3430b724:	7100349f 	cmp	w4, #0xd
    3430b728:	54000ee0 	b.eq	3430b904 <s32_mmc_send_cmd+0x274>  // b.none
    3430b72c:	54000628 	b.hi	3430b7f0 <s32_mmc_send_cmd+0x160>  // b.pmore
    3430b730:	7100049f 	cmp	w4, #0x1
    3430b734:	54000e40 	b.eq	3430b8fc <s32_mmc_send_cmd+0x26c>  // b.none
    3430b738:	71001c9f 	cmp	w4, #0x7
    3430b73c:	54000061 	b.ne	3430b748 <s32_mmc_send_cmd+0xb8>  // b.any
    3430b740:	52a00124 	mov	w4, #0x90000               	// #589824
    3430b744:	2a040063 	orr	w3, w3, w4
    3430b748:	34000065 	cbz	w5, 3430b754 <s32_mmc_send_cmd+0xc4>
    3430b74c:	320b0063 	orr	w3, w3, #0x200000
    3430b750:	32000021 	orr	w1, w1, #0x1
    3430b754:	51006046 	sub	w6, w2, #0x18
    3430b758:	321c0024 	orr	w4, w1, #0x10
    3430b75c:	710004df 	cmp	w6, #0x1
    3430b760:	1a818081 	csel	w1, w4, w1, hi  // hi = pmore
    3430b764:	7100485f 	cmp	w2, #0x12
    3430b768:	7a591844 	ccmp	w2, #0x19, #0x4, ne  // ne = any
    3430b76c:	321f0024 	orr	w4, w1, #0x2
    3430b770:	1a810081 	csel	w1, w4, w1, eq  // eq = none
    3430b774:	7100dc5f 	cmp	w2, #0x37
    3430b778:	540000a0 	b.eq	3430b78c <s32_mmc_send_cmd+0xfc>  // b.none
    3430b77c:	90000142 	adrp	x2, 34333000 <drivers+0x240>
    3430b780:	9108e042 	add	x2, x2, #0x238
    3430b784:	b9400844 	ldr	w4, [x2, #8]
    3430b788:	350003e4 	cbnz	w4, 3430b804 <s32_mmc_send_cmd+0x174>
    3430b78c:	d2800902 	mov	x2, #0x48                  	// #72
    3430b790:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430b794:	b9000041 	str	w1, [x2]
    3430b798:	d2800104 	mov	x4, #0x8                   	// #8
    3430b79c:	d2800181 	mov	x1, #0xc                   	// #12
    3430b7a0:	f2a805e4 	movk	x4, #0x402f, lsl #16
    3430b7a4:	b9400406 	ldr	w6, [x0, #4]
    3430b7a8:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b7ac:	d2800602 	mov	x2, #0x30                  	// #48
    3430b7b0:	b9000086 	str	w6, [x4]
    3430b7b4:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430b7b8:	b9000023 	str	w3, [x1]
    3430b7bc:	14000002 	b	3430b7c4 <s32_mmc_send_cmd+0x134>
    3430b7c0:	37000421 	tbnz	w1, #0, 3430b844 <s32_mmc_send_cmd+0x1b4>
    3430b7c4:	b9400041 	ldr	w1, [x2]
    3430b7c8:	72100c3f 	tst	w1, #0xf0000
    3430b7cc:	54ffffa0 	b.eq	3430b7c0 <s32_mmc_send_cmd+0x130>  // b.none
    3430b7d0:	d2800581 	mov	x1, #0x2c                  	// #44
    3430b7d4:	52a04000 	mov	w0, #0x2000000             	// #33554432
    3430b7d8:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b7dc:	b9000020 	str	w0, [x1]
    3430b7e0:	b9400020 	ldr	w0, [x1]
    3430b7e4:	37cfffe0 	tbnz	w0, #25, 3430b7e0 <s32_mmc_send_cmd+0x150>
    3430b7e8:	12800080 	mov	w0, #0xfffffffb            	// #-5
    3430b7ec:	d65f03c0 	ret
    3430b7f0:	7100749f 	cmp	w4, #0x1d
    3430b7f4:	52a00364 	mov	w4, #0x1b0000              	// #1769472
    3430b7f8:	2a040064 	orr	w4, w3, w4
    3430b7fc:	1a830083 	csel	w3, w4, w3, eq  // eq = none
    3430b800:	17ffffd2 	b	3430b748 <s32_mmc_send_cmd+0xb8>
    3430b804:	b9400c47 	ldr	w7, [x2, #12]
    3430b808:	d280090a 	mov	x10, #0x48                  	// #72
    3430b80c:	f2a805ea 	movk	x10, #0x402f, lsl #16
    3430b810:	52800446 	mov	w6, #0x22                  	// #34
    3430b814:	d2a805e9 	mov	x9, #0x402f0000            	// #1076822016
    3430b818:	2a060026 	orr	w6, w1, w6
    3430b81c:	53107ceb 	lsr	w11, w7, #16
    3430b820:	d2800088 	mov	x8, #0x4                   	// #4
    3430b824:	7100057f 	cmp	w11, #0x1
    3430b828:	b900085f 	str	wzr, [x2, #8]
    3430b82c:	1a8180c1 	csel	w1, w6, w1, hi  // hi = pmore
    3430b830:	f2a805e8 	movk	x8, #0x402f, lsl #16
    3430b834:	b9000141 	str	w1, [x10]
    3430b838:	b9000124 	str	w4, [x9]
    3430b83c:	b9000107 	str	w7, [x8]
    3430b840:	17ffffd6 	b	3430b798 <s32_mmc_send_cmd+0x108>
    3430b844:	b9400801 	ldr	w1, [x0, #8]
    3430b848:	360804a1 	tbz	w1, #1, 3430b8dc <s32_mmc_send_cmd+0x24c>
    3430b84c:	d2800202 	mov	x2, #0x10                  	// #16
    3430b850:	d2800281 	mov	x1, #0x14                  	// #20
    3430b854:	d2800304 	mov	x4, #0x18                  	// #24
    3430b858:	d2800383 	mov	x3, #0x1c                  	// #28
    3430b85c:	f2a805e4 	movk	x4, #0x402f, lsl #16
    3430b860:	f2a805e3 	movk	x3, #0x402f, lsl #16
    3430b864:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430b868:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b86c:	b9400042 	ldr	w2, [x2]
    3430b870:	b9400021 	ldr	w1, [x1]
    3430b874:	b9400086 	ldr	w6, [x4]
    3430b878:	b9400064 	ldr	w4, [x3]
    3430b87c:	53185c43 	lsl	w3, w2, #8
    3430b880:	13826022 	extr	w2, w1, w2, #24
    3430b884:	138160c1 	extr	w1, w6, w1, #24
    3430b888:	29020402 	stp	w2, w1, [x0, #16]
    3430b88c:	13866084 	extr	w4, w4, w6, #24
    3430b890:	b9001804 	str	w4, [x0, #24]
    3430b894:	b9000c03 	str	w3, [x0, #12]
    3430b898:	52800000 	mov	w0, #0x0                   	// #0
    3430b89c:	34fffa85 	cbz	w5, 3430b7ec <s32_mmc_send_cmd+0x15c>
    3430b8a0:	d2800602 	mov	x2, #0x30                  	// #48
    3430b8a4:	52a20e01 	mov	w1, #0x10700000            	// #275775488
    3430b8a8:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430b8ac:	14000002 	b	3430b8b4 <s32_mmc_send_cmd+0x224>
    3430b8b0:	370803a0 	tbnz	w0, #1, 3430b924 <s32_mmc_send_cmd+0x294>
    3430b8b4:	b9400040 	ldr	w0, [x2]
    3430b8b8:	6a01001f 	tst	w0, w1
    3430b8bc:	54ffffa0 	b.eq	3430b8b0 <s32_mmc_send_cmd+0x220>  // b.none
    3430b8c0:	d2800581 	mov	x1, #0x2c                  	// #44
    3430b8c4:	52a08000 	mov	w0, #0x4000000             	// #67108864
    3430b8c8:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b8cc:	b9000020 	str	w0, [x1]
    3430b8d0:	b9400020 	ldr	w0, [x1]
    3430b8d4:	37d7ffe0 	tbnz	w0, #26, 3430b8d0 <s32_mmc_send_cmd+0x240>
    3430b8d8:	17ffffbe 	b	3430b7d0 <s32_mmc_send_cmd+0x140>
    3430b8dc:	d2800201 	mov	x1, #0x10                  	// #16
    3430b8e0:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430b8e4:	b9400023 	ldr	w3, [x1]
    3430b8e8:	17ffffeb 	b	3430b894 <s32_mmc_send_cmd+0x204>
    3430b8ec:	12001c63 	and	w3, w3, #0xff
    3430b8f0:	7100cc7f 	cmp	w3, #0x33
    3430b8f4:	1a9f17e5 	cset	w5, eq  // eq = none
    3430b8f8:	17ffff79 	b	3430b6dc <s32_mmc_send_cmd+0x4c>
    3430b8fc:	320f0063 	orr	w3, w3, #0x20000
    3430b900:	17ffff92 	b	3430b748 <s32_mmc_send_cmd+0xb8>
    3430b904:	52a00344 	mov	w4, #0x1a0000              	// #1703936
    3430b908:	2a040063 	orr	w3, w3, w4
    3430b90c:	17ffff8f 	b	3430b748 <s32_mmc_send_cmd+0xb8>
    3430b910:	d2802002 	mov	x2, #0x100                 	// #256
    3430b914:	f2a060c2 	movk	x2, #0x306, lsl #16
    3430b918:	ea02003f 	tst	x1, x2
    3430b91c:	1a9f07e5 	cset	w5, ne  // ne = any
    3430b920:	17ffff6f 	b	3430b6dc <s32_mmc_send_cmd+0x4c>
    3430b924:	52800000 	mov	w0, #0x0                   	// #0
    3430b928:	d65f03c0 	ret
    3430b92c:	00000000 	udf	#0

000000003430b930 <s32_mmc_write>:
    3430b930:	52800000 	mov	w0, #0x0                   	// #0
    3430b934:	d65f03c0 	ret
	...

000000003430b940 <s32_mmc_read>:
    3430b940:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430b944:	aa0103e0 	mov	x0, x1
    3430b948:	aa0203e1 	mov	x1, x2
    3430b94c:	910003fd 	mov	x29, sp
    3430b950:	97ffda9b 	bl	343023bc <inv_dcache_range>
    3430b954:	52800000 	mov	w0, #0x0                   	// #0
    3430b958:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430b95c:	d65f03c0 	ret

000000003430b960 <s32_mmc_prepare>:
    3430b960:	d2804004 	mov	x4, #0x200                 	// #512
    3430b964:	eb04005f 	cmp	x2, x4
    3430b968:	9a849044 	csel	x4, x2, x4, ls  // ls = plast
    3430b96c:	aa0103e0 	mov	x0, x1
    3430b970:	aa0203e1 	mov	x1, x2
    3430b974:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430b978:	90000143 	adrp	x3, 34333000 <drivers+0x240>
    3430b97c:	9ac40842 	udiv	x2, x2, x4
    3430b980:	9108e063 	add	x3, x3, #0x238
    3430b984:	910003fd 	mov	x29, sp
    3430b988:	2a024082 	orr	w2, w4, w2, lsl #16
    3430b98c:	29010860 	stp	w0, w2, [x3, #8]
    3430b990:	97ffda6f 	bl	3430234c <flush_dcache_range>
    3430b994:	52800000 	mov	w0, #0x0                   	// #0
    3430b998:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430b99c:	d65f03c0 	ret

000000003430b9a0 <s32_mmc_set_clk>:
    3430b9a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430b9a4:	910003fd 	mov	x29, sp
    3430b9a8:	f9000bf3 	str	x19, [sp, #16]
    3430b9ac:	aa0003f3 	mov	x19, x0
    3430b9b0:	94000bec 	bl	3430e960 <get_sdhc_clk_freq>
    3430b9b4:	eb40127f 	cmp	x19, x0, lsr #4
    3430b9b8:	54000622 	b.cs	3430ba7c <s32_mmc_set_clk+0xdc>  // b.hs, b.nlast
    3430b9bc:	52800021 	mov	w1, #0x1                   	// #1
    3430b9c0:	52801fe3 	mov	w3, #0xff                  	// #255
    3430b9c4:	d503201f 	nop
    3430b9c8:	531f7821 	lsl	w1, w1, #1
    3430b9cc:	531c6c22 	lsl	w2, w1, #4
    3430b9d0:	93407c42 	sxtw	x2, w2
    3430b9d4:	9ac20802 	udiv	x2, x0, x2
    3430b9d8:	eb13005f 	cmp	x2, x19
    3430b9dc:	7a438020 	ccmp	w1, w3, #0x0, hi  // hi = pmore
    3430b9e0:	54ffff4d 	b.le	3430b9c8 <s32_mmc_set_clk+0x28>
    3430b9e4:	93407c22 	sxtw	x2, w1
    3430b9e8:	53196026 	lsl	w6, w1, #7
    3430b9ec:	9ac20802 	udiv	x2, x0, x2
    3430b9f0:	eb02027f 	cmp	x19, x2
    3430b9f4:	540001c2 	b.cs	3430ba2c <s32_mmc_set_clk+0x8c>  // b.hs, b.nlast
    3430b9f8:	531f7823 	lsl	w3, w1, #1
    3430b9fc:	93407c21 	sxtw	x1, w1
    3430ba00:	52800022 	mov	w2, #0x1                   	// #1
    3430ba04:	93407c63 	sxtw	x3, w3
    3430ba08:	9ac30804 	udiv	x4, x0, x3
    3430ba0c:	2a0203e5 	mov	w5, w2
    3430ba10:	8b010063 	add	x3, x3, x1
    3430ba14:	11000442 	add	w2, w2, #0x1
    3430ba18:	eb13009f 	cmp	x4, x19
    3430ba1c:	540002c9 	b.ls	3430ba74 <s32_mmc_set_clk+0xd4>  // b.plast
    3430ba20:	7100405f 	cmp	w2, #0x10
    3430ba24:	54ffff21 	b.ne	3430ba08 <s32_mmc_set_clk+0x68>  // b.any
    3430ba28:	321c0cc6 	orr	w6, w6, #0xf0
    3430ba2c:	d2800481 	mov	x1, #0x24                  	// #36
    3430ba30:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430ba34:	d503201f 	nop
    3430ba38:	b9400020 	ldr	w0, [x1]
    3430ba3c:	361fffe0 	tbz	w0, #3, 3430ba38 <s32_mmc_set_clk+0x98>
    3430ba40:	d2800582 	mov	x2, #0x2c                  	// #44
    3430ba44:	d2800481 	mov	x1, #0x24                  	// #36
    3430ba48:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430ba4c:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430ba50:	b9400040 	ldr	w0, [x2]
    3430ba54:	12104c00 	and	w0, w0, #0xffff000f
    3430ba58:	2a0000c6 	orr	w6, w6, w0
    3430ba5c:	b9000046 	str	w6, [x2]
    3430ba60:	b9400020 	ldr	w0, [x1]
    3430ba64:	361fffe0 	tbz	w0, #3, 3430ba60 <s32_mmc_set_clk+0xc0>
    3430ba68:	f9400bf3 	ldr	x19, [sp, #16]
    3430ba6c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430ba70:	d65f03c0 	ret
    3430ba74:	2a0510c6 	orr	w6, w6, w5, lsl #4
    3430ba78:	17ffffed 	b	3430ba2c <s32_mmc_set_clk+0x8c>
    3430ba7c:	aa0003e2 	mov	x2, x0
    3430ba80:	52800006 	mov	w6, #0x0                   	// #0
    3430ba84:	52800021 	mov	w1, #0x1                   	// #1
    3430ba88:	17ffffda 	b	3430b9f0 <s32_mmc_set_clk+0x50>
    3430ba8c:	00000000 	udf	#0

000000003430ba90 <s32_mmc_set_ios>:
    3430ba90:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430ba94:	2a0003e0 	mov	w0, w0
    3430ba98:	910003fd 	mov	x29, sp
    3430ba9c:	f9000bf3 	str	x19, [sp, #16]
    3430baa0:	2a0103f3 	mov	w19, w1
    3430baa4:	97ffffbf 	bl	3430b9a0 <s32_mmc_set_clk>
    3430baa8:	d2800500 	mov	x0, #0x28                  	// #40
    3430baac:	f2a805e0 	movk	x0, #0x402f, lsl #16
    3430bab0:	b9400002 	ldr	w2, [x0]
    3430bab4:	121d7442 	and	w2, w2, #0xfffffff9
    3430bab8:	7100067f 	cmp	w19, #0x1
    3430babc:	54000160 	b.eq	3430bae8 <s32_mmc_set_ios+0x58>  // b.none
    3430bac0:	d2800501 	mov	x1, #0x28                  	// #40
    3430bac4:	71000a7f 	cmp	w19, #0x2
    3430bac8:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430bacc:	321e0040 	orr	w0, w2, #0x4
    3430bad0:	1a820002 	csel	w2, w0, w2, eq  // eq = none
    3430bad4:	52800000 	mov	w0, #0x0                   	// #0
    3430bad8:	f9400bf3 	ldr	x19, [sp, #16]
    3430badc:	b9000022 	str	w2, [x1]
    3430bae0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430bae4:	d65f03c0 	ret
    3430bae8:	d2800501 	mov	x1, #0x28                  	// #40
    3430baec:	321f0042 	orr	w2, w2, #0x2
    3430baf0:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430baf4:	52800000 	mov	w0, #0x0                   	// #0
    3430baf8:	f9400bf3 	ldr	x19, [sp, #16]
    3430bafc:	b9000022 	str	w2, [x1]
    3430bb00:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430bb04:	d65f03c0 	ret
	...

000000003430bb10 <s32_mmc_init>:
    3430bb10:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430bb14:	910003fd 	mov	x29, sp
    3430bb18:	f9000bf3 	str	x19, [sp, #16]
    3430bb1c:	d2800593 	mov	x19, #0x2c                  	// #44
    3430bb20:	f2a805f3 	movk	x19, #0x402f, lsl #16
    3430bb24:	b9400260 	ldr	w0, [x19]
    3430bb28:	32080000 	orr	w0, w0, #0x1000000
    3430bb2c:	b9000260 	str	w0, [x19]
    3430bb30:	b9400260 	ldr	w0, [x19]
    3430bb34:	37c7ffe0 	tbnz	w0, #24, 3430bb30 <s32_mmc_init+0x20>
    3430bb38:	d2801881 	mov	x1, #0xc4                  	// #196
    3430bb3c:	d2800903 	mov	x3, #0x48                  	// #72
    3430bb40:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430bb44:	f2a805e3 	movk	x3, #0x402f, lsl #16
    3430bb48:	d2800d00 	mov	x0, #0x68                  	// #104
    3430bb4c:	d2801802 	mov	x2, #0xc0                  	// #192
    3430bb50:	f2a805e0 	movk	x0, #0x402f, lsl #16
    3430bb54:	b900003f 	str	wzr, [x1]
    3430bb58:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430bb5c:	b900007f 	str	wzr, [x3]
    3430bb60:	528f0123 	mov	w3, #0x7809                	// #30729
    3430bb64:	b900001f 	str	wzr, [x0]
    3430bb68:	72a40003 	movk	w3, #0x2000, lsl #16
    3430bb6c:	b9000043 	str	w3, [x2]
    3430bb70:	b819c03f 	stur	wzr, [x1, #-100]
    3430bb74:	d2835000 	mov	x0, #0x1a80                	// #6784
    3430bb78:	f2a000c0 	movk	x0, #0x6, lsl #16
    3430bb7c:	97ffff89 	bl	3430b9a0 <s32_mmc_set_clk>
    3430bb80:	d2800682 	mov	x2, #0x34                  	// #52
    3430bb84:	d2800701 	mov	x1, #0x38                  	// #56
    3430bb88:	f2a805e2 	movk	x2, #0x402f, lsl #16
    3430bb8c:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430bb90:	52800063 	mov	w3, #0x3                   	// #3
    3430bb94:	d2800500 	mov	x0, #0x28                  	// #40
    3430bb98:	72a20fe3 	movk	w3, #0x107f, lsl #16
    3430bb9c:	f2a805e0 	movk	x0, #0x402f, lsl #16
    3430bba0:	b9000043 	str	w3, [x2]
    3430bba4:	52a001a2 	mov	w2, #0xd0000               	// #851968
    3430bba8:	b900003f 	str	wzr, [x1]
    3430bbac:	52800401 	mov	w1, #0x20                  	// #32
    3430bbb0:	b9000001 	str	w1, [x0]
    3430bbb4:	d2800881 	mov	x1, #0x44                  	// #68
    3430bbb8:	f2a805e1 	movk	x1, #0x402f, lsl #16
    3430bbbc:	b9400260 	ldr	w0, [x19]
    3430bbc0:	120c6c00 	and	w0, w0, #0xfff0ffff
    3430bbc4:	2a020000 	orr	w0, w0, w2
    3430bbc8:	b9000260 	str	w0, [x19]
    3430bbcc:	f9400bf3 	ldr	x19, [sp, #16]
    3430bbd0:	b9400020 	ldr	w0, [x1]
    3430bbd4:	320a0000 	orr	w0, w0, #0x400000
    3430bbd8:	b9000020 	str	w0, [x1]
    3430bbdc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430bbe0:	d65f03c0 	ret
	...

000000003430bbf0 <s32_mmc_register>:
    3430bbf0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430bbf4:	d2a805e1 	mov	x1, #0x402f0000            	// #1076822016
    3430bbf8:	52800103 	mov	w3, #0x8                   	// #8
    3430bbfc:	910003fd 	mov	x29, sp
    3430bc00:	aa0103e0 	mov	x0, x1
    3430bc04:	d2820002 	mov	x2, #0x1000                	// #4096
    3430bc08:	f9000bf3 	str	x19, [sp, #16]
    3430bc0c:	940004d9 	bl	3430cf70 <mmap_add_dynamic_region>
    3430bc10:	37f80700 	tbnz	w0, #31, 3430bcf0 <s32_mmc_register+0x100>
    3430bc14:	97ffffbf 	bl	3430bb10 <s32_mmc_init>
    3430bc18:	90000153 	adrp	x19, 34333000 <drivers+0x240>
    3430bc1c:	9108e262 	add	x2, x19, #0x238
    3430bc20:	d2800381 	mov	x1, #0x1c                  	// #28
    3430bc24:	910083e0 	add	x0, sp, #0x20
    3430bc28:	f900045f 	str	xzr, [x2, #8]
    3430bc2c:	97ffd9f2 	bl	343023f4 <zeromem>
    3430bc30:	f90013ff 	str	xzr, [sp, #32]
    3430bc34:	910083e0 	add	x0, sp, #0x20
    3430bc38:	b9002bff 	str	wzr, [sp, #40]
    3430bc3c:	97fffe95 	bl	3430b690 <s32_mmc_send_cmd>
    3430bc40:	350004a0 	cbnz	w0, 3430bcd4 <s32_mmc_register+0xe4>
    3430bc44:	910083e0 	add	x0, sp, #0x20
    3430bc48:	d2800381 	mov	x1, #0x1c                  	// #28
    3430bc4c:	97ffd9ea 	bl	343023f4 <zeromem>
    3430bc50:	d2800021 	mov	x1, #0x1                   	// #1
    3430bc54:	5280002c 	mov	w12, #0x1                   	// #1
    3430bc58:	f2d01001 	movk	x1, #0x8080, lsl #32
    3430bc5c:	910083e0 	add	x0, sp, #0x20
    3430bc60:	f2e81fe1 	movk	x1, #0x40ff, lsl #48
    3430bc64:	f90013e1 	str	x1, [sp, #32]
    3430bc68:	b9002bec 	str	w12, [sp, #40]
    3430bc6c:	97fffe89 	bl	3430b690 <s32_mmc_send_cmd>
    3430bc70:	340001a0 	cbz	w0, 3430bca4 <s32_mmc_register+0xb4>
    3430bc74:	f0000104 	adrp	x4, 3432e000 <pie_cfg+0xe08>
    3430bc78:	910e4084 	add	x4, x4, #0x390
    3430bc7c:	f9011e64 	str	x4, [x19, #568]
    3430bc80:	528f0801 	mov	w1, #0x7840                	// #30784
    3430bc84:	f9400bf3 	ldr	x19, [sp, #16]
    3430bc88:	2a0c03e2 	mov	w2, w12
    3430bc8c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430bc90:	72a02fa1 	movk	w1, #0x17d, lsl #16
    3430bc94:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430bc98:	52800043 	mov	w3, #0x2                   	// #2
    3430bc9c:	91052000 	add	x0, x0, #0x148
    3430bca0:	17ffe2d0 	b	343047e0 <mmc_init>
    3430bca4:	f0000104 	adrp	x4, 3432e000 <pie_cfg+0xe08>
    3430bca8:	910dc084 	add	x4, x4, #0x370
    3430bcac:	f9011e64 	str	x4, [x19, #568]
    3430bcb0:	52975001 	mov	w1, #0xba80                	// #47744
    3430bcb4:	f9400bf3 	ldr	x19, [sp, #16]
    3430bcb8:	72a03181 	movk	w1, #0x18c, lsl #16
    3430bcbc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430bcc0:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430bcc4:	52800003 	mov	w3, #0x0                   	// #0
    3430bcc8:	91052000 	add	x0, x0, #0x148
    3430bccc:	52800042 	mov	w2, #0x2                   	// #2
    3430bcd0:	17ffe2c4 	b	343047e0 <mmc_init>
    3430bcd4:	f0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430bcd8:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430bcdc:	9104c021 	add	x1, x1, #0x130
    3430bce0:	91040000 	add	x0, x0, #0x100
    3430bce4:	97ffdd33 	bl	343031b0 <tf_log>
    3430bce8:	97ffddae 	bl	343033a0 <console_flush>
    3430bcec:	97ffd925 	bl	34302180 <el3_panic>
    3430bcf0:	2a0003e1 	mov	w1, w0
    3430bcf4:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430bcf8:	91038000 	add	x0, x0, #0xe0
    3430bcfc:	97ffdd2d 	bl	343031b0 <tf_log>
    3430bd00:	97ffdda8 	bl	343033a0 <console_flush>
    3430bd04:	97ffd91f 	bl	34302180 <el3_panic>
	...

000000003430bd10 <s32gen1_ocotp_init>:
    3430bd10:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430bd14:	910003fd 	mov	x29, sp
    3430bd18:	a90153f3 	stp	x19, x20, [sp, #16]
    3430bd1c:	90000154 	adrp	x20, 34333000 <drivers+0x240>
    3430bd20:	91092293 	add	x19, x20, #0x248
    3430bd24:	aa1303e0 	mov	x0, x19
    3430bd28:	94000b56 	bl	3430ea80 <dt_fill_device_info>
    3430bd2c:	b9401260 	ldr	w0, [x19, #16]
    3430bd30:	7100041f 	cmp	w0, #0x1
    3430bd34:	54000321 	b.ne	3430bd98 <s32gen1_ocotp_init+0x88>  // b.any
    3430bd38:	f9400e62 	ldr	x2, [x19, #24]
    3430bd3c:	52800103 	mov	w3, #0x8                   	// #8
    3430bd40:	f9412694 	ldr	x20, [x20, #584]
    3430bd44:	d1000442 	sub	x2, x2, #0x1
    3430bd48:	b2402c42 	orr	x2, x2, #0xfff
    3430bd4c:	aa1403e1 	mov	x1, x20
    3430bd50:	aa1403e0 	mov	x0, x20
    3430bd54:	91000442 	add	x2, x2, #0x1
    3430bd58:	94000486 	bl	3430cf70 <mmap_add_dynamic_region>
    3430bd5c:	2a0003f3 	mov	w19, w0
    3430bd60:	350000a0 	cbnz	w0, 3430bd74 <s32gen1_ocotp_init+0x64>
    3430bd64:	2a1303e0 	mov	w0, w19
    3430bd68:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430bd6c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430bd70:	d65f03c0 	ret
    3430bd74:	aa1403e1 	mov	x1, x20
    3430bd78:	2a1303e2 	mov	w2, w19
    3430bd7c:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430bd80:	9105e000 	add	x0, x0, #0x178
    3430bd84:	97ffdd0b 	bl	343031b0 <tf_log>
    3430bd88:	2a1303e0 	mov	w0, w19
    3430bd8c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430bd90:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430bd94:	d65f03c0 	ret
    3430bd98:	128000b3 	mov	w19, #0xfffffffa            	// #-6
    3430bd9c:	17fffff2 	b	3430bd64 <s32gen1_ocotp_init+0x54>

000000003430bda0 <vr5510_read>:
    3430bda0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430bda4:	910003fd 	mov	x29, sp
    3430bda8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430bdac:	aa0003f3 	mov	x19, x0
    3430bdb0:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430bdb4:	12001c36 	and	w22, w1, #0xff
    3430bdb8:	aa0203f5 	mov	x21, x2
    3430bdbc:	39413001 	ldrb	w1, [x0, #76]
    3430bdc0:	b9003bff 	str	wzr, [sp, #56]
    3430bdc4:	3900f3ff 	strb	wzr, [sp, #60]
    3430bdc8:	370000a1 	tbnz	w1, #0, 3430bddc <vr5510_read+0x3c>
    3430bdcc:	51004ac0 	sub	w0, w22, #0x12
    3430bdd0:	12001c00 	and	w0, w0, #0xff
    3430bdd4:	7100581f 	cmp	w0, #0x16
    3430bdd8:	540003a9 	b.ls	3430be4c <vr5510_read+0xac>  // b.plast
    3430bddc:	2a0126c3 	orr	w3, w22, w1, lsl #9
    3430bde0:	32180063 	orr	w3, w3, #0x100
    3430bde4:	5ac00466 	rev16	w6, w3
    3430bde8:	f9401260 	ldr	x0, [x19, #32]
    3430bdec:	9100ebe4 	add	x4, sp, #0x3a
    3430bdf0:	2a1603e2 	mov	w2, w22
    3430bdf4:	52800065 	mov	w5, #0x3                   	// #3
    3430bdf8:	52800023 	mov	w3, #0x1                   	// #1
    3430bdfc:	790073e6 	strh	w6, [sp, #56]
    3430be00:	97fffcd8 	bl	3430b160 <s32_i2c_read>
    3430be04:	2a0003f4 	mov	w20, w0
    3430be08:	35000360 	cbnz	w0, 3430be74 <vr5510_read+0xd4>
    3430be0c:	528003a1 	mov	w1, #0x1d                  	// #29
    3430be10:	9100e3e2 	add	x2, sp, #0x38
    3430be14:	d2800083 	mov	x3, #0x4                   	// #4
    3430be18:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430be1c:	940003d9 	bl	3430cd80 <crc8poly>
    3430be20:	3940f3e1 	ldrb	w1, [sp, #60]
    3430be24:	6b20003f 	cmp	w1, w0, uxtb
    3430be28:	54000261 	b.ne	3430be74 <vr5510_read+0xd4>  // b.any
    3430be2c:	794077e1 	ldrh	w1, [sp, #58]
    3430be30:	5ac00420 	rev16	w0, w1
    3430be34:	790002a0 	strh	w0, [x21]
    3430be38:	2a1403e0 	mov	w0, w20
    3430be3c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430be40:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430be44:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430be48:	d65f03c0 	ret
    3430be4c:	2a1603e1 	mov	w1, w22
    3430be50:	12800094 	mov	w20, #0xfffffffb            	// #-5
    3430be54:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430be58:	9106c000 	add	x0, x0, #0x1b0
    3430be5c:	97ffdcd5 	bl	343031b0 <tf_log>
    3430be60:	2a1403e0 	mov	w0, w20
    3430be64:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430be68:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430be6c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430be70:	d65f03c0 	ret
    3430be74:	2a1603e2 	mov	w2, w22
    3430be78:	aa1303e1 	mov	x1, x19
    3430be7c:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430be80:	12800094 	mov	w20, #0xfffffffb            	// #-5
    3430be84:	91074000 	add	x0, x0, #0x1d0
    3430be88:	97ffdcca 	bl	343031b0 <tf_log>
    3430be8c:	17ffffeb 	b	3430be38 <vr5510_read+0x98>

000000003430be90 <vr5510_write>:
    3430be90:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430be94:	910003fd 	mov	x29, sp
    3430be98:	a90153f3 	stp	x19, x20, [sp, #16]
    3430be9c:	12001c34 	and	w20, w1, #0xff
    3430bea0:	aa0003f3 	mov	x19, x0
    3430bea4:	39413001 	ldrb	w1, [x0, #76]
    3430bea8:	b9002bff 	str	wzr, [sp, #40]
    3430beac:	3900b3ff 	strb	wzr, [sp, #44]
    3430beb0:	370000a1 	tbnz	w1, #0, 3430bec4 <vr5510_write+0x34>
    3430beb4:	51004a80 	sub	w0, w20, #0x12
    3430beb8:	12001c00 	and	w0, w0, #0xff
    3430bebc:	7100581f 	cmp	w0, #0x16
    3430bec0:	54000309 	b.ls	3430bf20 <vr5510_write+0x90>  // b.plast
    3430bec4:	79400040 	ldrh	w0, [x2]
    3430bec8:	5ac00402 	rev16	w2, w0
    3430becc:	2a012681 	orr	w1, w20, w1, lsl #9
    3430bed0:	790057e2 	strh	w2, [sp, #42]
    3430bed4:	5ac00424 	rev16	w4, w1
    3430bed8:	d2800083 	mov	x3, #0x4                   	// #4
    3430bedc:	9100a3e2 	add	x2, sp, #0x28
    3430bee0:	528003a1 	mov	w1, #0x1d                  	// #29
    3430bee4:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430bee8:	790053e4 	strh	w4, [sp, #40]
    3430beec:	940003a5 	bl	3430cd80 <crc8poly>
    3430bef0:	39413261 	ldrb	w1, [x19, #76]
    3430bef4:	9100abe4 	add	x4, sp, #0x2a
    3430bef8:	3900b3e0 	strb	w0, [sp, #44]
    3430befc:	2a1403e2 	mov	w2, w20
    3430bf00:	f9401260 	ldr	x0, [x19, #32]
    3430bf04:	52800065 	mov	w5, #0x3                   	// #3
    3430bf08:	52800023 	mov	w3, #0x1                   	// #1
    3430bf0c:	97fffd21 	bl	3430b390 <s32_i2c_write>
    3430bf10:	35000180 	cbnz	w0, 3430bf40 <vr5510_write+0xb0>
    3430bf14:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430bf18:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430bf1c:	d65f03c0 	ret
    3430bf20:	2a1403e1 	mov	w1, w20
    3430bf24:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430bf28:	9106c000 	add	x0, x0, #0x1b0
    3430bf2c:	97ffdca1 	bl	343031b0 <tf_log>
    3430bf30:	12800080 	mov	w0, #0xfffffffb            	// #-5
    3430bf34:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430bf38:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430bf3c:	d65f03c0 	ret
    3430bf40:	2a1403e2 	mov	w2, w20
    3430bf44:	aa1303e1 	mov	x1, x19
    3430bf48:	f0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430bf4c:	91080000 	add	x0, x0, #0x200
    3430bf50:	97ffdc98 	bl	343031b0 <tf_log>
    3430bf54:	12800080 	mov	w0, #0xfffffffb            	// #-5
    3430bf58:	17ffffef 	b	3430bf14 <vr5510_write+0x84>
    3430bf5c:	00000000 	udf	#0

000000003430bf60 <vr5510_get_inst>:
    3430bf60:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430bf64:	910003fd 	mov	x29, sp
    3430bf68:	a90363f7 	stp	x23, x24, [sp, #48]
    3430bf6c:	90000158 	adrp	x24, 34333000 <drivers+0x240>
    3430bf70:	aa0003f7 	mov	x23, x0
    3430bf74:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430bf78:	aa0103f5 	mov	x21, x1
    3430bf7c:	94001e35 	bl	34313850 <strlen>
    3430bf80:	f9413701 	ldr	x1, [x24, #616]
    3430bf84:	b4000381 	cbz	x1, 3430bff4 <vr5510_get_inst+0x94>
    3430bf88:	aa0003f6 	mov	x22, x0
    3430bf8c:	a90153f3 	stp	x19, x20, [sp, #16]
    3430bf90:	90000153 	adrp	x19, 34333000 <drivers+0x240>
    3430bf94:	9109c273 	add	x19, x19, #0x270
    3430bf98:	d2800014 	mov	x20, #0x0                   	// #0
    3430bf9c:	f90002b3 	str	x19, [x21]
    3430bfa0:	aa1603e2 	mov	x2, x22
    3430bfa4:	9100a261 	add	x1, x19, #0x28
    3430bfa8:	aa1703e0 	mov	x0, x23
    3430bfac:	91000694 	add	x20, x20, #0x1
    3430bfb0:	94001e34 	bl	34313880 <strncmp>
    3430bfb4:	35000160 	cbnz	w0, 3430bfe0 <vr5510_get_inst+0x80>
    3430bfb8:	f94002a1 	ldr	x1, [x21]
    3430bfbc:	8b160021 	add	x1, x1, x22
    3430bfc0:	3940a021 	ldrb	w1, [x1, #40]
    3430bfc4:	7101003f 	cmp	w1, #0x40
    3430bfc8:	540000c1 	b.ne	3430bfe0 <vr5510_get_inst+0x80>  // b.any
    3430bfcc:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430bfd0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430bfd4:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430bfd8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430bfdc:	d65f03c0 	ret
    3430bfe0:	f9413700 	ldr	x0, [x24, #616]
    3430bfe4:	91014273 	add	x19, x19, #0x50
    3430bfe8:	eb14001f 	cmp	x0, x20
    3430bfec:	54fffd88 	b.hi	3430bf9c <vr5510_get_inst+0x3c>  // b.pmore
    3430bff0:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430bff4:	f90002bf 	str	xzr, [x21]
    3430bff8:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430bffc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c000:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c004:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430c008:	d65f03c0 	ret
    3430c00c:	00000000 	udf	#0

000000003430c010 <vr5510_register_instance>:
    3430c010:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    3430c014:	910003fd 	mov	x29, sp
    3430c018:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430c01c:	f000013a 	adrp	x26, 34333000 <drivers+0x240>
    3430c020:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c024:	f9413756 	ldr	x22, [x26, #616]
    3430c028:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c02c:	f0000134 	adrp	x20, 34333000 <drivers+0x240>
    3430c030:	a90363f7 	stp	x23, x24, [sp, #48]
    3430c034:	2a0103f3 	mov	w19, w1
    3430c038:	aa0003f7 	mov	x23, x0
    3430c03c:	aa0203f8 	mov	x24, x2
    3430c040:	9109c294 	add	x20, x20, #0x270
    3430c044:	b40006f6 	cbz	x22, 3430c120 <vr5510_register_instance+0x110>
    3430c048:	b9404a80 	ldr	w0, [x20, #72]
    3430c04c:	6b00003f 	cmp	w1, w0
    3430c050:	54000640 	b.eq	3430c118 <vr5510_register_instance+0x108>  // b.none
    3430c054:	f10006df 	cmp	x22, #0x1
    3430c058:	540000c0 	b.eq	3430c070 <vr5510_register_instance+0x60>  // b.none
    3430c05c:	b9409a80 	ldr	w0, [x20, #152]
    3430c060:	6b01001f 	cmp	w0, w1
    3430c064:	540005a0 	b.eq	3430c118 <vr5510_register_instance+0x108>  // b.none
    3430c068:	f1000adf 	cmp	x22, #0x2
    3430c06c:	54000620 	b.eq	3430c130 <vr5510_register_instance+0x120>  // b.none
    3430c070:	d37ef6d5 	lsl	x21, x22, #2
    3430c074:	8b1602b9 	add	x25, x21, x22
    3430c078:	d37cef39 	lsl	x25, x25, #4
    3430c07c:	8b190280 	add	x0, x20, x25
    3430c080:	8b1602b5 	add	x21, x21, x22
    3430c084:	2a1303e1 	mov	w1, w19
    3430c088:	94000a7e 	bl	3430ea80 <dt_fill_device_info>
    3430c08c:	8b151295 	add	x21, x20, x21, lsl #4
    3430c090:	b94012a0 	ldr	w0, [x21, #16]
    3430c094:	7100041f 	cmp	w0, #0x1
    3430c098:	54000561 	b.ne	3430c144 <vr5510_register_instance+0x134>  // b.any
    3430c09c:	f0000022 	adrp	x2, 34313000 <vprintf+0x520>
    3430c0a0:	2a1303e1 	mov	w1, w19
    3430c0a4:	9129c042 	add	x2, x2, #0xa70
    3430c0a8:	aa1703e0 	mov	x0, x23
    3430c0ac:	d2800003 	mov	x3, #0x0                   	// #0
    3430c0b0:	94001628 	bl	34311950 <fdt_getprop>
    3430c0b4:	b40004c0 	cbz	x0, 3430c14c <vr5510_register_instance+0x13c>
    3430c0b8:	b9400003 	ldr	w3, [x0]
    3430c0bc:	2a1303e1 	mov	w1, w19
    3430c0c0:	d2800002 	mov	x2, #0x0                   	// #0
    3430c0c4:	9100a339 	add	x25, x25, #0x28
    3430c0c8:	5ac00863 	rev	w3, w3
    3430c0cc:	390132a3 	strb	w3, [x21, #76]
    3430c0d0:	aa1703e0 	mov	x0, x23
    3430c0d4:	940014eb 	bl	34311480 <fdt_get_name>
    3430c0d8:	aa0003e1 	mov	x1, x0
    3430c0dc:	d28003c2 	mov	x2, #0x1e                  	// #30
    3430c0e0:	8b190280 	add	x0, x20, x25
    3430c0e4:	94001dbf 	bl	343137e0 <strlcpy>
    3430c0e8:	f90012b8 	str	x24, [x21, #32]
    3430c0ec:	f9413741 	ldr	x1, [x26, #616]
    3430c0f0:	52800000 	mov	w0, #0x0                   	// #0
    3430c0f4:	b9004ab3 	str	w19, [x21, #72]
    3430c0f8:	91000421 	add	x1, x1, #0x1
    3430c0fc:	f9013741 	str	x1, [x26, #616]
    3430c100:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c104:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c108:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c10c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430c110:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3430c114:	d65f03c0 	ret
    3430c118:	52800000 	mov	w0, #0x0                   	// #0
    3430c11c:	17fffff9 	b	3430c100 <vr5510_register_instance+0xf0>
    3430c120:	aa1403e0 	mov	x0, x20
    3430c124:	d2800019 	mov	x25, #0x0                   	// #0
    3430c128:	d2800015 	mov	x21, #0x0                   	// #0
    3430c12c:	17ffffd5 	b	3430c080 <vr5510_register_instance+0x70>
    3430c130:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c134:	9108c000 	add	x0, x0, #0x230
    3430c138:	97ffdc1e 	bl	343031b0 <tf_log>
    3430c13c:	12800160 	mov	w0, #0xfffffff4            	// #-12
    3430c140:	17fffff0 	b	3430c100 <vr5510_register_instance+0xf0>
    3430c144:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430c148:	17ffffee 	b	3430c100 <vr5510_register_instance+0xf0>
    3430c14c:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c150:	91098000 	add	x0, x0, #0x260
    3430c154:	97ffdc17 	bl	343031b0 <tf_log>
    3430c158:	12800080 	mov	w0, #0xfffffffb            	// #-5
    3430c15c:	17ffffe9 	b	3430c100 <vr5510_register_instance+0xf0>

000000003430c160 <s32gen1_assert_rgm>:
    3430c160:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    3430c164:	910003fd 	mov	x29, sp
    3430c168:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c16c:	2a0203f3 	mov	w19, w2
    3430c170:	a90363f7 	stp	x23, x24, [sp, #48]
    3430c174:	aa0003f8 	mov	x24, x0
    3430c178:	12001c37 	and	w23, w1, #0xff
    3430c17c:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430c180:	7102085f 	cmp	w2, #0x82
    3430c184:	54000748 	b.hi	3430c26c <s32gen1_assert_rgm+0x10c>  // b.pmore
    3430c188:	7101fc5f 	cmp	w2, #0x7f
    3430c18c:	54000a88 	b.hi	3430c2dc <s32gen1_assert_rgm+0x17c>  // b.pmore
    3430c190:	7100445f 	cmp	w2, #0x11
    3430c194:	54000829 	b.ls	3430c298 <s32gen1_assert_rgm+0x138>  // b.plast
    3430c198:	51010040 	sub	w0, w2, #0x40
    3430c19c:	7100101f 	cmp	w0, #0x4
    3430c1a0:	54000a68 	b.hi	3430c2ec <s32gen1_assert_rgm+0x18c>  // b.pmore
    3430c1a4:	d2800102 	mov	x2, #0x8                   	// #8
    3430c1a8:	52800039 	mov	w25, #0x1                   	// #1
    3430c1ac:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c1b0:	12001260 	and	w0, w19, #0x1f
    3430c1b4:	91050316 	add	x22, x24, #0x140
    3430c1b8:	d2800034 	mov	x20, #0x1                   	// #1
    3430c1bc:	9ac02294 	lsl	x20, x20, x0
    3430c1c0:	2a1903e1 	mov	w1, w25
    3430c1c4:	8b0202d6 	add	x22, x22, x2
    3430c1c8:	aa1803e0 	mov	x0, x24
    3430c1cc:	2a1403fa 	mov	w26, w20
    3430c1d0:	94000b64 	bl	3430ef60 <s32_mc_rgm_read>
    3430c1d4:	350005b7 	cbnz	w23, 3430c288 <s32gen1_assert_rgm+0x128>
    3430c1d8:	d0000055 	adrp	x21, 34316000 <ddrc_to_store+0xd8>
    3430c1dc:	0a340002 	bic	w2, w0, w20
    3430c1e0:	910a22b5 	add	x21, x21, #0x288
    3430c1e4:	2a1903e1 	mov	w1, w25
    3430c1e8:	aa1803e0 	mov	x0, x24
    3430c1ec:	94000b69 	bl	3430ef90 <s32_mc_rgm_periph_reset>
    3430c1f0:	d53be001 	mrs	x1, cntfrq_el0
    3430c1f4:	d53be022 	mrs	x2, cntpct_el0
    3430c1f8:	d37be820 	lsl	x0, x1, #5
    3430c1fc:	d2869b63 	mov	x3, #0x34db                	// #13531
    3430c200:	cb010000 	sub	x0, x0, x1
    3430c204:	f2baf6c3 	movk	x3, #0xd7b6, lsl #16
    3430c208:	f2dbd043 	movk	x3, #0xde82, lsl #32
    3430c20c:	8b000820 	add	x0, x1, x0, lsl #2
    3430c210:	f2e86363 	movk	x3, #0x431b, lsl #48
    3430c214:	d37df000 	lsl	x0, x0, #3
    3430c218:	9bc37c00 	umulh	x0, x0, x3
    3430c21c:	8b404840 	add	x0, x2, x0, lsr #18
    3430c220:	14000005 	b	3430c234 <s32gen1_assert_rgm+0xd4>
    3430c224:	54000441 	b.ne	3430c2ac <s32gen1_assert_rgm+0x14c>  // b.any
    3430c228:	d53be021 	mrs	x1, cntpct_el0
    3430c22c:	eb01001f 	cmp	x0, x1
    3430c230:	540003c3 	b.cc	3430c2a8 <s32gen1_assert_rgm+0x148>  // b.lo, b.ul, b.last
    3430c234:	b94002c1 	ldr	w1, [x22]
    3430c238:	6a01035f 	tst	w26, w1
    3430c23c:	35ffff57 	cbnz	w23, 3430c224 <s32gen1_assert_rgm+0xc4>
    3430c240:	54ffff41 	b.ne	3430c228 <s32gen1_assert_rgm+0xc8>  // b.any
    3430c244:	b94002c1 	ldr	w1, [x22]
    3430c248:	52800000 	mov	w0, #0x0                   	// #0
    3430c24c:	6a14003f 	tst	w1, w20
    3430c250:	54000361 	b.ne	3430c2bc <s32gen1_assert_rgm+0x15c>  // b.any
    3430c254:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c258:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c25c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c260:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430c264:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3430c268:	d65f03c0 	ret
    3430c26c:	51030040 	sub	w0, w2, #0xc0
    3430c270:	52800079 	mov	w25, #0x3                   	// #3
    3430c274:	d2800302 	mov	x2, #0x18                  	// #24
    3430c278:	7100081f 	cmp	w0, #0x2
    3430c27c:	54000388 	b.hi	3430c2ec <s32gen1_assert_rgm+0x18c>  // b.pmore
    3430c280:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c284:	17ffffcb 	b	3430c1b0 <s32gen1_assert_rgm+0x50>
    3430c288:	d0000055 	adrp	x21, 34316000 <ddrc_to_store+0xd8>
    3430c28c:	2a140002 	orr	w2, w0, w20
    3430c290:	910a02b5 	add	x21, x21, #0x280
    3430c294:	17ffffd4 	b	3430c1e4 <s32gen1_assert_rgm+0x84>
    3430c298:	d2800002 	mov	x2, #0x0                   	// #0
    3430c29c:	52800019 	mov	w25, #0x0                   	// #0
    3430c2a0:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c2a4:	17ffffc3 	b	3430c1b0 <s32gen1_assert_rgm+0x50>
    3430c2a8:	34fffcf7 	cbz	w23, 3430c244 <s32gen1_assert_rgm+0xe4>
    3430c2ac:	b94002c1 	ldr	w1, [x22]
    3430c2b0:	52800000 	mov	w0, #0x0                   	// #0
    3430c2b4:	6a14003f 	tst	w1, w20
    3430c2b8:	54fffce1 	b.ne	3430c254 <s32gen1_assert_rgm+0xf4>  // b.any
    3430c2bc:	aa1503e1 	mov	x1, x21
    3430c2c0:	2a1303e2 	mov	w2, w19
    3430c2c4:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c2c8:	910ac000 	add	x0, x0, #0x2b0
    3430c2cc:	97ffdbb9 	bl	343031b0 <tf_log>
    3430c2d0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430c2d4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c2d8:	17ffffe0 	b	3430c258 <s32gen1_assert_rgm+0xf8>
    3430c2dc:	d2800202 	mov	x2, #0x10                  	// #16
    3430c2e0:	52800059 	mov	w25, #0x2                   	// #2
    3430c2e4:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c2e8:	17ffffb2 	b	3430c1b0 <s32gen1_assert_rgm+0x50>
    3430c2ec:	2a1303e1 	mov	w1, w19
    3430c2f0:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c2f4:	910a6000 	add	x0, x0, #0x298
    3430c2f8:	97ffdbae 	bl	343031b0 <tf_log>
    3430c2fc:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430c300:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c304:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c308:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430c30c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3430c310:	d65f03c0 	ret
	...

000000003430c320 <s32gen1_reset_periph>:
    3430c320:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430c324:	910003fd 	mov	x29, sp
    3430c328:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c32c:	f0000133 	adrp	x19, 34333000 <drivers+0x240>
    3430c330:	2a0203f4 	mov	w20, w2
    3430c334:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c338:	2a0003f5 	mov	w21, w0
    3430c33c:	f9418a60 	ldr	x0, [x19, #784]
    3430c340:	a90363f7 	stp	x23, x24, [sp, #48]
    3430c344:	12001c37 	and	w23, w1, #0xff
    3430c348:	b4000580 	cbz	x0, 3430c3f8 <s32gen1_reset_periph+0xd8>
    3430c34c:	f9400416 	ldr	x22, [x0, #8]
    3430c350:	b4000af6 	cbz	x22, 3430c4ac <s32gen1_reset_periph+0x18c>
    3430c354:	340003b4 	cbz	w20, 3430c3c8 <s32gen1_reset_periph+0xa8>
    3430c358:	2a1403e0 	mov	w0, w20
    3430c35c:	97fff2e9 	bl	34308f00 <get_clock>
    3430c360:	b4000b00 	cbz	x0, 3430c4c0 <s32gen1_reset_periph+0x1a0>
    3430c364:	f9400418 	ldr	x24, [x0, #8]
    3430c368:	b40008d8 	cbz	x24, 3430c480 <s32gen1_reset_periph+0x160>
    3430c36c:	b9400300 	ldr	w0, [x24]
    3430c370:	51001000 	sub	w0, w0, #0x4
    3430c374:	7100081f 	cmp	w0, #0x2
    3430c378:	54000848 	b.hi	3430c480 <s32gen1_reset_periph+0x160>  // b.pmore
    3430c37c:	aa1603e1 	mov	x1, x22
    3430c380:	aa1803e0 	mov	x0, x24
    3430c384:	97ffe89f 	bl	34306600 <s32gen1_cgm_mux_to_safe>
    3430c388:	2a0003f3 	mov	w19, w0
    3430c38c:	35000860 	cbnz	w0, 3430c498 <s32gen1_reset_periph+0x178>
    3430c390:	f9403ac0 	ldr	x0, [x22, #112]
    3430c394:	2a1703e1 	mov	w1, w23
    3430c398:	2a1503e2 	mov	w2, w21
    3430c39c:	97ffff71 	bl	3430c160 <s32gen1_assert_rgm>
    3430c3a0:	2a0003f3 	mov	w19, w0
    3430c3a4:	35000520 	cbnz	w0, 3430c448 <s32gen1_reset_periph+0x128>
    3430c3a8:	aa1603e1 	mov	x1, x22
    3430c3ac:	aa1803e0 	mov	x0, x24
    3430c3b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c3b4:	52800022 	mov	w2, #0x1                   	// #1
    3430c3b8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c3bc:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c3c0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430c3c4:	17ffe8a7 	b	34306660 <s32gen1_enable_cgm_mux>
    3430c3c8:	f9403ac0 	ldr	x0, [x22, #112]
    3430c3cc:	2a1703e1 	mov	w1, w23
    3430c3d0:	2a1503e2 	mov	w2, w21
    3430c3d4:	97ffff63 	bl	3430c160 <s32gen1_assert_rgm>
    3430c3d8:	2a0003f3 	mov	w19, w0
    3430c3dc:	35000220 	cbnz	w0, 3430c420 <s32gen1_reset_periph+0x100>
    3430c3e0:	2a1303e0 	mov	w0, w19
    3430c3e4:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c3e8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c3ec:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c3f0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430c3f4:	d65f03c0 	ret
    3430c3f8:	f0000020 	adrp	x0, 34313000 <vprintf+0x520>
    3430c3fc:	91316000 	add	x0, x0, #0xc58
    3430c400:	97ffe25c 	bl	34304d70 <get_clk_driver_by_name>
    3430c404:	f9018a60 	str	x0, [x19, #784]
    3430c408:	b5fffa20 	cbnz	x0, 3430c34c <s32gen1_reset_periph+0x2c>
    3430c40c:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c410:	12800093 	mov	w19, #0xfffffffb            	// #-5
    3430c414:	910b4000 	add	x0, x0, #0x2d0
    3430c418:	97ffdb66 	bl	343031b0 <tf_log>
    3430c41c:	17fffff1 	b	3430c3e0 <s32gen1_reset_periph+0xc0>
    3430c420:	2a1503e1 	mov	w1, w21
    3430c424:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c428:	910e2000 	add	x0, x0, #0x388
    3430c42c:	97ffdb61 	bl	343031b0 <tf_log>
    3430c430:	2a1303e0 	mov	w0, w19
    3430c434:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c438:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c43c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c440:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430c444:	d65f03c0 	ret
    3430c448:	2a1503e1 	mov	w1, w21
    3430c44c:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c450:	910e2000 	add	x0, x0, #0x388
    3430c454:	97ffdb57 	bl	343031b0 <tf_log>
    3430c458:	aa1603e1 	mov	x1, x22
    3430c45c:	aa1803e0 	mov	x0, x24
    3430c460:	52800022 	mov	w2, #0x1                   	// #1
    3430c464:	97ffe87f 	bl	34306660 <s32gen1_enable_cgm_mux>
    3430c468:	2a1303e0 	mov	w0, w19
    3430c46c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c470:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c474:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430c478:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430c47c:	d65f03c0 	ret
    3430c480:	2a1403e1 	mov	w1, w20
    3430c484:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c488:	12800093 	mov	w19, #0xfffffffb            	// #-5
    3430c48c:	910ce000 	add	x0, x0, #0x338
    3430c490:	97ffdb48 	bl	343031b0 <tf_log>
    3430c494:	17ffffd3 	b	3430c3e0 <s32gen1_reset_periph+0xc0>
    3430c498:	2a1403e1 	mov	w1, w20
    3430c49c:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c4a0:	910d6000 	add	x0, x0, #0x358
    3430c4a4:	97ffdb43 	bl	343031b0 <tf_log>
    3430c4a8:	17ffffce 	b	3430c3e0 <s32gen1_reset_periph+0xc0>
    3430c4ac:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c4b0:	12800093 	mov	w19, #0xfffffffb            	// #-5
    3430c4b4:	910c2000 	add	x0, x0, #0x308
    3430c4b8:	97ffdb3e 	bl	343031b0 <tf_log>
    3430c4bc:	17ffffc9 	b	3430c3e0 <s32gen1_reset_periph+0xc0>
    3430c4c0:	2a1403e1 	mov	w1, w20
    3430c4c4:	90000040 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430c4c8:	12800093 	mov	w19, #0xfffffffb            	// #-5
    3430c4cc:	9114e000 	add	x0, x0, #0x538
    3430c4d0:	97ffdb38 	bl	343031b0 <tf_log>
    3430c4d4:	17ffffc3 	b	3430c3e0 <s32gen1_reset_periph+0xc0>
	...

000000003430c4e0 <s32gen1_reset_partition>:
    3430c4e0:	72001c3f 	tst	w1, #0xff
    3430c4e4:	540000e1 	b.ne	3430c500 <s32gen1_reset_partition+0x20>  // b.any
    3430c4e8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430c4ec:	910003fd 	mov	x29, sp
    3430c4f0:	940009d8 	bl	3430ec50 <mc_me_enable_partition>
    3430c4f4:	52800000 	mov	w0, #0x0                   	// #0
    3430c4f8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430c4fc:	d65f03c0 	ret
    3430c500:	14000a38 	b	3430ede0 <mc_me_disable_partition>
	...

000000003430c510 <s32g_reset_rtc>:
    3430c510:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430c514:	910003fd 	mov	x29, sp
    3430c518:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c51c:	d53e1000 	mrs	x0, sctlr_el3
    3430c520:	36000080 	tbz	w0, #0, 3430c530 <s32g_reset_rtc+0x20>
    3430c524:	d0000154 	adrp	x20, 34336000 <mbr_sector+0xe0>
    3430c528:	397d6680 	ldrb	w0, [x20, #3929]
    3430c52c:	34000260 	cbz	w0, 3430c578 <s32g_reset_rtc+0x68>
    3430c530:	d2800203 	mov	x3, #0x10                  	// #16
    3430c534:	d2800282 	mov	x2, #0x14                  	// #20
    3430c538:	f2a800c3 	movk	x3, #0x4006, lsl #16
    3430c53c:	f2a800c2 	movk	x2, #0x4006, lsl #16
    3430c540:	d2800081 	mov	x1, #0x4                   	// #4
    3430c544:	d2800100 	mov	x0, #0x8                   	// #8
    3430c548:	f2a800c1 	movk	x1, #0x4006, lsl #16
    3430c54c:	b900007f 	str	wzr, [x3]
    3430c550:	b900005f 	str	wzr, [x2]
    3430c554:	f2a800c0 	movk	x0, #0x4006, lsl #16
    3430c558:	b900003f 	str	wzr, [x1]
    3430c55c:	52800013 	mov	w19, #0x0                   	// #0
    3430c560:	b9400001 	ldr	w1, [x0]
    3430c564:	b9000001 	str	w1, [x0]
    3430c568:	2a1303e0 	mov	w0, w19
    3430c56c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c570:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430c574:	d65f03c0 	ret
    3430c578:	d2a800c1 	mov	x1, #0x40060000            	// #1074135040
    3430c57c:	52800103 	mov	w3, #0x8                   	// #8
    3430c580:	aa0103e0 	mov	x0, x1
    3430c584:	d2820002 	mov	x2, #0x1000                	// #4096
    3430c588:	9400027a 	bl	3430cf70 <mmap_add_dynamic_region>
    3430c58c:	2a0003f3 	mov	w19, w0
    3430c590:	35000080 	cbnz	w0, 3430c5a0 <s32g_reset_rtc+0x90>
    3430c594:	52800020 	mov	w0, #0x1                   	// #1
    3430c598:	393d6680 	strb	w0, [x20, #3929]
    3430c59c:	17ffffe5 	b	3430c530 <s32g_reset_rtc+0x20>
    3430c5a0:	2a1303e2 	mov	w2, w19
    3430c5a4:	90000040 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430c5a8:	d2a800c1 	mov	x1, #0x40060000            	// #1074135040
    3430c5ac:	91260000 	add	x0, x0, #0x980
    3430c5b0:	97ffdb00 	bl	343031b0 <tf_log>
    3430c5b4:	17ffffed 	b	3430c568 <s32g_reset_rtc+0x58>
	...

000000003430c5c0 <parse_gpt_entry>:
    3430c5c0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430c5c4:	910003fd 	mov	x29, sp
    3430c5c8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c5cc:	aa0003f3 	mov	x19, x0
    3430c5d0:	aa0103f4 	mov	x20, x1
    3430c5d4:	f9401000 	ldr	x0, [x0, #32]
    3430c5d8:	b5000060 	cbnz	x0, 3430c5e4 <parse_gpt_entry+0x24>
    3430c5dc:	f9401660 	ldr	x0, [x19, #40]
    3430c5e0:	b4000180 	cbz	x0, 3430c610 <parse_gpt_entry+0x50>
    3430c5e4:	aa1403e0 	mov	x0, x20
    3430c5e8:	d2800b01 	mov	x1, #0x58                  	// #88
    3430c5ec:	97ffd782 	bl	343023f4 <zeromem>
    3430c5f0:	9100e662 	add	x2, x19, #0x39
    3430c5f4:	91020664 	add	x4, x19, #0x81
    3430c5f8:	14000003 	b	3430c604 <parse_gpt_entry+0x44>
    3430c5fc:	eb04005f 	cmp	x2, x4
    3430c600:	54000100 	b.eq	3430c620 <parse_gpt_entry+0x60>  // b.none
    3430c604:	39400043 	ldrb	w3, [x2]
    3430c608:	91000842 	add	x2, x2, #0x2
    3430c60c:	34ffff83 	cbz	w3, 3430c5fc <parse_gpt_entry+0x3c>
    3430c610:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430c614:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c618:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430c61c:	d65f03c0 	ret
    3430c620:	91004281 	add	x1, x20, #0x10
    3430c624:	9100e260 	add	x0, x19, #0x38
    3430c628:	d2800002 	mov	x2, #0x0                   	// #0
    3430c62c:	14000003 	b	3430c638 <parse_gpt_entry+0x78>
    3430c630:	f101205f 	cmp	x2, #0x48
    3430c634:	540000c0 	b.eq	3430c64c <parse_gpt_entry+0x8c>  // b.none
    3430c638:	13017c43 	asr	w3, w2, #1
    3430c63c:	38626804 	ldrb	w4, [x0, x2]
    3430c640:	91000842 	add	x2, x2, #0x2
    3430c644:	3823c824 	strb	w4, [x1, w3, sxtw]
    3430c648:	35ffff44 	cbnz	w4, 3430c630 <parse_gpt_entry+0x70>
    3430c64c:	a9420e64 	ldp	x4, x3, [x19, #32]
    3430c650:	d2800202 	mov	x2, #0x10                  	// #16
    3430c654:	9100d280 	add	x0, x20, #0x34
    3430c658:	8b020261 	add	x1, x19, x2
    3430c65c:	91000463 	add	x3, x3, #0x1
    3430c660:	cb040063 	sub	x3, x3, x4
    3430c664:	d377d884 	lsl	x4, x4, #9
    3430c668:	d377d863 	lsl	x3, x3, #9
    3430c66c:	a9000e84 	stp	x4, x3, [x20]
    3430c670:	94001898 	bl	343128d0 <memcpy>
    3430c674:	aa1303e1 	mov	x1, x19
    3430c678:	91011280 	add	x0, x20, #0x44
    3430c67c:	d2800202 	mov	x2, #0x10                  	// #16
    3430c680:	94001894 	bl	343128d0 <memcpy>
    3430c684:	52800000 	mov	w0, #0x0                   	// #0
    3430c688:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c68c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430c690:	d65f03c0 	ret
	...

000000003430c6a0 <load_gpt_header.part.0>:
    3430c6a0:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    3430c6a4:	d2800b82 	mov	x2, #0x5c                  	// #92
    3430c6a8:	910003fd 	mov	x29, sp
    3430c6ac:	9100e3e3 	add	x3, sp, #0x38
    3430c6b0:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c6b4:	aa0103f4 	mov	x20, x1
    3430c6b8:	910103e1 	add	x1, sp, #0x40
    3430c6bc:	97ffdec9 	bl	343041e0 <io_read>
    3430c6c0:	2a0003f3 	mov	w19, w0
    3430c6c4:	350000c0 	cbnz	w0, 3430c6dc <load_gpt_header.part.0+0x3c>
    3430c6c8:	f90013f5 	str	x21, [sp, #32]
    3430c6cc:	f9401ff5 	ldr	x21, [sp, #56]
    3430c6d0:	f10172bf 	cmp	x21, #0x5c
    3430c6d4:	540000c0 	b.eq	3430c6ec <load_gpt_header.part.0+0x4c>  // b.none
    3430c6d8:	f94013f5 	ldr	x21, [sp, #32]
    3430c6dc:	2a1303e0 	mov	w0, w19
    3430c6e0:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c6e4:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430c6e8:	d65f03c0 	ret
    3430c6ec:	910103e0 	add	x0, sp, #0x40
    3430c6f0:	d0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430c6f4:	d2800102 	mov	x2, #0x8                   	// #8
    3430c6f8:	910ec021 	add	x1, x1, #0x3b0
    3430c6fc:	94001865 	bl	34312890 <memcmp>
    3430c700:	2a0003f3 	mov	w19, w0
    3430c704:	350002a0 	cbnz	w0, 3430c758 <load_gpt_header.part.0+0xb8>
    3430c708:	aa1503e2 	mov	x2, x21
    3430c70c:	b94053f5 	ldr	w21, [sp, #80]
    3430c710:	910103e1 	add	x1, sp, #0x40
    3430c714:	b90053ff 	str	wzr, [sp, #80]
    3430c718:	97ffda9a 	bl	34303180 <tf_crc32>
    3430c71c:	6b0002bf 	cmp	w21, w0
    3430c720:	54000221 	b.ne	3430c764 <load_gpt_header.part.0+0xc4>  // b.any
    3430c724:	b94093e0 	ldr	w0, [sp, #144]
    3430c728:	52801002 	mov	w2, #0x80                  	// #128
    3430c72c:	b0000141 	adrp	x1, 34335000 <list+0x1ce8>
    3430c730:	6b02001f 	cmp	w0, w2
    3430c734:	1a82d000 	csel	w0, w0, w2, le
    3430c738:	b90f1820 	str	w0, [x1, #3864]
    3430c73c:	f94047e0 	ldr	x0, [sp, #136]
    3430c740:	f94013f5 	ldr	x21, [sp, #32]
    3430c744:	f9000280 	str	x0, [x20]
    3430c748:	2a1303e0 	mov	w0, w19
    3430c74c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c750:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430c754:	d65f03c0 	ret
    3430c758:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430c75c:	f94013f5 	ldr	x21, [sp, #32]
    3430c760:	17ffffdf 	b	3430c6dc <load_gpt_header.part.0+0x3c>
    3430c764:	2a0003e2 	mov	w2, w0
    3430c768:	2a1503e1 	mov	w1, w21
    3430c76c:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430c770:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430c774:	910f0000 	add	x0, x0, #0x3c0
    3430c778:	97ffda8e 	bl	343031b0 <tf_log>
    3430c77c:	f94013f5 	ldr	x21, [sp, #32]
    3430c780:	17ffffd7 	b	3430c6dc <load_gpt_header.part.0+0x3c>
	...

000000003430c790 <load_partition_gpt.part.0>:
    3430c790:	a9b37bfd 	stp	x29, x30, [sp, #-208]!
    3430c794:	910003fd 	mov	x29, sp
    3430c798:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c79c:	f0000136 	adrp	x22, 34333000 <drivers+0x240>
    3430c7a0:	910c62d6 	add	x22, x22, #0x318
    3430c7a4:	f9001bf7 	str	x23, [sp, #48]
    3430c7a8:	aa0003f7 	mov	x23, x0
    3430c7ac:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c7b0:	52800015 	mov	w21, #0x0                   	// #0
    3430c7b4:	b96c02c0 	ldr	w0, [x22, #11264]
    3430c7b8:	aa1603f4 	mov	x20, x22
    3430c7bc:	7100001f 	cmp	w0, #0x0
    3430c7c0:	540000cc 	b.gt	3430c7d8 <load_partition_gpt.part.0+0x48>
    3430c7c4:	1400001d 	b	3430c838 <load_partition_gpt.part.0+0xa8>
    3430c7c8:	b96c02c1 	ldr	w1, [x22, #11264]
    3430c7cc:	110006b5 	add	w21, w21, #0x1
    3430c7d0:	6b0102bf 	cmp	w21, w1
    3430c7d4:	5400024a 	b.ge	3430c81c <load_partition_gpt.part.0+0x8c>  // b.tcont
    3430c7d8:	910143e1 	add	x1, sp, #0x50
    3430c7dc:	910123e3 	add	x3, sp, #0x48
    3430c7e0:	aa1703e0 	mov	x0, x23
    3430c7e4:	d2801002 	mov	x2, #0x80                  	// #128
    3430c7e8:	f90027ff 	str	xzr, [sp, #72]
    3430c7ec:	97ffde7d 	bl	343041e0 <io_read>
    3430c7f0:	aa1403e1 	mov	x1, x20
    3430c7f4:	2a0003f3 	mov	w19, w0
    3430c7f8:	35000200 	cbnz	w0, 3430c838 <load_partition_gpt.part.0+0xa8>
    3430c7fc:	f94027e2 	ldr	x2, [sp, #72]
    3430c800:	910143e0 	add	x0, sp, #0x50
    3430c804:	91016294 	add	x20, x20, #0x58
    3430c808:	f102005f 	cmp	x2, #0x80
    3430c80c:	54000161 	b.ne	3430c838 <load_partition_gpt.part.0+0xa8>  // b.any
    3430c810:	97ffff6c 	bl	3430c5c0 <parse_gpt_entry>
    3430c814:	34fffda0 	cbz	w0, 3430c7c8 <load_partition_gpt.part.0+0x38>
    3430c818:	34000115 	cbz	w21, 3430c838 <load_partition_gpt.part.0+0xa8>
    3430c81c:	b92c02d5 	str	w21, [x22, #11264]
    3430c820:	2a1303e0 	mov	w0, w19
    3430c824:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c828:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c82c:	f9401bf7 	ldr	x23, [sp, #48]
    3430c830:	a8cd7bfd 	ldp	x29, x30, [sp], #208
    3430c834:	d65f03c0 	ret
    3430c838:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430c83c:	2a1303e0 	mov	w0, w19
    3430c840:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c844:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430c848:	f9401bf7 	ldr	x23, [sp, #48]
    3430c84c:	a8cd7bfd 	ldp	x29, x30, [sp], #208
    3430c850:	d65f03c0 	ret
	...

000000003430c860 <load_partition_table>:
    3430c860:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    3430c864:	910003fd 	mov	x29, sp
    3430c868:	910183e2 	add	x2, sp, #0x60
    3430c86c:	910143e1 	add	x1, sp, #0x50
    3430c870:	a90153f3 	stp	x19, x20, [sp, #16]
    3430c874:	f90033ff 	str	xzr, [sp, #96]
    3430c878:	94000c4e 	bl	3430f9b0 <plat_get_image_source>
    3430c87c:	2a0003f3 	mov	w19, w0
    3430c880:	340000a0 	cbz	w0, 3430c894 <load_partition_table+0x34>
    3430c884:	2a1303e0 	mov	w0, w19
    3430c888:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c88c:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430c890:	d65f03c0 	ret
    3430c894:	f9402be0 	ldr	x0, [sp, #80]
    3430c898:	910163e2 	add	x2, sp, #0x58
    3430c89c:	f94033e1 	ldr	x1, [sp, #96]
    3430c8a0:	97ffddf4 	bl	34304070 <io_open>
    3430c8a4:	2a0003f3 	mov	w19, w0
    3430c8a8:	35fffee0 	cbnz	w0, 3430c884 <load_partition_table+0x24>
    3430c8ac:	f9402ff4 	ldr	x20, [sp, #88]
    3430c8b0:	d2800002 	mov	x2, #0x0                   	// #0
    3430c8b4:	52800021 	mov	w1, #0x1                   	// #1
    3430c8b8:	aa1403e0 	mov	x0, x20
    3430c8bc:	97ffde39 	bl	343041a0 <io_seek>
    3430c8c0:	2a0003f3 	mov	w19, w0
    3430c8c4:	340000e0 	cbz	w0, 3430c8e0 <load_partition_table+0x80>
    3430c8c8:	f9402fe0 	ldr	x0, [sp, #88]
    3430c8cc:	97ffde4d 	bl	34304200 <io_close>
    3430c8d0:	2a1303e0 	mov	w0, w19
    3430c8d4:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430c8d8:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430c8dc:	d65f03c0 	ret
    3430c8e0:	a90363f7 	stp	x23, x24, [sp, #48]
    3430c8e4:	b0000157 	adrp	x23, 34335000 <list+0x1ce8>
    3430c8e8:	913c82f7 	add	x23, x23, #0xf20
    3430c8ec:	aa1403e0 	mov	x0, x20
    3430c8f0:	aa1703e1 	mov	x1, x23
    3430c8f4:	9101e3e3 	add	x3, sp, #0x78
    3430c8f8:	d2804002 	mov	x2, #0x200                 	// #512
    3430c8fc:	97ffde39 	bl	343041e0 <io_read>
    3430c900:	2a0003f3 	mov	w19, w0
    3430c904:	350009e0 	cbnz	w0, 3430ca40 <load_partition_table+0x1e0>
    3430c908:	f9403fe0 	ldr	x0, [sp, #120]
    3430c90c:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430c910:	f108001f 	cmp	x0, #0x200
    3430c914:	54000261 	b.ne	3430c960 <load_partition_table+0x100>  // b.any
    3430c918:	3947fae0 	ldrb	w0, [x23, #510]
    3430c91c:	7101541f 	cmp	w0, #0x55
    3430c920:	540013e1 	b.ne	3430cb9c <load_partition_table+0x33c>  // b.any
    3430c924:	3947fee0 	ldrb	w0, [x23, #511]
    3430c928:	7102a81f 	cmp	w0, #0xaa
    3430c92c:	54001381 	b.ne	3430cb9c <load_partition_table+0x33c>  // b.any
    3430c930:	910243e0 	add	x0, sp, #0x90
    3430c934:	9106fae1 	add	x1, x23, #0x1be
    3430c938:	d2800202 	mov	x2, #0x10                  	// #16
    3430c93c:	940017e5 	bl	343128d0 <memcpy>
    3430c940:	b9409fe0 	ldr	w0, [sp, #156]
    3430c944:	51000400 	sub	w0, w0, #0x1
    3430c948:	31000c1f 	cmn	w0, #0x3
    3430c94c:	54001308 	b.hi	3430cbac <load_partition_table+0x34c>  // b.pmore
    3430c950:	910243e1 	add	x1, sp, #0x90
    3430c954:	910203e0 	add	x0, sp, #0x80
    3430c958:	d2800202 	mov	x2, #0x10                  	// #16
    3430c95c:	940017dd 	bl	343128d0 <memcpy>
    3430c960:	394213e0 	ldrb	w0, [sp, #132]
    3430c964:	7103b81f 	cmp	w0, #0xee
    3430c968:	54000741 	b.ne	3430ca50 <load_partition_table+0x1f0>  // b.any
    3430c96c:	b9408bf5 	ldr	w21, [sp, #136]
    3430c970:	710006bf 	cmp	w21, #0x1
    3430c974:	54000e81 	b.ne	3430cb44 <load_partition_table+0x2e4>  // b.any
    3430c978:	f9402ff4 	ldr	x20, [sp, #88]
    3430c97c:	2a1503e1 	mov	w1, w21
    3430c980:	d2804002 	mov	x2, #0x200                 	// #512
    3430c984:	aa1403e0 	mov	x0, x20
    3430c988:	97ffde06 	bl	343041a0 <io_seek>
    3430c98c:	340004a0 	cbz	w0, 3430ca20 <load_partition_table+0x1c0>
    3430c990:	f9402fe0 	ldr	x0, [sp, #88]
    3430c994:	97ffde1b 	bl	34304200 <io_close>
    3430c998:	b9408ff4 	ldr	w20, [sp, #140]
    3430c99c:	9101e3e2 	add	x2, sp, #0x78
    3430c9a0:	9101c3e1 	add	x1, sp, #0x70
    3430c9a4:	528003a0 	mov	w0, #0x1d                  	// #29
    3430c9a8:	f90037ff 	str	xzr, [sp, #104]
    3430c9ac:	94000c01 	bl	3430f9b0 <plat_get_image_source>
    3430c9b0:	2a0003f3 	mov	w19, w0
    3430c9b4:	35000c20 	cbnz	w0, 3430cb38 <load_partition_table+0x2d8>
    3430c9b8:	a94707e0 	ldp	x0, x1, [sp, #112]
    3430c9bc:	51008283 	sub	w3, w20, #0x20
    3430c9c0:	52804005 	mov	w5, #0x200                 	// #512
    3430c9c4:	d2884002 	mov	x2, #0x4200                	// #16896
    3430c9c8:	f9400024 	ldr	x4, [x1]
    3430c9cc:	9ba51063 	umaddl	x3, w3, w5, x4
    3430c9d0:	a9000823 	stp	x3, x2, [x1]
    3430c9d4:	910243e2 	add	x2, sp, #0x90
    3430c9d8:	97ffdda6 	bl	34304070 <io_open>
    3430c9dc:	2a0003f3 	mov	w19, w0
    3430c9e0:	35000ac0 	cbnz	w0, 3430cb38 <load_partition_table+0x2d8>
    3430c9e4:	f9404bf4 	ldr	x20, [sp, #144]
    3430c9e8:	d2880002 	mov	x2, #0x4000                	// #16384
    3430c9ec:	52800021 	mov	w1, #0x1                   	// #1
    3430c9f0:	aa1403e0 	mov	x0, x20
    3430c9f4:	97ffddeb 	bl	343041a0 <io_seek>
    3430c9f8:	2a0003f3 	mov	w19, w0
    3430c9fc:	34000ac0 	cbz	w0, 3430cb54 <load_partition_table+0x2f4>
    3430ca00:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430ca04:	910fe000 	add	x0, x0, #0x3f8
    3430ca08:	97ffd9ea 	bl	343031b0 <tf_log>
    3430ca0c:	f9404be0 	ldr	x0, [sp, #144]
    3430ca10:	97ffddfc 	bl	34304200 <io_close>
    3430ca14:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430ca18:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430ca1c:	17ffff9a 	b	3430c884 <load_partition_table+0x24>
    3430ca20:	910243e1 	add	x1, sp, #0x90
    3430ca24:	aa1403e0 	mov	x0, x20
    3430ca28:	97ffff1e 	bl	3430c6a0 <load_gpt_header.part.0>
    3430ca2c:	2a0003f3 	mov	w19, w0
    3430ca30:	35fffb00 	cbnz	w0, 3430c990 <load_partition_table+0x130>
    3430ca34:	f9404be2 	ldr	x2, [sp, #144]
    3430ca38:	b50006a2 	cbnz	x2, 3430cb0c <load_partition_table+0x2ac>
    3430ca3c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430ca40:	f9402fe0 	ldr	x0, [sp, #88]
    3430ca44:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430ca48:	97ffddee 	bl	34304200 <io_close>
    3430ca4c:	17ffffa1 	b	3430c8d0 <load_partition_table+0x70>
    3430ca50:	f0000138 	adrp	x24, 34333000 <drivers+0x240>
    3430ca54:	910c6318 	add	x24, x24, #0x318
    3430ca58:	f90023f9 	str	x25, [sp, #64]
    3430ca5c:	aa1803f4 	mov	x20, x24
    3430ca60:	f9402ff9 	ldr	x25, [sp, #88]
    3430ca64:	9106faf6 	add	x22, x23, #0x1be
    3430ca68:	52800080 	mov	w0, #0x4                   	// #4
    3430ca6c:	52800015 	mov	w21, #0x0                   	// #0
    3430ca70:	b92c0300 	str	w0, [x24, #11264]
    3430ca74:	d503201f 	nop
    3430ca78:	110006b5 	add	w21, w21, #0x1
    3430ca7c:	aa1903e0 	mov	x0, x25
    3430ca80:	d2800002 	mov	x2, #0x0                   	// #0
    3430ca84:	52800021 	mov	w1, #0x1                   	// #1
    3430ca88:	97ffddc6 	bl	343041a0 <io_seek>
    3430ca8c:	35000220 	cbnz	w0, 3430cad0 <load_partition_table+0x270>
    3430ca90:	9101e3e3 	add	x3, sp, #0x78
    3430ca94:	aa1703e1 	mov	x1, x23
    3430ca98:	aa1903e0 	mov	x0, x25
    3430ca9c:	d2804002 	mov	x2, #0x200                 	// #512
    3430caa0:	97ffddd0 	bl	343041e0 <io_read>
    3430caa4:	35000160 	cbnz	w0, 3430cad0 <load_partition_table+0x270>
    3430caa8:	3947fae3 	ldrb	w3, [x23, #510]
    3430caac:	aa1603e1 	mov	x1, x22
    3430cab0:	910243e0 	add	x0, sp, #0x90
    3430cab4:	d2800202 	mov	x2, #0x10                  	// #16
    3430cab8:	7101547f 	cmp	w3, #0x55
    3430cabc:	540000a1 	b.ne	3430cad0 <load_partition_table+0x270>  // b.any
    3430cac0:	3947fee3 	ldrb	w3, [x23, #511]
    3430cac4:	7102a87f 	cmp	w3, #0xaa
    3430cac8:	54000041 	b.ne	3430cad0 <load_partition_table+0x270>  // b.any
    3430cacc:	94001781 	bl	343128d0 <memcpy>
    3430cad0:	394253e0 	ldrb	w0, [sp, #148]
    3430cad4:	910042d6 	add	x22, x22, #0x10
    3430cad8:	39004280 	strb	w0, [x20, #16]
    3430cadc:	295303e1 	ldp	w1, w0, [sp, #152]
    3430cae0:	b96c0302 	ldr	w2, [x24, #11264]
    3430cae4:	53175821 	lsl	w1, w1, #9
    3430cae8:	53175800 	lsl	w0, w0, #9
    3430caec:	a9000281 	stp	x1, x0, [x20]
    3430caf0:	91016294 	add	x20, x20, #0x58
    3430caf4:	6b0202bf 	cmp	w21, w2
    3430caf8:	54fffc0b 	b.lt	3430ca78 <load_partition_table+0x218>  // b.tstop
    3430cafc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430cb00:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430cb04:	f94023f9 	ldr	x25, [sp, #64]
    3430cb08:	17ffff70 	b	3430c8c8 <load_partition_table+0x68>
    3430cb0c:	d377d842 	lsl	x2, x2, #9
    3430cb10:	2a1503e1 	mov	w1, w21
    3430cb14:	aa1403e0 	mov	x0, x20
    3430cb18:	97ffdda2 	bl	343041a0 <io_seek>
    3430cb1c:	35fff3a0 	cbnz	w0, 3430c990 <load_partition_table+0x130>
    3430cb20:	aa1403e0 	mov	x0, x20
    3430cb24:	97ffff1b 	bl	3430c790 <load_partition_gpt.part.0>
    3430cb28:	2a0003f3 	mov	w19, w0
    3430cb2c:	35fff320 	cbnz	w0, 3430c990 <load_partition_table+0x130>
    3430cb30:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430cb34:	17ffffc3 	b	3430ca40 <load_partition_table+0x1e0>
    3430cb38:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430cb3c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430cb40:	17ffff51 	b	3430c884 <load_partition_table+0x24>
    3430cb44:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430cb48:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430cb4c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430cb50:	17ffff4d 	b	3430c884 <load_partition_table+0x24>
    3430cb54:	aa1403e0 	mov	x0, x20
    3430cb58:	9101a3e1 	add	x1, sp, #0x68
    3430cb5c:	97fffed1 	bl	3430c6a0 <load_gpt_header.part.0>
    3430cb60:	2a0003f3 	mov	w19, w0
    3430cb64:	35fff4e0 	cbnz	w0, 3430ca00 <load_partition_table+0x1a0>
    3430cb68:	f94037e0 	ldr	x0, [sp, #104]
    3430cb6c:	b4fff4a0 	cbz	x0, 3430ca00 <load_partition_table+0x1a0>
    3430cb70:	f9404bf4 	ldr	x20, [sp, #144]
    3430cb74:	d2800002 	mov	x2, #0x0                   	// #0
    3430cb78:	52800021 	mov	w1, #0x1                   	// #1
    3430cb7c:	aa1403e0 	mov	x0, x20
    3430cb80:	97ffdd88 	bl	343041a0 <io_seek>
    3430cb84:	2a0003f3 	mov	w19, w0
    3430cb88:	35fff420 	cbnz	w0, 3430ca0c <load_partition_table+0x1ac>
    3430cb8c:	aa1403e0 	mov	x0, x20
    3430cb90:	97ffff00 	bl	3430c790 <load_partition_gpt.part.0>
    3430cb94:	2a0003f3 	mov	w19, w0
    3430cb98:	17ffff9d 	b	3430ca0c <load_partition_table+0x1ac>
    3430cb9c:	12800033 	mov	w19, #0xfffffffe            	// #-2
    3430cba0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430cba4:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430cba8:	17ffff48 	b	3430c8c8 <load_partition_table+0x68>
    3430cbac:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430cbb0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430cbb4:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430cbb8:	17ffff44 	b	3430c8c8 <load_partition_table+0x68>
    3430cbbc:	00000000 	udf	#0

000000003430cbc0 <get_partition_entry_list>:
    3430cbc0:	f0000120 	adrp	x0, 34333000 <drivers+0x240>
    3430cbc4:	910c6000 	add	x0, x0, #0x318
    3430cbc8:	d65f03c0 	ret
    3430cbcc:	00000000 	udf	#0

000000003430cbd0 <parse_optee_image.isra.0>:
    3430cbd0:	aa0003e4 	mov	x4, x0
    3430cbd4:	b9401400 	ldr	w0, [x0, #20]
    3430cbd8:	2a0203e6 	mov	w6, w2
    3430cbdc:	0a020022 	and	w2, w1, w2
    3430cbe0:	3100045f 	cmn	w2, #0x1
    3430cbe4:	aa0180c1 	orr	x1, x6, x1, lsl #32
    3430cbe8:	f9400485 	ldr	x5, [x4, #8]
    3430cbec:	51000400 	sub	w0, w0, #0x1
    3430cbf0:	2a0303e2 	mov	w2, w3
    3430cbf4:	9a851021 	csel	x1, x1, x5, ne  // ne = any
    3430cbf8:	ab050000 	adds	x0, x0, x5
    3430cbfc:	54000202 	b.cs	3430cc3c <parse_optee_image.isra.0+0x6c>  // b.hs, b.nlast
    3430cc00:	cb0203e6 	neg	x6, x2
    3430cc04:	eb0100df 	cmp	x6, x1
    3430cc08:	540001a3 	b.cc	3430cc3c <parse_optee_image.isra.0+0x6c>  // b.lo, b.ul, b.last
    3430cc0c:	d1000442 	sub	x2, x2, #0x1
    3430cc10:	8b010042 	add	x2, x2, x1
    3430cc14:	eb02001f 	cmp	x0, x2
    3430cc18:	fa452020 	ccmp	x1, x5, #0x0, cs  // cs = hs, nlast
    3430cc1c:	54000103 	b.cc	3430cc3c <parse_optee_image.isra.0+0x6c>  // b.lo, b.ul, b.last
    3430cc20:	b9400482 	ldr	w2, [x4, #4]
    3430cc24:	52800000 	mov	w0, #0x0                   	// #0
    3430cc28:	f9000481 	str	x1, [x4, #8]
    3430cc2c:	121e7841 	and	w1, w2, #0xfffffffd
    3430cc30:	b9000481 	str	w1, [x4, #4]
    3430cc34:	b9001083 	str	w3, [x4, #16]
    3430cc38:	d65f03c0 	ret
    3430cc3c:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430cc40:	d65f03c0 	ret
	...

000000003430cc50 <parse_optee_header>:
    3430cc50:	aa0003ed 	mov	x13, x0
    3430cc54:	aa0103ec 	mov	x12, x1
    3430cc58:	528a09e0 	mov	w0, #0x504f                	// #20559
    3430cc5c:	72a8aa80 	movk	w0, #0x4554, lsl #16
    3430cc60:	f94005ae 	ldr	x14, [x13, #8]
    3430cc64:	b94001c1 	ldr	w1, [x14]
    3430cc68:	6b00003f 	cmp	w1, w0
    3430cc6c:	54000080 	b.eq	3430cc7c <parse_optee_header+0x2c>  // b.none
    3430cc70:	52800000 	mov	w0, #0x0                   	// #0
    3430cc74:	f9000dbf 	str	xzr, [x13, #24]
    3430cc78:	d65f03c0 	ret
    3430cc7c:	394011c0 	ldrb	w0, [x14, #4]
    3430cc80:	7100081f 	cmp	w0, #0x2
    3430cc84:	54ffff61 	b.ne	3430cc70 <parse_optee_header+0x20>  // b.any
    3430cc88:	b94009cb 	ldr	w11, [x14, #8]
    3430cc8c:	51000560 	sub	w0, w11, #0x1
    3430cc90:	7100041f 	cmp	w0, #0x1
    3430cc94:	54fffee8 	b.hi	3430cc70 <parse_optee_header+0x20>  // b.pmore
    3430cc98:	aa0203ea 	mov	x10, x2
    3430cc9c:	910051c8 	add	x8, x14, #0x14
    3430cca0:	910031c7 	add	x7, x14, #0xc
    3430cca4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430cca8:	52800009 	mov	w9, #0x0                   	// #0
    3430ccac:	910003fd 	mov	x29, sp
    3430ccb0:	b9400103 	ldr	w3, [x8]
    3430ccb4:	34000343 	cbz	w3, 3430cd1c <parse_optee_header+0xcc>
    3430ccb8:	aa0a03e0 	mov	x0, x10
    3430ccbc:	7100047f 	cmp	w3, #0x1
    3430ccc0:	540004c1 	b.ne	3430cd58 <parse_optee_header+0x108>  // b.any
    3430ccc4:	b40003ca 	cbz	x10, 3430cd3c <parse_optee_header+0xec>
    3430ccc8:	294008e1 	ldp	w1, w2, [x7]
    3430cccc:	b9400ce3 	ldr	w3, [x7, #12]
    3430ccd0:	97ffffc0 	bl	3430cbd0 <parse_optee_image.isra.0>
    3430ccd4:	350002e0 	cbnz	w0, 3430cd30 <parse_optee_header+0xe0>
    3430ccd8:	11000529 	add	w9, w9, #0x1
    3430ccdc:	91004108 	add	x8, x8, #0x10
    3430cce0:	910040e7 	add	x7, x7, #0x10
    3430cce4:	6b0b013f 	cmp	w9, w11
    3430cce8:	54fffe41 	b.ne	3430ccb0 <parse_optee_header+0x60>  // b.any
    3430ccec:	f9400580 	ldr	x0, [x12, #8]
    3430ccf0:	f90005a0 	str	x0, [x13, #8]
    3430ccf4:	b400008a 	cbz	x10, 3430cd04 <parse_optee_header+0xb4>
    3430ccf8:	b9401140 	ldr	w0, [x10, #16]
    3430ccfc:	f9400541 	ldr	x1, [x10, #8]
    3430cd00:	a90201a1 	stp	x1, x0, [x13, #32]
    3430cd04:	394015c0 	ldrb	w0, [x14, #5]
    3430cd08:	34000320 	cbz	w0, 3430cd6c <parse_optee_header+0x11c>
    3430cd0c:	52800000 	mov	w0, #0x0                   	// #0
    3430cd10:	f9000dbf 	str	xzr, [x13, #24]
    3430cd14:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430cd18:	d65f03c0 	ret
    3430cd1c:	294008e1 	ldp	w1, w2, [x7]
    3430cd20:	aa0c03e0 	mov	x0, x12
    3430cd24:	b9400ce3 	ldr	w3, [x7, #12]
    3430cd28:	97ffffaa 	bl	3430cbd0 <parse_optee_image.isra.0>
    3430cd2c:	34fffd60 	cbz	w0, 3430ccd8 <parse_optee_header+0x88>
    3430cd30:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430cd34:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430cd38:	d65f03c0 	ret
    3430cd3c:	b9400501 	ldr	w1, [x8, #4]
    3430cd40:	34fffcc1 	cbz	w1, 3430ccd8 <parse_optee_header+0x88>
    3430cd44:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430cd48:	91110000 	add	x0, x0, #0x440
    3430cd4c:	97ffd919 	bl	343031b0 <tf_log>
    3430cd50:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430cd54:	17fffff0 	b	3430cd14 <parse_optee_header+0xc4>
    3430cd58:	d0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430cd5c:	91118000 	add	x0, x0, #0x460
    3430cd60:	97ffd914 	bl	343031b0 <tf_log>
    3430cd64:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430cd68:	17ffffeb 	b	3430cd14 <parse_optee_header+0xc4>
    3430cd6c:	d2800021 	mov	x1, #0x1                   	// #1
    3430cd70:	f9000da1 	str	x1, [x13, #24]
    3430cd74:	17ffffe8 	b	3430cd14 <parse_optee_header+0xc4>
	...

000000003430cd80 <crc8poly>:
    3430cd80:	12001c04 	and	w4, w0, #0xff
    3430cd84:	12001c21 	and	w1, w1, #0xff
    3430cd88:	2a0403e0 	mov	w0, w4
    3430cd8c:	b40002a3 	cbz	x3, 3430cde0 <crc8poly+0x60>
    3430cd90:	53196021 	lsl	w1, w1, #7
    3430cd94:	aa0203e5 	mov	x5, x2
    3430cd98:	32110024 	orr	w4, w1, #0x8000
    3430cd9c:	8b030043 	add	x3, x2, x3
    3430cda0:	394000a1 	ldrb	w1, [x5]
    3430cda4:	d2800102 	mov	x2, #0x8                   	// #8
    3430cda8:	4a000021 	eor	w1, w1, w0
    3430cdac:	53181c20 	ubfiz	w0, w1, #8, #8
    3430cdb0:	4a000081 	eor	w1, w4, w0
    3430cdb4:	f271001f 	tst	x0, #0x8000
    3430cdb8:	12003c21 	and	w1, w1, #0xffff
    3430cdbc:	1a801020 	csel	w0, w1, w0, ne  // ne = any
    3430cdc0:	f1000442 	subs	x2, x2, #0x1
    3430cdc4:	531f3800 	ubfiz	w0, w0, #1, #15
    3430cdc8:	54ffff41 	b.ne	3430cdb0 <crc8poly+0x30>  // b.any
    3430cdcc:	910004a5 	add	x5, x5, #0x1
    3430cdd0:	53087c00 	lsr	w0, w0, #8
    3430cdd4:	eb05007f 	cmp	x3, x5
    3430cdd8:	54fffe41 	b.ne	3430cda0 <crc8poly+0x20>  // b.any
    3430cddc:	12001c04 	and	w4, w0, #0xff
    3430cde0:	2a0403e0 	mov	w0, w4
    3430cde4:	d65f03c0 	ret
	...

000000003430cdf0 <xlat_arch_get_pas>:
    3430cdf0:	121c0400 	and	w0, w0, #0x30
    3430cdf4:	7100401f 	cmp	w0, #0x10
    3430cdf8:	1a9f17e0 	cset	w0, eq  // eq = none
    3430cdfc:	531b6800 	lsl	w0, w0, #5
    3430ce00:	d65f03c0 	ret
	...

000000003430ce10 <is_dcache_enabled>:
    3430ce10:	d53e1000 	mrs	x0, sctlr_el3
    3430ce14:	53020800 	ubfx	w0, w0, #2, #1
    3430ce18:	d65f03c0 	ret
    3430ce1c:	00000000 	udf	#0

000000003430ce20 <xlat_arch_regime_get_xn_desc>:
    3430ce20:	7100041f 	cmp	w0, #0x1
    3430ce24:	d2e00c01 	mov	x1, #0x60000000000000      	// #27021597764222976
    3430ce28:	d2e00800 	mov	x0, #0x40000000000000      	// #18014398509481984
    3430ce2c:	9a800020 	csel	x0, x1, x0, eq  // eq = none
    3430ce30:	d65f03c0 	ret
	...

000000003430ce40 <xlat_arch_tlbi_va>:
    3430ce40:	d5033a9f 	dsb	ishst
    3430ce44:	d34cdc00 	ubfx	x0, x0, #12, #44
    3430ce48:	7100043f 	cmp	w1, #0x1
    3430ce4c:	540000e0 	b.eq	3430ce68 <xlat_arch_tlbi_va+0x28>  // b.none
    3430ce50:	7100083f 	cmp	w1, #0x2
    3430ce54:	54000060 	b.eq	3430ce60 <xlat_arch_tlbi_va+0x20>  // b.none
    3430ce58:	d50e8320 	tlbi	vae3is, x0
    3430ce5c:	d65f03c0 	ret
    3430ce60:	d50c8320 	tlbi	vae2is, x0
    3430ce64:	d65f03c0 	ret
    3430ce68:	d5088360 	tlbi	vaae1is, x0
    3430ce6c:	d65f03c0 	ret

000000003430ce70 <xlat_arch_current_el>:
    3430ce70:	d5384240 	mrs	x0, currentel
    3430ce74:	53020c00 	ubfx	w0, w0, #2, #2
    3430ce78:	d65f03c0 	ret
    3430ce7c:	00000000 	udf	#0

000000003430ce80 <setup_mmu_cfg>:
    3430ce80:	91000486 	add	x6, x4, #0x1
    3430ce84:	52800804 	mov	w4, #0x40                  	// #64
    3430ce88:	dac000c6 	rbit	x6, x6
    3430ce8c:	f27f003f 	tst	x1, #0x2
    3430ce90:	dac010c6 	clz	x6, x6
    3430ce94:	5286a001 	mov	w1, #0x3500                	// #13568
    3430ce98:	4b060084 	sub	w4, w4, w6
    3430ce9c:	2a010081 	orr	w1, w4, w1
    3430cea0:	1a840024 	csel	w4, w1, w4, eq  // eq = none
    3430cea4:	d28000a1 	mov	x1, #0x5                   	// #5
    3430cea8:	93407c84 	sxtw	x4, w4
    3430ceac:	f2540c7f 	tst	x3, #0xf00000000000
    3430ceb0:	54000181 	b.ne	3430cee0 <setup_mmu_cfg+0x60>  // b.any
    3430ceb4:	d2800081 	mov	x1, #0x4                   	// #4
    3430ceb8:	f256047f 	tst	x3, #0xc0000000000
    3430cebc:	54000121 	b.ne	3430cee0 <setup_mmu_cfg+0x60>  // b.any
    3430cec0:	d2800061 	mov	x1, #0x3                   	// #3
    3430cec4:	f258047f 	tst	x3, #0x30000000000
    3430cec8:	540000c1 	b.ne	3430cee0 <setup_mmu_cfg+0x60>  // b.any
    3430cecc:	d2800041 	mov	x1, #0x2                   	// #2
    3430ced0:	f25c0c7f 	tst	x3, #0xf000000000
    3430ced4:	54000061 	b.ne	3430cee0 <setup_mmu_cfg+0x60>  // b.any
    3430ced8:	f2600c7f 	tst	x3, #0xf00000000
    3430cedc:	9a9f07e1 	cset	x1, ne  // ne = any
    3430cee0:	aa018083 	orr	x3, x4, x1, lsl #32
    3430cee4:	aa014081 	orr	x1, x4, x1, lsl #16
    3430cee8:	710004bf 	cmp	w5, #0x1
    3430ceec:	b2690063 	orr	x3, x3, #0x800000
    3430cef0:	d2b01004 	mov	x4, #0x80800000            	// #2155872256
    3430cef4:	aa040021 	orr	x1, x1, x4
    3430cef8:	9a831021 	csel	x1, x1, x3, ne  // ne = any
    3430cefc:	b2400043 	orr	x3, x2, #0x1
    3430cf00:	d5380744 	mrs	x4, id_aa64mmfr2_el1
    3430cf04:	f2400c9f 	tst	x4, #0xf
    3430cf08:	d2809fe4 	mov	x4, #0x4ff                 	// #1279
    3430cf0c:	9a821062 	csel	x2, x3, x2, ne  // ne = any
    3430cf10:	f2a00884 	movk	x4, #0x44, lsl #16
    3430cf14:	a9000404 	stp	x4, x1, [x0]
    3430cf18:	f9000802 	str	x2, [x0, #16]
    3430cf1c:	d65f03c0 	ret

000000003430cf20 <mmap_add_region>:
    3430cf20:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430cf24:	aa0003e6 	mov	x6, x0
    3430cf28:	aa0103e5 	mov	x5, x1
    3430cf2c:	d2a80004 	mov	x4, #0x40000000            	// #1073741824
    3430cf30:	910003fd 	mov	x29, sp
    3430cf34:	910063e1 	add	x1, sp, #0x18
    3430cf38:	d0000100 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    3430cf3c:	910ec000 	add	x0, x0, #0x3b0
    3430cf40:	a90197e6 	stp	x6, x5, [sp, #24]
    3430cf44:	f90017e2 	str	x2, [sp, #40]
    3430cf48:	b90033e3 	str	w3, [sp, #48]
    3430cf4c:	f9001fe4 	str	x4, [sp, #56]
    3430cf50:	94000240 	bl	3430d850 <mmap_add_region_ctx>
    3430cf54:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430cf58:	d65f03c0 	ret
    3430cf5c:	00000000 	udf	#0

000000003430cf60 <mmap_add>:
    3430cf60:	aa0003e1 	mov	x1, x0
    3430cf64:	d0000102 	adrp	x2, 3432e000 <pie_cfg+0xe08>
    3430cf68:	910ec040 	add	x0, x2, #0x3b0
    3430cf6c:	14000299 	b	3430d9d0 <mmap_add_ctx>

000000003430cf70 <mmap_add_dynamic_region>:
    3430cf70:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430cf74:	aa0003e6 	mov	x6, x0
    3430cf78:	aa0103e5 	mov	x5, x1
    3430cf7c:	d2a80004 	mov	x4, #0x40000000            	// #1073741824
    3430cf80:	910003fd 	mov	x29, sp
    3430cf84:	910063e1 	add	x1, sp, #0x18
    3430cf88:	d0000100 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    3430cf8c:	910ec000 	add	x0, x0, #0x3b0
    3430cf90:	a90197e6 	stp	x6, x5, [sp, #24]
    3430cf94:	f90017e2 	str	x2, [sp, #40]
    3430cf98:	b90033e3 	str	w3, [sp, #48]
    3430cf9c:	f9001fe4 	str	x4, [sp, #56]
    3430cfa0:	940002a0 	bl	3430da20 <mmap_add_dynamic_region_ctx>
    3430cfa4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430cfa8:	d65f03c0 	ret
    3430cfac:	00000000 	udf	#0

000000003430cfb0 <init_xlat_tables>:
    3430cfb0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430cfb4:	910003fd 	mov	x29, sp
    3430cfb8:	97ffffae 	bl	3430ce70 <xlat_arch_current_el>
    3430cfbc:	52800021 	mov	w1, #0x1                   	// #1
    3430cfc0:	6b01001f 	cmp	w0, w1
    3430cfc4:	54000080 	b.eq	3430cfd4 <init_xlat_tables+0x24>  // b.none
    3430cfc8:	7100081f 	cmp	w0, #0x2
    3430cfcc:	1a9f07e1 	cset	w1, ne  // ne = any
    3430cfd0:	11000821 	add	w1, w1, #0x2
    3430cfd4:	d0000100 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    3430cfd8:	910ec000 	add	x0, x0, #0x3b0
    3430cfdc:	b9006801 	str	w1, [x0, #104]
    3430cfe0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430cfe4:	14000333 	b	3430dcb0 <init_xlat_tables_ctx>
	...

000000003430cff0 <enable_mmu_el3>:
    3430cff0:	d0000101 	adrp	x1, 3432e000 <pie_cfg+0xe08>
    3430cff4:	910ec022 	add	x2, x1, #0x3b0
    3430cff8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430cffc:	d0000145 	adrp	x5, 34336000 <mbr_sector+0xe0>
    3430d000:	910003fd 	mov	x29, sp
    3430d004:	f941d823 	ldr	x3, [x1, #944]
    3430d008:	2a0003e1 	mov	w1, w0
    3430d00c:	f9400444 	ldr	x4, [x2, #8]
    3430d010:	f9402042 	ldr	x2, [x2, #64]
    3430d014:	f9000bf3 	str	x19, [sp, #16]
    3430d018:	2a0003f3 	mov	w19, w0
    3430d01c:	910480a0 	add	x0, x5, #0x120
    3430d020:	52800065 	mov	w5, #0x3                   	// #3
    3430d024:	97ffff97 	bl	3430ce80 <setup_mmu_cfg>
    3430d028:	2a1303e0 	mov	w0, w19
    3430d02c:	f9400bf3 	ldr	x19, [sp, #16]
    3430d030:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430d034:	17ffd5a5 	b	343026c8 <enable_mmu_direct_el3>
	...

000000003430d040 <mmap_add_region_check>:
    3430d040:	a9401829 	ldp	x9, x6, [x1]
    3430d044:	f940082a 	ldr	x10, [x1, #16]
    3430d048:	f9401023 	ldr	x3, [x1, #32]
    3430d04c:	aa060122 	orr	x2, x9, x6
    3430d050:	8b0a0128 	add	x8, x9, x10
    3430d054:	aa0a0042 	orr	x2, x2, x10
    3430d058:	8b0a00c7 	add	x7, x6, x10
    3430d05c:	d1000508 	sub	x8, x8, #0x1
    3430d060:	d10004e7 	sub	x7, x7, #0x1
    3430d064:	f2402c5f 	tst	x2, #0xfff
    3430d068:	54000861 	b.ne	3430d174 <mmap_add_region_check+0x134>  // b.any
    3430d06c:	f148007f 	cmp	x3, #0x200, lsl #12
    3430d070:	d2a80002 	mov	x2, #0x40000000            	// #1073741824
    3430d074:	fa421064 	ccmp	x3, x2, #0x4, ne  // ne = any
    3430d078:	d2820002 	mov	x2, #0x1000                	// #4096
    3430d07c:	fa421064 	ccmp	x3, x2, #0x4, ne  // ne = any
    3430d080:	540007a1 	b.ne	3430d174 <mmap_add_region_check+0x134>  // b.any
    3430d084:	eb08013f 	cmp	x9, x8
    3430d088:	fa4790c2 	ccmp	x6, x7, #0x2, ls  // ls = plast
    3430d08c:	54000708 	b.hi	3430d16c <mmap_add_region_check+0x12c>  // b.pmore
    3430d090:	f9400402 	ldr	x2, [x0, #8]
    3430d094:	eb07005f 	cmp	x2, x7
    3430d098:	540006a3 	b.cc	3430d16c <mmap_add_region_check+0x12c>  // b.lo, b.ul, b.last
    3430d09c:	f9400002 	ldr	x2, [x0]
    3430d0a0:	eb08005f 	cmp	x2, x8
    3430d0a4:	54000643 	b.cc	3430d16c <mmap_add_region_check+0x12c>  // b.lo, b.ul, b.last
    3430d0a8:	f9400802 	ldr	x2, [x0, #16]
    3430d0ac:	52800503 	mov	w3, #0x28                  	// #40
    3430d0b0:	b9401800 	ldr	w0, [x0, #24]
    3430d0b4:	9b230800 	smaddl	x0, w0, w3, x2
    3430d0b8:	f85e8000 	ldur	x0, [x0, #-24]
    3430d0bc:	b5000600 	cbnz	x0, 3430d17c <mmap_add_region_check+0x13c>
    3430d0c0:	f9400843 	ldr	x3, [x2, #16]
    3430d0c4:	b4000503 	cbz	x3, 3430d164 <mmap_add_region_check+0x124>
    3430d0c8:	cb0900cb 	sub	x11, x6, x9
    3430d0cc:	1400000e 	b	3430d104 <mmap_add_region_check+0xc4>
    3430d0d0:	eb0500ff 	cmp	x7, x5
    3430d0d4:	fa462000 	ccmp	x0, x6, #0x0, cs  // cs = hs, nlast
    3430d0d8:	54000222 	b.cs	3430d11c <mmap_add_region_check+0xdc>  // b.hs, b.nlast
    3430d0dc:	f9400043 	ldr	x3, [x2]
    3430d0e0:	8b040064 	add	x4, x3, x4
    3430d0e4:	eb04013f 	cmp	x9, x4
    3430d0e8:	fa489062 	ccmp	x3, x8, #0x2, ls  // ls = plast
    3430d0ec:	540002e9 	b.ls	3430d148 <mmap_add_region_check+0x108>  // b.plast
    3430d0f0:	eb07001f 	cmp	x0, x7
    3430d0f4:	540002e9 	b.ls	3430d150 <mmap_add_region_check+0x110>  // b.plast
    3430d0f8:	f9401c43 	ldr	x3, [x2, #56]
    3430d0fc:	9100a042 	add	x2, x2, #0x28
    3430d100:	b4000323 	cbz	x3, 3430d164 <mmap_add_region_check+0x124>
    3430d104:	f9400440 	ldr	x0, [x2, #8]
    3430d108:	d1000464 	sub	x4, x3, #0x1
    3430d10c:	eb06001f 	cmp	x0, x6
    3430d110:	8b040005 	add	x5, x0, x4
    3430d114:	fa4590e2 	ccmp	x7, x5, #0x2, ls  // ls = plast
    3430d118:	54fffdc8 	b.hi	3430d0d0 <mmap_add_region_check+0x90>  // b.pmore
    3430d11c:	b9401824 	ldr	w4, [x1, #24]
    3430d120:	37f80144 	tbnz	w4, #31, 3430d148 <mmap_add_region_check+0x108>
    3430d124:	b9401844 	ldr	w4, [x2, #24]
    3430d128:	37f80104 	tbnz	w4, #31, 3430d148 <mmap_add_region_check+0x108>
    3430d12c:	f9400044 	ldr	x4, [x2]
    3430d130:	cb040004 	sub	x4, x0, x4
    3430d134:	eb0b009f 	cmp	x4, x11
    3430d138:	54000081 	b.ne	3430d148 <mmap_add_region_check+0x108>  // b.any
    3430d13c:	eb0a007f 	cmp	x3, x10
    3430d140:	fa460000 	ccmp	x0, x6, #0x0, eq  // eq = none
    3430d144:	54fffda1 	b.ne	3430d0f8 <mmap_add_region_check+0xb8>  // b.any
    3430d148:	12800000 	mov	w0, #0xffffffff            	// #-1
    3430d14c:	d65f03c0 	ret
    3430d150:	eb0500df 	cmp	x6, x5
    3430d154:	54ffffa9 	b.ls	3430d148 <mmap_add_region_check+0x108>  // b.plast
    3430d158:	f9401c43 	ldr	x3, [x2, #56]
    3430d15c:	9100a042 	add	x2, x2, #0x28
    3430d160:	b5fffd23 	cbnz	x3, 3430d104 <mmap_add_region_check+0xc4>
    3430d164:	52800000 	mov	w0, #0x0                   	// #0
    3430d168:	d65f03c0 	ret
    3430d16c:	12800420 	mov	w0, #0xffffffde            	// #-34
    3430d170:	d65f03c0 	ret
    3430d174:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430d178:	d65f03c0 	ret
    3430d17c:	12800160 	mov	w0, #0xfffffff4            	// #-12
    3430d180:	d65f03c0 	ret
	...

000000003430d190 <xlat_tables_unmap_region>:
    3430d190:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    3430d194:	2a0503e7 	mov	w7, w5
    3430d198:	2a0403e8 	mov	w8, w4
    3430d19c:	910003fd 	mov	x29, sp
    3430d1a0:	a90363f7 	stp	x23, x24, [sp, #48]
    3430d1a4:	aa0103f8 	mov	x24, x1
    3430d1a8:	0b050ca1 	add	w1, w5, w5, lsl #3
    3430d1ac:	a90153f3 	stp	x19, x20, [sp, #16]
    3430d1b0:	aa0203f3 	mov	x19, x2
    3430d1b4:	4b0103e1 	neg	w1, w1
    3430d1b8:	a90573fb 	stp	x27, x28, [sp, #80]
    3430d1bc:	11009c21 	add	w1, w1, #0x27
    3430d1c0:	aa0003fc 	mov	x28, x0
    3430d1c4:	a940ef02 	ldp	x2, x27, [x24, #8]
    3430d1c8:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430d1cc:	aa0303f6 	mov	x22, x3
    3430d1d0:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430d1d4:	d280003a 	mov	x26, #0x1                   	// #1
    3430d1d8:	9ac1235a 	lsl	x26, x26, x1
    3430d1dc:	52800015 	mov	w21, #0x0                   	// #0
    3430d1e0:	8b1b005b 	add	x27, x2, x27
    3430d1e4:	d100077b 	sub	x27, x27, #0x1
    3430d1e8:	eb13005f 	cmp	x2, x19
    3430d1ec:	540000c9 	b.ls	3430d204 <xlat_tables_unmap_region+0x74>  // b.plast
    3430d1f0:	cb1a03e0 	neg	x0, x26
    3430d1f4:	8a020000 	and	x0, x0, x2
    3430d1f8:	cb130015 	sub	x21, x0, x19
    3430d1fc:	aa0003f3 	mov	x19, x0
    3430d200:	9ac126b5 	lsr	x21, x21, x1
    3430d204:	d1000754 	sub	x20, x26, #0x1
    3430d208:	8b354ed7 	add	x23, x22, w21, uxtw #3
    3430d20c:	8b130294 	add	x20, x20, x19
    3430d210:	110004e0 	add	w0, w7, #0x1
    3430d214:	b9006fe0 	str	w0, [sp, #108]
    3430d218:	6b0802bf 	cmp	w21, w8
    3430d21c:	54000622 	b.cs	3430d2e0 <xlat_tables_unmap_region+0x150>  // b.hs, b.nlast
    3430d220:	a9409b02 	ldp	x2, x6, [x24, #8]
    3430d224:	f94002f9 	ldr	x25, [x23]
    3430d228:	8b060046 	add	x6, x2, x6
    3430d22c:	d10004c6 	sub	x6, x6, #0x1
    3430d230:	eb06029f 	cmp	x20, x6
    3430d234:	fa539042 	ccmp	x2, x19, #0x2, ls  // ls = plast
    3430d238:	54000689 	b.ls	3430d308 <xlat_tables_unmap_region+0x178>  // b.plast
    3430d23c:	eb02029f 	cmp	x20, x2
    3430d240:	fa5330c2 	ccmp	x6, x19, #0x2, cc  // cc = lo, ul, last
    3430d244:	54000423 	b.cc	3430d2c8 <xlat_tables_unmap_region+0x138>  // b.lo, b.ul, b.last
    3430d248:	b9406fe5 	ldr	w5, [sp, #108]
    3430d24c:	92748f39 	and	x25, x25, #0xfffffffff000
    3430d250:	aa1903e3 	mov	x3, x25
    3430d254:	aa1303e2 	mov	x2, x19
    3430d258:	aa1803e1 	mov	x1, x24
    3430d25c:	aa1c03e0 	mov	x0, x28
    3430d260:	52804004 	mov	w4, #0x200                 	// #512
    3430d264:	290c9fe8 	stp	w8, w7, [sp, #100]
    3430d268:	97ffffca 	bl	3430d190 <xlat_tables_unmap_region>
    3430d26c:	97fffee9 	bl	3430ce10 <is_dcache_enabled>
    3430d270:	72001c1f 	tst	w0, #0xff
    3430d274:	294c9fe8 	ldp	w8, w7, [sp, #100]
    3430d278:	540006a1 	b.ne	3430d34c <xlat_tables_unmap_region+0x1bc>  // b.any
    3430d27c:	b9402b81 	ldr	w1, [x28, #40]
    3430d280:	f9401b83 	ldr	x3, [x28, #48]
    3430d284:	7100003f 	cmp	w1, #0x0
    3430d288:	540001ad 	b.le	3430d2bc <xlat_tables_unmap_region+0x12c>
    3430d28c:	f9401382 	ldr	x2, [x28, #32]
    3430d290:	d2800026 	mov	x6, #0x1                   	// #1
    3430d294:	eb02033f 	cmp	x25, x2
    3430d298:	540000c1 	b.ne	3430d2b0 <xlat_tables_unmap_region+0x120>  // b.any
    3430d29c:	14000009 	b	3430d2c0 <xlat_tables_unmap_region+0x130>
    3430d2a0:	910004c0 	add	x0, x6, #0x1
    3430d2a4:	eb02033f 	cmp	x25, x2
    3430d2a8:	54000ae0 	b.eq	3430d404 <xlat_tables_unmap_region+0x274>  // b.none
    3430d2ac:	aa0003e6 	mov	x6, x0
    3430d2b0:	91400442 	add	x2, x2, #0x1, lsl #12
    3430d2b4:	6b06003f 	cmp	w1, w6
    3430d2b8:	54ffff4c 	b.gt	3430d2a0 <xlat_tables_unmap_region+0x110>
    3430d2bc:	d1001063 	sub	x3, x3, #0x4
    3430d2c0:	b9400060 	ldr	w0, [x3]
    3430d2c4:	34000500 	cbz	w0, 3430d364 <xlat_tables_unmap_region+0x1d4>
    3430d2c8:	8b1a0273 	add	x19, x19, x26
    3430d2cc:	110006b5 	add	w21, w21, #0x1
    3430d2d0:	910022f7 	add	x23, x23, #0x8
    3430d2d4:	8b1a0294 	add	x20, x20, x26
    3430d2d8:	eb13037f 	cmp	x27, x19
    3430d2dc:	54fff9e8 	b.hi	3430d218 <xlat_tables_unmap_region+0x88>  // b.pmore
    3430d2e0:	b9406380 	ldr	w0, [x28, #96]
    3430d2e4:	6b07001f 	cmp	w0, w7
    3430d2e8:	54000583 	b.cc	3430d398 <xlat_tables_unmap_region+0x208>  // b.lo, b.ul, b.last
    3430d2ec:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d2f0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d2f4:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430d2f8:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430d2fc:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430d300:	a8c77bfd 	ldp	x29, x30, [sp], #112
    3430d304:	d65f03c0 	ret
    3430d308:	92400720 	and	x0, x25, #0x3
    3430d30c:	f1000c1f 	cmp	x0, #0x3
    3430d310:	7a4308e4 	ccmp	w7, #0x3, #0x4, eq  // eq = none
    3430d314:	54fff9a1 	b.ne	3430d248 <xlat_tables_unmap_region+0xb8>  // b.any
    3430d318:	b9406b81 	ldr	w1, [x28, #104]
    3430d31c:	aa1303e0 	mov	x0, x19
    3430d320:	f90002ff 	str	xzr, [x23]
    3430d324:	8b1a0273 	add	x19, x19, x26
    3430d328:	290c9fe8 	stp	w8, w7, [sp, #100]
    3430d32c:	110006b5 	add	w21, w21, #0x1
    3430d330:	910022f7 	add	x23, x23, #0x8
    3430d334:	8b1a0294 	add	x20, x20, x26
    3430d338:	97fffec2 	bl	3430ce40 <xlat_arch_tlbi_va>
    3430d33c:	294c9fe8 	ldp	w8, w7, [sp, #100]
    3430d340:	eb13037f 	cmp	x27, x19
    3430d344:	54fff6a8 	b.hi	3430d218 <xlat_tables_unmap_region+0x88>  // b.pmore
    3430d348:	17ffffe6 	b	3430d2e0 <xlat_tables_unmap_region+0x150>
    3430d34c:	aa1903e0 	mov	x0, x25
    3430d350:	d2820001 	mov	x1, #0x1000                	// #4096
    3430d354:	290c9fe8 	stp	w8, w7, [sp, #100]
    3430d358:	97ffd40b 	bl	34302384 <clean_dcache_range>
    3430d35c:	294c9fe8 	ldp	w8, w7, [sp, #100]
    3430d360:	17ffffc7 	b	3430d27c <xlat_tables_unmap_region+0xec>
    3430d364:	b9406b81 	ldr	w1, [x28, #104]
    3430d368:	aa1303e0 	mov	x0, x19
    3430d36c:	f90002ff 	str	xzr, [x23]
    3430d370:	8b1a0273 	add	x19, x19, x26
    3430d374:	290c9fe8 	stp	w8, w7, [sp, #100]
    3430d378:	110006b5 	add	w21, w21, #0x1
    3430d37c:	910022f7 	add	x23, x23, #0x8
    3430d380:	8b1a0294 	add	x20, x20, x26
    3430d384:	97fffeaf 	bl	3430ce40 <xlat_arch_tlbi_va>
    3430d388:	294c9fe8 	ldp	w8, w7, [sp, #100]
    3430d38c:	eb13037f 	cmp	x27, x19
    3430d390:	54fff448 	b.hi	3430d218 <xlat_tables_unmap_region+0x88>  // b.pmore
    3430d394:	17ffffd3 	b	3430d2e0 <xlat_tables_unmap_region+0x150>
    3430d398:	b9402b83 	ldr	w3, [x28, #40]
    3430d39c:	7100007f 	cmp	w3, #0x0
    3430d3a0:	540001ad 	b.le	3430d3d4 <xlat_tables_unmap_region+0x244>
    3430d3a4:	f9401380 	ldr	x0, [x28, #32]
    3430d3a8:	d2800021 	mov	x1, #0x1                   	// #1
    3430d3ac:	eb0002df 	cmp	x22, x0
    3430d3b0:	540000c1 	b.ne	3430d3c8 <xlat_tables_unmap_region+0x238>  // b.any
    3430d3b4:	1400001a 	b	3430d41c <xlat_tables_unmap_region+0x28c>
    3430d3b8:	91000422 	add	x2, x1, #0x1
    3430d3bc:	eb0002df 	cmp	x22, x0
    3430d3c0:	540002a0 	b.eq	3430d414 <xlat_tables_unmap_region+0x284>  // b.none
    3430d3c4:	aa0203e1 	mov	x1, x2
    3430d3c8:	91400400 	add	x0, x0, #0x1, lsl #12
    3430d3cc:	6b01007f 	cmp	w3, w1
    3430d3d0:	54ffff4c 	b.gt	3430d3b8 <xlat_tables_unmap_region+0x228>
    3430d3d4:	92800061 	mov	x1, #0xfffffffffffffffc    	// #-4
    3430d3d8:	f9401b82 	ldr	x2, [x28, #48]
    3430d3dc:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d3e0:	b8616840 	ldr	w0, [x2, x1]
    3430d3e4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d3e8:	51000400 	sub	w0, w0, #0x1
    3430d3ec:	b8216840 	str	w0, [x2, x1]
    3430d3f0:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430d3f4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430d3f8:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430d3fc:	a8c77bfd 	ldp	x29, x30, [sp], #112
    3430d400:	d65f03c0 	ret
    3430d404:	8b060863 	add	x3, x3, x6, lsl #2
    3430d408:	b9400060 	ldr	w0, [x3]
    3430d40c:	35fff5e0 	cbnz	w0, 3430d2c8 <xlat_tables_unmap_region+0x138>
    3430d410:	17ffffd5 	b	3430d364 <xlat_tables_unmap_region+0x1d4>
    3430d414:	d37ef421 	lsl	x1, x1, #2
    3430d418:	17fffff0 	b	3430d3d8 <xlat_tables_unmap_region+0x248>
    3430d41c:	d2800001 	mov	x1, #0x0                   	// #0
    3430d420:	17ffffee 	b	3430d3d8 <xlat_tables_unmap_region+0x248>
	...

000000003430d430 <xlat_desc>:
    3430d430:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430d434:	71000c7f 	cmp	w3, #0x3
    3430d438:	910003fd 	mov	x29, sp
    3430d43c:	a90153f3 	stp	x19, x20, [sp, #16]
    3430d440:	2a0103f3 	mov	w19, w1
    3430d444:	d2800074 	mov	x20, #0x3                   	// #3
    3430d448:	9a9f0694 	csinc	x20, x20, xzr, eq  // eq = none
    3430d44c:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430d450:	aa0003f6 	mov	x22, x0
    3430d454:	aa0203f5 	mov	x21, x2
    3430d458:	2a0103e0 	mov	w0, w1
    3430d45c:	97fffe65 	bl	3430cdf0 <xlat_arch_get_pas>
    3430d460:	2a0003e1 	mov	w1, w0
    3430d464:	d27d0263 	eor	x3, x19, #0x8
    3430d468:	aa140021 	orr	x1, x1, x20
    3430d46c:	b9406ac0 	ldr	w0, [x22, #104]
    3430d470:	d2808814 	mov	x20, #0x440                 	// #1088
    3430d474:	d3430c63 	ubfx	x3, x3, #3, #1
    3430d478:	aa031ea2 	orr	x2, x21, x3, lsl #7
    3430d47c:	aa010042 	orr	x2, x2, x1
    3430d480:	aa140054 	orr	x20, x2, x20
    3430d484:	7100041f 	cmp	w0, #0x1
    3430d488:	54000081 	b.ne	3430d498 <xlat_desc+0x68>  // b.any
    3430d48c:	b2760042 	orr	x2, x2, #0x400
    3430d490:	f279027f 	tst	x19, #0x80
    3430d494:	9a821294 	csel	x20, x20, x2, ne  // ne = any
    3430d498:	72000a75 	ands	w21, w19, #0x7
    3430d49c:	540003c0 	b.eq	3430d514 <xlat_desc+0xe4>  // b.none
    3430d4a0:	52800901 	mov	w1, #0x48                  	// #72
    3430d4a4:	6a01027f 	tst	w19, w1
    3430d4a8:	540002c1 	b.ne	3430d500 <xlat_desc+0xd0>  // b.any
    3430d4ac:	71000abf 	cmp	w21, #0x2
    3430d4b0:	54000100 	b.eq	3430d4d0 <xlat_desc+0xa0>  // b.none
    3430d4b4:	d2804100 	mov	x0, #0x208                 	// #520
    3430d4b8:	aa000294 	orr	x20, x20, x0
    3430d4bc:	aa1403e0 	mov	x0, x20
    3430d4c0:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d4c4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d4c8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430d4cc:	d65f03c0 	ret
    3430d4d0:	12180673 	and	w19, w19, #0x300
    3430d4d4:	710c027f 	cmp	w19, #0x300
    3430d4d8:	54ffff20 	b.eq	3430d4bc <xlat_desc+0x8c>  // b.none
    3430d4dc:	7108027f 	cmp	w19, #0x200
    3430d4e0:	b2770280 	orr	x0, x20, #0x200
    3430d4e4:	b2780694 	orr	x20, x20, #0x300
    3430d4e8:	9a801294 	csel	x20, x20, x0, ne  // ne = any
    3430d4ec:	aa1403e0 	mov	x0, x20
    3430d4f0:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d4f4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d4f8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430d4fc:	d65f03c0 	ret
    3430d500:	97fffe48 	bl	3430ce20 <xlat_arch_regime_get_xn_desc>
    3430d504:	aa000294 	orr	x20, x20, x0
    3430d508:	71000abf 	cmp	w21, #0x2
    3430d50c:	54fffd41 	b.ne	3430d4b4 <xlat_desc+0x84>  // b.any
    3430d510:	17fffff0 	b	3430d4d0 <xlat_desc+0xa0>
    3430d514:	97fffe43 	bl	3430ce20 <xlat_arch_regime_get_xn_desc>
    3430d518:	aa000294 	orr	x20, x20, x0
    3430d51c:	d2804081 	mov	x1, #0x204                 	// #516
    3430d520:	aa010294 	orr	x20, x20, x1
    3430d524:	aa1403e0 	mov	x0, x20
    3430d528:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d52c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d530:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430d534:	d65f03c0 	ret
	...

000000003430d540 <xlat_tables_map_region>:
    3430d540:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    3430d544:	d2800026 	mov	x6, #0x1                   	// #1
    3430d548:	910003fd 	mov	x29, sp
    3430d54c:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430d550:	aa0103fa 	mov	x26, x1
    3430d554:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430d558:	0b050cb5 	add	w21, w5, w5, lsl #3
    3430d55c:	4b1503f5 	neg	w21, w21
    3430d560:	f9400421 	ldr	x1, [x1, #8]
    3430d564:	a90363f7 	stp	x23, x24, [sp, #48]
    3430d568:	2a0503f7 	mov	w23, w5
    3430d56c:	f9400b48 	ldr	x8, [x26, #16]
    3430d570:	11009ea5 	add	w5, w21, #0x27
    3430d574:	a90153f3 	stp	x19, x20, [sp, #16]
    3430d578:	2a0403f3 	mov	w19, w4
    3430d57c:	8b080028 	add	x8, x1, x8
    3430d580:	a90573fb 	stp	x27, x28, [sp, #80]
    3430d584:	d1000516 	sub	x22, x8, #0x1
    3430d588:	aa0003fc 	mov	x28, x0
    3430d58c:	b9006fe5 	str	w5, [sp, #108]
    3430d590:	9ac520d5 	lsl	x21, x6, x5
    3430d594:	eb02003f 	cmp	x1, x2
    3430d598:	54000f89 	b.ls	3430d788 <xlat_tables_map_region+0x248>  // b.plast
    3430d59c:	cb1503f4 	neg	x20, x21
    3430d5a0:	b9406380 	ldr	w0, [x28, #96]
    3430d5a4:	8a010294 	and	x20, x20, x1
    3430d5a8:	cb020282 	sub	x2, x20, x2
    3430d5ac:	9ac5245b 	lsr	x27, x2, x5
    3430d5b0:	6b17001f 	cmp	w0, w23
    3430d5b4:	54000f43 	b.cc	3430d79c <xlat_tables_map_region+0x25c>  // b.lo, b.ul, b.last
    3430d5b8:	3941b3e1 	ldrb	w1, [sp, #108]
    3430d5bc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    3430d5c0:	8b0002b8 	add	x24, x21, x0
    3430d5c4:	8b3b4c79 	add	x25, x3, w27, uxtw #3
    3430d5c8:	8b140318 	add	x24, x24, x20
    3430d5cc:	9ac12000 	lsl	x0, x0, x1
    3430d5d0:	aa2003e0 	mvn	x0, x0
    3430d5d4:	f9003fe0 	str	x0, [sp, #120]
    3430d5d8:	110006e0 	add	w0, w23, #0x1
    3430d5dc:	b9006be0 	str	w0, [sp, #104]
    3430d5e0:	1400001f 	b	3430d65c <xlat_tables_map_region+0x11c>
    3430d5e4:	eb14005f 	cmp	x2, x20
    3430d5e8:	fa583000 	ccmp	x0, x24, #0x0, cc  // cc = lo, ul, last
    3430d5ec:	540002a8 	b.hi	3430d640 <xlat_tables_map_region+0x100>  // b.pmore
    3430d5f0:	34000924 	cbz	w4, 3430d714 <xlat_tables_map_region+0x1d4>
    3430d5f4:	b9406be5 	ldr	w5, [sp, #104]
    3430d5f8:	aa1403e2 	mov	x2, x20
    3430d5fc:	aa1a03e1 	mov	x1, x26
    3430d600:	92748c63 	and	x3, x3, #0xfffffffff000
    3430d604:	f9003be3 	str	x3, [sp, #112]
    3430d608:	52804004 	mov	w4, #0x200                 	// #512
    3430d60c:	aa1c03e0 	mov	x0, x28
    3430d610:	97ffffcc 	bl	3430d540 <xlat_tables_map_region>
    3430d614:	f90033e0 	str	x0, [sp, #96]
    3430d618:	97fffdfe 	bl	3430ce10 <is_dcache_enabled>
    3430d61c:	72001c1f 	tst	w0, #0xff
    3430d620:	f9403be3 	ldr	x3, [sp, #112]
    3430d624:	54000080 	b.eq	3430d634 <xlat_tables_map_region+0xf4>  // b.none
    3430d628:	aa0303e0 	mov	x0, x3
    3430d62c:	d2820001 	mov	x1, #0x1000                	// #4096
    3430d630:	97ffd355 	bl	34302384 <clean_dcache_range>
    3430d634:	f94033e0 	ldr	x0, [sp, #96]
    3430d638:	eb18001f 	cmp	x0, x24
    3430d63c:	54000f01 	b.ne	3430d81c <xlat_tables_map_region+0x2dc>  // b.any
    3430d640:	8b150294 	add	x20, x20, x21
    3430d644:	1100077b 	add	w27, w27, #0x1
    3430d648:	91002339 	add	x25, x25, #0x8
    3430d64c:	8b150300 	add	x0, x24, x21
    3430d650:	eb1402df 	cmp	x22, x20
    3430d654:	540004e9 	b.ls	3430d6f0 <xlat_tables_map_region+0x1b0>  // b.plast
    3430d658:	aa0003f8 	mov	x24, x0
    3430d65c:	6b13037f 	cmp	w27, w19
    3430d660:	54000c82 	b.cs	3430d7f0 <xlat_tables_map_region+0x2b0>  // b.hs, b.nlast
    3430d664:	a9400341 	ldp	x1, x0, [x26]
    3430d668:	f9400b42 	ldr	x2, [x26, #16]
    3430d66c:	f9400323 	ldr	x3, [x25]
    3430d670:	8b020002 	add	x2, x0, x2
    3430d674:	d1000442 	sub	x2, x2, #0x1
    3430d678:	12000464 	and	w4, w3, #0x3
    3430d67c:	eb18005f 	cmp	x2, x24
    3430d680:	fa542002 	ccmp	x0, x20, #0x2, cs  // cs = hs, nlast
    3430d684:	54fffb08 	b.hi	3430d5e4 <xlat_tables_map_region+0xa4>  // b.pmore
    3430d688:	cb000021 	sub	x1, x1, x0
    3430d68c:	8b140022 	add	x2, x1, x20
    3430d690:	71000eff 	cmp	w23, #0x3
    3430d694:	540006a0 	b.eq	3430d768 <xlat_tables_map_region+0x228>  // b.none
    3430d698:	71000c9f 	cmp	w4, #0x3
    3430d69c:	54fffac0 	b.eq	3430d5f4 <xlat_tables_map_region+0xb4>  // b.none
    3430d6a0:	35fffd04 	cbnz	w4, 3430d640 <xlat_tables_map_region+0x100>
    3430d6a4:	f9403fe0 	ldr	x0, [sp, #120]
    3430d6a8:	ea00005f 	tst	x2, x0
    3430d6ac:	7a400ae4 	ccmp	w23, #0x0, #0x4, eq  // eq = none
    3430d6b0:	54000320 	b.eq	3430d714 <xlat_tables_map_region+0x1d4>  // b.none
    3430d6b4:	f9401340 	ldr	x0, [x26, #32]
    3430d6b8:	3941b3e1 	ldrb	w1, [sp, #108]
    3430d6bc:	9ac12400 	lsr	x0, x0, x1
    3430d6c0:	b40002a0 	cbz	x0, 3430d714 <xlat_tables_map_region+0x1d4>
    3430d6c4:	b9401b41 	ldr	w1, [x26, #24]
    3430d6c8:	2a1703e3 	mov	w3, w23
    3430d6cc:	aa1c03e0 	mov	x0, x28
    3430d6d0:	97ffff58 	bl	3430d430 <xlat_desc>
    3430d6d4:	f9000320 	str	x0, [x25]
    3430d6d8:	8b150294 	add	x20, x20, x21
    3430d6dc:	1100077b 	add	w27, w27, #0x1
    3430d6e0:	91002339 	add	x25, x25, #0x8
    3430d6e4:	8b150300 	add	x0, x24, x21
    3430d6e8:	eb1402df 	cmp	x22, x20
    3430d6ec:	54fffb68 	b.hi	3430d658 <xlat_tables_map_region+0x118>  // b.pmore
    3430d6f0:	aa1803f4 	mov	x20, x24
    3430d6f4:	aa1403e0 	mov	x0, x20
    3430d6f8:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d6fc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d700:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430d704:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430d708:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430d70c:	a8c87bfd 	ldp	x29, x30, [sp], #128
    3430d710:	d65f03c0 	ret
    3430d714:	b9402b80 	ldr	w0, [x28, #40]
    3430d718:	7100001f 	cmp	w0, #0x0
    3430d71c:	54fffecd 	b.le	3430d6f4 <xlat_tables_map_region+0x1b4>
    3430d720:	d2800003 	mov	x3, #0x0                   	// #0
    3430d724:	f9401b81 	ldr	x1, [x28, #48]
    3430d728:	14000004 	b	3430d738 <xlat_tables_map_region+0x1f8>
    3430d72c:	91000463 	add	x3, x3, #0x1
    3430d730:	6b03001f 	cmp	w0, w3
    3430d734:	54fffe0d 	b.le	3430d6f4 <xlat_tables_map_region+0x1b4>
    3430d738:	b8637822 	ldr	w2, [x1, x3, lsl #2]
    3430d73c:	35ffff82 	cbnz	w2, 3430d72c <xlat_tables_map_region+0x1ec>
    3430d740:	f9401380 	ldr	x0, [x28, #32]
    3430d744:	ab033003 	adds	x3, x0, x3, lsl #12
    3430d748:	54fffd60 	b.eq	3430d6f4 <xlat_tables_map_region+0x1b4>  // b.none
    3430d74c:	b2400460 	orr	x0, x3, #0x3
    3430d750:	b9406be5 	ldr	w5, [sp, #104]
    3430d754:	aa1403e2 	mov	x2, x20
    3430d758:	aa1a03e1 	mov	x1, x26
    3430d75c:	f9000320 	str	x0, [x25]
    3430d760:	f9003be3 	str	x3, [sp, #112]
    3430d764:	17ffffa9 	b	3430d608 <xlat_tables_map_region+0xc8>
    3430d768:	71000c9f 	cmp	w4, #0x3
    3430d76c:	54fff6a0 	b.eq	3430d640 <xlat_tables_map_region+0x100>  // b.none
    3430d770:	b9401b41 	ldr	w1, [x26, #24]
    3430d774:	2a1703e3 	mov	w3, w23
    3430d778:	aa1c03e0 	mov	x0, x28
    3430d77c:	97ffff2d 	bl	3430d430 <xlat_desc>
    3430d780:	f9000320 	str	x0, [x25]
    3430d784:	17ffffd5 	b	3430d6d8 <xlat_tables_map_region+0x198>
    3430d788:	b9406380 	ldr	w0, [x28, #96]
    3430d78c:	aa0203f4 	mov	x20, x2
    3430d790:	5280001b 	mov	w27, #0x0                   	// #0
    3430d794:	6b17001f 	cmp	w0, w23
    3430d798:	54fff102 	b.cs	3430d5b8 <xlat_tables_map_region+0x78>  // b.hs, b.nlast
    3430d79c:	b9402b84 	ldr	w4, [x28, #40]
    3430d7a0:	7100009f 	cmp	w4, #0x0
    3430d7a4:	540001ad 	b.le	3430d7d8 <xlat_tables_map_region+0x298>
    3430d7a8:	f9401380 	ldr	x0, [x28, #32]
    3430d7ac:	d2800021 	mov	x1, #0x1                   	// #1
    3430d7b0:	eb00007f 	cmp	x3, x0
    3430d7b4:	540000c1 	b.ne	3430d7cc <xlat_tables_map_region+0x28c>  // b.any
    3430d7b8:	14000022 	b	3430d840 <xlat_tables_map_region+0x300>
    3430d7bc:	91000422 	add	x2, x1, #0x1
    3430d7c0:	eb00007f 	cmp	x3, x0
    3430d7c4:	54000280 	b.eq	3430d814 <xlat_tables_map_region+0x2d4>  // b.none
    3430d7c8:	aa0203e1 	mov	x1, x2
    3430d7cc:	91400400 	add	x0, x0, #0x1, lsl #12
    3430d7d0:	6b01009f 	cmp	w4, w1
    3430d7d4:	54ffff4c 	b.gt	3430d7bc <xlat_tables_map_region+0x27c>
    3430d7d8:	92800061 	mov	x1, #0xfffffffffffffffc    	// #-4
    3430d7dc:	f9401b82 	ldr	x2, [x28, #48]
    3430d7e0:	b8616840 	ldr	w0, [x2, x1]
    3430d7e4:	11000400 	add	w0, w0, #0x1
    3430d7e8:	b8216840 	str	w0, [x2, x1]
    3430d7ec:	17ffff73 	b	3430d5b8 <xlat_tables_map_region+0x78>
    3430d7f0:	d1000694 	sub	x20, x20, #0x1
    3430d7f4:	aa1403e0 	mov	x0, x20
    3430d7f8:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d7fc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d800:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430d804:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430d808:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430d80c:	a8c87bfd 	ldp	x29, x30, [sp], #128
    3430d810:	d65f03c0 	ret
    3430d814:	d37ef421 	lsl	x1, x1, #2
    3430d818:	17fffff1 	b	3430d7dc <xlat_tables_map_region+0x29c>
    3430d81c:	f94033f4 	ldr	x20, [sp, #96]
    3430d820:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d824:	aa1403e0 	mov	x0, x20
    3430d828:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d82c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430d830:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430d834:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430d838:	a8c87bfd 	ldp	x29, x30, [sp], #128
    3430d83c:	d65f03c0 	ret
    3430d840:	d2800001 	mov	x1, #0x0                   	// #0
    3430d844:	17ffffe6 	b	3430d7dc <xlat_tables_map_region+0x29c>
	...

000000003430d850 <mmap_add_region_ctx>:
    3430d850:	f940082d 	ldr	x13, [x1, #16]
    3430d854:	b940180f 	ldr	w15, [x0, #24]
    3430d858:	a9403832 	ldp	x18, x14, [x1]
    3430d85c:	f940080c 	ldr	x12, [x0, #16]
    3430d860:	b500004d 	cbnz	x13, 3430d868 <mmap_add_region_ctx+0x18>
    3430d864:	d65f03c0 	ret
    3430d868:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430d86c:	910003fd 	mov	x29, sp
    3430d870:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430d874:	aa0003f5 	mov	x21, x0
    3430d878:	97fffdf2 	bl	3430d040 <mmap_add_region_check>
    3430d87c:	350009a0 	cbnz	w0, 3430d9b0 <mmap_add_region_ctx+0x160>
    3430d880:	a9408d82 	ldp	x2, x3, [x12, #8]
    3430d884:	8b0e01a0 	add	x0, x13, x14
    3430d888:	a90153f3 	stp	x19, x20, [sp, #16]
    3430d88c:	d1000416 	sub	x22, x0, #0x1
    3430d890:	aa0103f4 	mov	x20, x1
    3430d894:	f9001bf7 	str	x23, [sp, #48]
    3430d898:	aa0c03f3 	mov	x19, x12
    3430d89c:	f100007f 	cmp	x3, #0x0
    3430d8a0:	8b020062 	add	x2, x3, x2
    3430d8a4:	1a9f07e5 	cset	w5, ne  // ne = any
    3430d8a8:	d1000441 	sub	x1, x2, #0x1
    3430d8ac:	710000bf 	cmp	w5, #0x0
    3430d8b0:	fa4112c0 	ccmp	x22, x1, #0x0, ne  // ne = any
    3430d8b4:	2a0503e1 	mov	w1, w5
    3430d8b8:	54000169 	b.ls	3430d8e4 <mmap_add_region_ctx+0x94>  // b.plast
    3430d8bc:	d503201f 	nop
    3430d8c0:	9100a273 	add	x19, x19, #0x28
    3430d8c4:	a9408e62 	ldp	x2, x3, [x19, #8]
    3430d8c8:	f100007f 	cmp	x3, #0x0
    3430d8cc:	8b020062 	add	x2, x3, x2
    3430d8d0:	1a9f07e1 	cset	w1, ne  // ne = any
    3430d8d4:	d1000444 	sub	x4, x2, #0x1
    3430d8d8:	7100003f 	cmp	w1, #0x0
    3430d8dc:	fa561082 	ccmp	x4, x22, #0x2, ne  // ne = any
    3430d8e0:	54ffff03 	b.cc	3430d8c0 <mmap_add_region_ctx+0x70>  // b.lo, b.ul, b.last
    3430d8e4:	eb02001f 	cmp	x0, x2
    3430d8e8:	fa4301a0 	ccmp	x13, x3, #0x0, eq  // eq = none
    3430d8ec:	7a408824 	ccmp	w1, #0x0, #0x4, hi  // hi = pmore
    3430d8f0:	54000120 	b.eq	3430d914 <mmap_add_region_ctx+0xc4>  // b.none
    3430d8f4:	d503201f 	nop
    3430d8f8:	9100a273 	add	x19, x19, #0x28
    3430d8fc:	a9408e61 	ldp	x1, x3, [x19, #8]
    3430d900:	f100007f 	cmp	x3, #0x0
    3430d904:	fa4311a0 	ccmp	x13, x3, #0x0, ne  // ne = any
    3430d908:	8b010063 	add	x3, x3, x1
    3430d90c:	fa408060 	ccmp	x3, x0, #0x0, hi  // hi = pmore
    3430d910:	54ffff40 	b.eq	3430d8f8 <mmap_add_region_ctx+0xa8>  // b.none
    3430d914:	52800500 	mov	w0, #0x28                  	// #40
    3430d918:	710000bf 	cmp	w5, #0x0
    3430d91c:	9b2031e0 	smaddl	x0, w15, w0, x12
    3430d920:	fa401182 	ccmp	x12, x0, #0x2, ne  // ne = any
    3430d924:	540000c2 	b.cs	3430d93c <mmap_add_region_ctx+0xec>  // b.hs, b.nlast
    3430d928:	f9401d81 	ldr	x1, [x12, #56]
    3430d92c:	9100a18c 	add	x12, x12, #0x28
    3430d930:	f100003f 	cmp	x1, #0x0
    3430d934:	fa4c1000 	ccmp	x0, x12, #0x0, ne  // ne = any
    3430d938:	54ffff88 	b.hi	3430d928 <mmap_add_region_ctx+0xd8>  // b.pmore
    3430d93c:	8b0d0252 	add	x18, x18, x13
    3430d940:	aa1303e1 	mov	x1, x19
    3430d944:	cb130182 	sub	x2, x12, x19
    3430d948:	d1000657 	sub	x23, x18, #0x1
    3430d94c:	9100a260 	add	x0, x19, #0x28
    3430d950:	940013e8 	bl	343128f0 <memmove>
    3430d954:	f9400280 	ldr	x0, [x20]
    3430d958:	f9000260 	str	x0, [x19]
    3430d95c:	f9402aa0 	ldr	x0, [x21, #80]
    3430d960:	f9400681 	ldr	x1, [x20, #8]
    3430d964:	f9000661 	str	x1, [x19, #8]
    3430d968:	f9400a81 	ldr	x1, [x20, #16]
    3430d96c:	f9000a61 	str	x1, [x19, #16]
    3430d970:	f9400e81 	ldr	x1, [x20, #24]
    3430d974:	f9000e61 	str	x1, [x19, #24]
    3430d978:	f9401281 	ldr	x1, [x20, #32]
    3430d97c:	f9001261 	str	x1, [x19, #32]
    3430d980:	eb17001f 	cmp	x0, x23
    3430d984:	54000042 	b.cs	3430d98c <mmap_add_region_ctx+0x13c>  // b.hs, b.nlast
    3430d988:	f9002ab7 	str	x23, [x21, #80]
    3430d98c:	f9402ea0 	ldr	x0, [x21, #88]
    3430d990:	eb16001f 	cmp	x0, x22
    3430d994:	54000042 	b.cs	3430d99c <mmap_add_region_ctx+0x14c>  // b.hs, b.nlast
    3430d998:	f9002eb6 	str	x22, [x21, #88]
    3430d99c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430d9a0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d9a4:	f9401bf7 	ldr	x23, [sp, #48]
    3430d9a8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430d9ac:	d65f03c0 	ret
    3430d9b0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430d9b4:	2a0003e1 	mov	w1, w0
    3430d9b8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430d9bc:	b0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430d9c0:	91120000 	add	x0, x0, #0x480
    3430d9c4:	17ffd5fb 	b	343031b0 <tf_log>
	...

000000003430d9d0 <mmap_add_ctx>:
    3430d9d0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430d9d4:	910003fd 	mov	x29, sp
    3430d9d8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430d9dc:	aa0003f4 	mov	x20, x0
    3430d9e0:	f9401020 	ldr	x0, [x1, #32]
    3430d9e4:	b4000120 	cbz	x0, 3430da08 <mmap_add_ctx+0x38>
    3430d9e8:	aa0103f3 	mov	x19, x1
    3430d9ec:	d503201f 	nop
    3430d9f0:	aa1303e1 	mov	x1, x19
    3430d9f4:	9100a273 	add	x19, x19, #0x28
    3430d9f8:	aa1403e0 	mov	x0, x20
    3430d9fc:	97ffff95 	bl	3430d850 <mmap_add_region_ctx>
    3430da00:	f9401261 	ldr	x1, [x19, #32]
    3430da04:	b5ffff61 	cbnz	x1, 3430d9f0 <mmap_add_ctx+0x20>
    3430da08:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430da0c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430da10:	d65f03c0 	ret
	...

000000003430da20 <mmap_add_dynamic_region_ctx>:
    3430da20:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    3430da24:	910003fd 	mov	x29, sp
    3430da28:	a90363f7 	stp	x23, x24, [sp, #48]
    3430da2c:	f9400837 	ldr	x23, [x1, #16]
    3430da30:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430da34:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430da38:	b9401819 	ldr	w25, [x0, #24]
    3430da3c:	a9403036 	ldp	x22, x12, [x1]
    3430da40:	f940080d 	ldr	x13, [x0, #16]
    3430da44:	b5000117 	cbnz	x23, 3430da64 <mmap_add_dynamic_region_ctx+0x44>
    3430da48:	52800018 	mov	w24, #0x0                   	// #0
    3430da4c:	2a1803e0 	mov	w0, w24
    3430da50:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430da54:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430da58:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430da5c:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430da60:	d65f03c0 	ret
    3430da64:	b9401822 	ldr	w2, [x1, #24]
    3430da68:	aa0003f5 	mov	x21, x0
    3430da6c:	a90153f3 	stp	x19, x20, [sp, #16]
    3430da70:	aa0103f4 	mov	x20, x1
    3430da74:	32010042 	orr	w2, w2, #0x80000000
    3430da78:	b9001822 	str	w2, [x1, #24]
    3430da7c:	97fffd71 	bl	3430d040 <mmap_add_region_check>
    3430da80:	2a0003f8 	mov	w24, w0
    3430da84:	35000960 	cbnz	w0, 3430dbb0 <mmap_add_dynamic_region_ctx+0x190>
    3430da88:	a9408da2 	ldp	x2, x3, [x13, #8]
    3430da8c:	8b0c02e5 	add	x5, x23, x12
    3430da90:	a90573fb 	stp	x27, x28, [sp, #80]
    3430da94:	d10004bc 	sub	x28, x5, #0x1
    3430da98:	aa0d03f3 	mov	x19, x13
    3430da9c:	f100007f 	cmp	x3, #0x0
    3430daa0:	8b020062 	add	x2, x3, x2
    3430daa4:	1a9f07e1 	cset	w1, ne  // ne = any
    3430daa8:	d1000440 	sub	x0, x2, #0x1
    3430daac:	7100003f 	cmp	w1, #0x0
    3430dab0:	fa401380 	ccmp	x28, x0, #0x0, ne  // ne = any
    3430dab4:	54000149 	b.ls	3430dadc <mmap_add_dynamic_region_ctx+0xbc>  // b.plast
    3430dab8:	9100a273 	add	x19, x19, #0x28
    3430dabc:	a9408e62 	ldp	x2, x3, [x19, #8]
    3430dac0:	f100007f 	cmp	x3, #0x0
    3430dac4:	8b020062 	add	x2, x3, x2
    3430dac8:	1a9f07e1 	cset	w1, ne  // ne = any
    3430dacc:	d1000444 	sub	x4, x2, #0x1
    3430dad0:	7100003f 	cmp	w1, #0x0
    3430dad4:	fa5c1082 	ccmp	x4, x28, #0x2, ne  // ne = any
    3430dad8:	54ffff03 	b.cc	3430dab8 <mmap_add_dynamic_region_ctx+0x98>  // b.lo, b.ul, b.last
    3430dadc:	eb0302ff 	cmp	x23, x3
    3430dae0:	fa4280a0 	ccmp	x5, x2, #0x0, hi  // hi = pmore
    3430dae4:	7a400824 	ccmp	w1, #0x0, #0x4, eq  // eq = none
    3430dae8:	54000120 	b.eq	3430db0c <mmap_add_dynamic_region_ctx+0xec>  // b.none
    3430daec:	d503201f 	nop
    3430daf0:	9100a273 	add	x19, x19, #0x28
    3430daf4:	a9408a61 	ldp	x1, x2, [x19, #8]
    3430daf8:	f100005f 	cmp	x2, #0x0
    3430dafc:	fa4212e0 	ccmp	x23, x2, #0x0, ne  // ne = any
    3430db00:	8b010042 	add	x2, x2, x1
    3430db04:	fa458040 	ccmp	x2, x5, #0x0, hi  // hi = pmore
    3430db08:	54ffff40 	b.eq	3430daf0 <mmap_add_dynamic_region_ctx+0xd0>  // b.none
    3430db0c:	52800502 	mov	w2, #0x28                  	// #40
    3430db10:	9100a27a 	add	x26, x19, #0x28
    3430db14:	aa1303e1 	mov	x1, x19
    3430db18:	aa1a03e0 	mov	x0, x26
    3430db1c:	9b223739 	smaddl	x25, w25, w2, x13
    3430db20:	cb130339 	sub	x25, x25, x19
    3430db24:	aa1903e2 	mov	x2, x25
    3430db28:	94001372 	bl	343128f0 <memmove>
    3430db2c:	f9400280 	ldr	x0, [x20]
    3430db30:	f9000260 	str	x0, [x19]
    3430db34:	394192a0 	ldrb	w0, [x21, #100]
    3430db38:	f9400681 	ldr	x1, [x20, #8]
    3430db3c:	f9000661 	str	x1, [x19, #8]
    3430db40:	f9400a81 	ldr	x1, [x20, #16]
    3430db44:	f9000a61 	str	x1, [x19, #16]
    3430db48:	f9400e81 	ldr	x1, [x20, #24]
    3430db4c:	f9000e61 	str	x1, [x19, #24]
    3430db50:	f9401281 	ldr	x1, [x20, #32]
    3430db54:	f9001261 	str	x1, [x19, #32]
    3430db58:	350003a0 	cbnz	w0, 3430dbcc <mmap_add_dynamic_region_ctx+0x1ac>
    3430db5c:	f9402aa0 	ldr	x0, [x21, #80]
    3430db60:	8b1702d6 	add	x22, x22, x23
    3430db64:	d10006d6 	sub	x22, x22, #0x1
    3430db68:	eb16001f 	cmp	x0, x22
    3430db6c:	54000042 	b.cs	3430db74 <mmap_add_dynamic_region_ctx+0x154>  // b.hs, b.nlast
    3430db70:	f9002ab6 	str	x22, [x21, #80]
    3430db74:	f9402ea0 	ldr	x0, [x21, #88]
    3430db78:	eb1c001f 	cmp	x0, x28
    3430db7c:	54000142 	b.cs	3430dba4 <mmap_add_dynamic_region_ctx+0x184>  // b.hs, b.nlast
    3430db80:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430db84:	f9002ebc 	str	x28, [x21, #88]
    3430db88:	2a1803e0 	mov	w0, w24
    3430db8c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430db90:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430db94:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430db98:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430db9c:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430dba0:	d65f03c0 	ret
    3430dba4:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430dba8:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430dbac:	17ffffa7 	b	3430da48 <mmap_add_dynamic_region_ctx+0x28>
    3430dbb0:	2a1803e0 	mov	w0, w24
    3430dbb4:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430dbb8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430dbbc:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430dbc0:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430dbc4:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3430dbc8:	d65f03c0 	ret
    3430dbcc:	b9404aa4 	ldr	w4, [x21, #72]
    3430dbd0:	aa1303e1 	mov	x1, x19
    3430dbd4:	b94062a5 	ldr	w5, [x21, #96]
    3430dbd8:	aa1503e0 	mov	x0, x21
    3430dbdc:	f94022a3 	ldr	x3, [x21, #64]
    3430dbe0:	d2800002 	mov	x2, #0x0                   	// #0
    3430dbe4:	97fffe57 	bl	3430d540 <xlat_tables_map_region>
    3430dbe8:	aa0003fc 	mov	x28, x0
    3430dbec:	b9404aa0 	ldr	w0, [x21, #72]
    3430dbf0:	b9006be0 	str	w0, [sp, #104]
    3430dbf4:	f94022bb 	ldr	x27, [x21, #64]
    3430dbf8:	97fffc86 	bl	3430ce10 <is_dcache_enabled>
    3430dbfc:	72001c1f 	tst	w0, #0xff
    3430dc00:	54000101 	b.ne	3430dc20 <mmap_add_dynamic_region_ctx+0x200>  // b.any
    3430dc04:	a9408660 	ldp	x0, x1, [x19, #8]
    3430dc08:	8b010000 	add	x0, x0, x1
    3430dc0c:	d1000400 	sub	x0, x0, #0x1
    3430dc10:	eb1c001f 	cmp	x0, x28
    3430dc14:	54000101 	b.ne	3430dc34 <mmap_add_dynamic_region_ctx+0x214>  // b.any
    3430dc18:	d5033a9f 	dsb	ishst
    3430dc1c:	17ffffd0 	b	3430db5c <mmap_add_dynamic_region_ctx+0x13c>
    3430dc20:	f94037e0 	ldr	x0, [sp, #104]
    3430dc24:	d37d7c01 	ubfiz	x1, x0, #3, #32
    3430dc28:	aa1b03e0 	mov	x0, x27
    3430dc2c:	97ffd1d6 	bl	34302384 <clean_dcache_range>
    3430dc30:	17fffff5 	b	3430dc04 <mmap_add_dynamic_region_ctx+0x1e4>
    3430dc34:	aa1903e2 	mov	x2, x25
    3430dc38:	aa1a03e1 	mov	x1, x26
    3430dc3c:	aa1303e0 	mov	x0, x19
    3430dc40:	9400132c 	bl	343128f0 <memmove>
    3430dc44:	f9400687 	ldr	x7, [x20, #8]
    3430dc48:	eb1c00ff 	cmp	x7, x28
    3430dc4c:	540000a3 	b.cc	3430dc60 <mmap_add_dynamic_region_ctx+0x240>  // b.lo, b.ul, b.last
    3430dc50:	12800178 	mov	w24, #0xfffffff4            	// #-12
    3430dc54:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430dc58:	a94573fb 	ldp	x27, x28, [sp, #80]
    3430dc5c:	17ffff7c 	b	3430da4c <mmap_add_dynamic_region_ctx+0x2c>
    3430dc60:	b9404aa4 	ldr	w4, [x21, #72]
    3430dc64:	cb070386 	sub	x6, x28, x7
    3430dc68:	b94062a5 	ldr	w5, [x21, #96]
    3430dc6c:	9101e3e1 	add	x1, sp, #0x78
    3430dc70:	f94022a3 	ldr	x3, [x21, #64]
    3430dc74:	aa1503e0 	mov	x0, x21
    3430dc78:	d2800002 	mov	x2, #0x0                   	// #0
    3430dc7c:	a9079fff 	stp	xzr, x7, [sp, #120]
    3430dc80:	a908ffe6 	stp	x6, xzr, [sp, #136]
    3430dc84:	f9004fff 	str	xzr, [sp, #152]
    3430dc88:	97fffd42 	bl	3430d190 <xlat_tables_unmap_region>
    3430dc8c:	b9404ab4 	ldr	w20, [x21, #72]
    3430dc90:	f94022b3 	ldr	x19, [x21, #64]
    3430dc94:	97fffc5f 	bl	3430ce10 <is_dcache_enabled>
    3430dc98:	72001c1f 	tst	w0, #0xff
    3430dc9c:	54fffda0 	b.eq	3430dc50 <mmap_add_dynamic_region_ctx+0x230>  // b.none
    3430dca0:	d37d7e81 	ubfiz	x1, x20, #3, #32
    3430dca4:	aa1303e0 	mov	x0, x19
    3430dca8:	97ffd1b7 	bl	34302384 <clean_dcache_range>
    3430dcac:	17ffffe9 	b	3430dc50 <mmap_add_dynamic_region_ctx+0x230>

000000003430dcb0 <init_xlat_tables_ctx>:
    3430dcb0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430dcb4:	910003fd 	mov	x29, sp
    3430dcb8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430dcbc:	aa0003f3 	mov	x19, x0
    3430dcc0:	f9400814 	ldr	x20, [x0, #16]
    3430dcc4:	aa1403e0 	mov	x0, x20
    3430dcc8:	9400004a 	bl	3430ddf0 <xlat_mmap_print>
    3430dccc:	b9404a61 	ldr	w1, [x19, #72]
    3430dcd0:	340000e1 	cbz	w1, 3430dcec <init_xlat_tables_ctx+0x3c>
    3430dcd4:	f9402262 	ldr	x2, [x19, #64]
    3430dcd8:	d2800000 	mov	x0, #0x0                   	// #0
    3430dcdc:	f820785f 	str	xzr, [x2, x0, lsl #3]
    3430dce0:	91000400 	add	x0, x0, #0x1
    3430dce4:	6b00003f 	cmp	w1, w0
    3430dce8:	54ffffa8 	b.hi	3430dcdc <init_xlat_tables_ctx+0x2c>  // b.pmore
    3430dcec:	b9402a60 	ldr	w0, [x19, #40]
    3430dcf0:	7100001f 	cmp	w0, #0x0
    3430dcf4:	540001ed 	b.le	3430dd30 <init_xlat_tables_ctx+0x80>
    3430dcf8:	f9401261 	ldr	x1, [x19, #32]
    3430dcfc:	d2800002 	mov	x2, #0x0                   	// #0
    3430dd00:	f9401a63 	ldr	x3, [x19, #48]
    3430dd04:	91400421 	add	x1, x1, #0x1, lsl #12
    3430dd08:	d1400420 	sub	x0, x1, #0x1, lsl #12
    3430dd0c:	b822787f 	str	wzr, [x3, x2, lsl #2]
    3430dd10:	f800841f 	str	xzr, [x0], #8
    3430dd14:	eb00003f 	cmp	x1, x0
    3430dd18:	54ffffc1 	b.ne	3430dd10 <init_xlat_tables_ctx+0x60>  // b.any
    3430dd1c:	b9402a60 	ldr	w0, [x19, #40]
    3430dd20:	91000442 	add	x2, x2, #0x1
    3430dd24:	91400421 	add	x1, x1, #0x1, lsl #12
    3430dd28:	6b02001f 	cmp	w0, w2
    3430dd2c:	54fffeec 	b.gt	3430dd08 <init_xlat_tables_ctx+0x58>
    3430dd30:	f9400a80 	ldr	x0, [x20, #16]
    3430dd34:	b40003e0 	cbz	x0, 3430ddb0 <init_xlat_tables_ctx+0x100>
    3430dd38:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430dd3c:	f9001bf7 	str	x23, [sp, #48]
    3430dd40:	14000009 	b	3430dd64 <init_xlat_tables_ctx+0xb4>
    3430dd44:	a9408e81 	ldp	x1, x3, [x20, #8]
    3430dd48:	8b030020 	add	x0, x1, x3
    3430dd4c:	d1000400 	sub	x0, x0, #0x1
    3430dd50:	eb15001f 	cmp	x0, x21
    3430dd54:	540003a1 	b.ne	3430ddc8 <init_xlat_tables_ctx+0x118>  // b.any
    3430dd58:	f9401e80 	ldr	x0, [x20, #56]
    3430dd5c:	9100a294 	add	x20, x20, #0x28
    3430dd60:	b4000240 	cbz	x0, 3430dda8 <init_xlat_tables_ctx+0xf8>
    3430dd64:	b9404a64 	ldr	w4, [x19, #72]
    3430dd68:	aa1403e1 	mov	x1, x20
    3430dd6c:	b9406265 	ldr	w5, [x19, #96]
    3430dd70:	d2800002 	mov	x2, #0x0                   	// #0
    3430dd74:	f9402263 	ldr	x3, [x19, #64]
    3430dd78:	aa1303e0 	mov	x0, x19
    3430dd7c:	97fffdf1 	bl	3430d540 <xlat_tables_map_region>
    3430dd80:	b9404a77 	ldr	w23, [x19, #72]
    3430dd84:	aa0003f5 	mov	x21, x0
    3430dd88:	f9402276 	ldr	x22, [x19, #64]
    3430dd8c:	97fffc21 	bl	3430ce10 <is_dcache_enabled>
    3430dd90:	72001c1f 	tst	w0, #0xff
    3430dd94:	54fffd80 	b.eq	3430dd44 <init_xlat_tables_ctx+0x94>  // b.none
    3430dd98:	d37d7ee1 	ubfiz	x1, x23, #3, #32
    3430dd9c:	aa1603e0 	mov	x0, x22
    3430dda0:	97ffd179 	bl	34302384 <clean_dcache_range>
    3430dda4:	17ffffe8 	b	3430dd44 <init_xlat_tables_ctx+0x94>
    3430dda8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430ddac:	f9401bf7 	ldr	x23, [sp, #48]
    3430ddb0:	52800020 	mov	w0, #0x1                   	// #1
    3430ddb4:	39019260 	strb	w0, [x19, #100]
    3430ddb8:	aa1303e0 	mov	x0, x19
    3430ddbc:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430ddc0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430ddc4:	1400000f 	b	3430de00 <xlat_tables_print>
    3430ddc8:	b9401a84 	ldr	w4, [x20, #24]
    3430ddcc:	b0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430ddd0:	f9400282 	ldr	x2, [x20]
    3430ddd4:	9112c000 	add	x0, x0, #0x4b0
    3430ddd8:	97ffd4f6 	bl	343031b0 <tf_log>
    3430dddc:	97ffd571 	bl	343033a0 <console_flush>
    3430dde0:	97ffd0e8 	bl	34302180 <el3_panic>
	...

000000003430ddf0 <xlat_mmap_print>:
    3430ddf0:	d65f03c0 	ret
	...

000000003430de00 <xlat_tables_print>:
    3430de00:	d65f03c0 	ret
	...

000000003430de10 <bl2_el3_plat_prepare_exit>:
    3430de10:	d65f03c0 	ret
	...

000000003430de20 <plat_error_handler>:
    3430de20:	d503207f 	wfi
    3430de24:	17ffffff 	b	3430de20 <plat_error_handler>
	...

000000003430de30 <bl2_plat_preload_setup>:
    3430de30:	d65f03c0 	ret
	...

000000003430de40 <plat_try_next_boot_source>:
    3430de40:	52800000 	mov	w0, #0x0                   	// #0
    3430de44:	d65f03c0 	ret
	...

000000003430de50 <plat_log_get_prefix>:
    3430de50:	52800641 	mov	w1, #0x32                  	// #50
    3430de54:	6b01001f 	cmp	w0, w1
    3430de58:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
    3430de5c:	52800143 	mov	w3, #0xa                   	// #10
    3430de60:	6b03001f 	cmp	w0, w3
    3430de64:	529999a2 	mov	w2, #0xcccd                	// #52429
    3430de68:	1a832000 	csel	w0, w0, w3, cs  // cs = hs, nlast
    3430de6c:	72b99982 	movk	w2, #0xcccc, lsl #16
    3430de70:	b0000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430de74:	91154021 	add	x1, x1, #0x550
    3430de78:	9ba27c00 	umull	x0, w0, w2
    3430de7c:	d363fc00 	lsr	x0, x0, #35
    3430de80:	51000400 	sub	w0, w0, #0x1
    3430de84:	f8607820 	ldr	x0, [x1, x0, lsl #3]
    3430de88:	d65f03c0 	ret
    3430de8c:	00000000 	udf	#0

000000003430de90 <bl2_copy_bl31_dtb>:
    3430de90:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430de94:	d2bff140 	mov	x0, #0xff8a0000            	// #4287234048
    3430de98:	d0000041 	adrp	x1, 34317000 <reset_table+0x2d0>
    3430de9c:	910003fd 	mov	x29, sp
    3430dea0:	b94d2c22 	ldr	w2, [x1, #3372]
    3430dea4:	b9400000 	ldr	w0, [x0]
    3430dea8:	340002a2 	cbz	w2, 3430defc <bl2_copy_bl31_dtb+0x6c>
    3430deac:	71403c5f 	cmp	w2, #0xf, lsl #12
    3430deb0:	54000188 	b.hi	3430dee0 <bl2_copy_bl31_dtb+0x50>  // b.pmore
    3430deb4:	d2820000 	mov	x0, #0x1000                	// #4096
    3430deb8:	52840001 	mov	w1, #0x2000                	// #8192
    3430debc:	72a68601 	movk	w1, #0x3430, lsl #16
    3430dec0:	f2bff120 	movk	x0, #0xff89, lsl #16
    3430dec4:	4b020021 	sub	w1, w1, w2
    3430dec8:	2a0203e2 	mov	w2, w2
    3430decc:	94001281 	bl	343128d0 <memcpy>
    3430ded0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430ded4:	d2820000 	mov	x0, #0x1000                	// #4096
    3430ded8:	f2bff120 	movk	x0, #0xff89, lsl #16
    3430dedc:	14000125 	b	3430e370 <apply_bl2_fixups>
    3430dee0:	529e0001 	mov	w1, #0xf000                	// #61440
    3430dee4:	b0000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430dee8:	9115e000 	add	x0, x0, #0x578
    3430deec:	97ffd4b1 	bl	343031b0 <tf_log>
    3430def0:	12800080 	mov	w0, #0xfffffffb            	// #-5
    3430def4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430def8:	d65f03c0 	ret
    3430defc:	97ffd529 	bl	343033a0 <console_flush>
    3430df00:	97ffd0a0 	bl	34302180 <el3_panic>
	...

000000003430df10 <add_bl31_img_to_mem_params_descs>:
    3430df10:	f9400023 	ldr	x3, [x1]
    3430df14:	eb02007f 	cmp	x3, x2
    3430df18:	540004c2 	b.cs	3430dfb0 <add_bl31_img_to_mem_params_descs+0xa0>  // b.hs, b.nlast
    3430df1c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430df20:	d2801702 	mov	x2, #0xb8                  	// #184
    3430df24:	910003fd 	mov	x29, sp
    3430df28:	a90153f3 	stp	x19, x20, [sp, #16]
    3430df2c:	8b030473 	add	x19, x3, x3, lsl #1
    3430df30:	aa0003f4 	mov	x20, x0
    3430df34:	d37df273 	lsl	x19, x19, #3
    3430df38:	91000460 	add	x0, x3, #0x1
    3430df3c:	cb030273 	sub	x19, x19, x3
    3430df40:	f9000020 	str	x0, [x1]
    3430df44:	52800001 	mov	w1, #0x0                   	// #0
    3430df48:	d37df273 	lsl	x19, x19, #3
    3430df4c:	8b130283 	add	x3, x20, x19
    3430df50:	aa0303e0 	mov	x0, x3
    3430df54:	9400127b 	bl	34312940 <memset>
    3430df58:	aa0003e3 	mov	x3, x0
    3430df5c:	d2804025 	mov	x5, #0x201                 	// #513
    3430df60:	52800060 	mov	w0, #0x3                   	// #3
    3430df64:	52804027 	mov	w7, #0x201                 	// #513
    3430df68:	f2a00b05 	movk	x5, #0x58, lsl #16
    3430df6c:	b8336a80 	str	w0, [x20, x19]
    3430df70:	d2bfec01 	mov	x1, #0xff600000            	// #4284481536
    3430df74:	72a00307 	movk	w7, #0x18, lsl #16
    3430df78:	12bffc06 	mov	w6, #0x1fffff              	// #2097151
    3430df7c:	f2c00305 	movk	x5, #0x18, lsl #32
    3430df80:	528079a4 	mov	w4, #0x3cd                 	// #973
    3430df84:	528000a2 	mov	w2, #0x5                   	// #5
    3430df88:	b9000867 	str	w7, [x3, #8]
    3430df8c:	f9000861 	str	x1, [x3, #16]
    3430df90:	52800000 	mov	w0, #0x0                   	// #0
    3430df94:	b9001c66 	str	w6, [x3, #28]
    3430df98:	a9020465 	stp	x5, x1, [x3, #32]
    3430df9c:	b9003064 	str	w4, [x3, #48]
    3430dfa0:	b9007862 	str	w2, [x3, #120]
    3430dfa4:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430dfa8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430dfac:	d65f03c0 	ret
    3430dfb0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430dfb4:	d65f03c0 	ret
	...

000000003430dfc0 <add_bl32_img_to_mem_params_descs>:
    3430dfc0:	52800000 	mov	w0, #0x0                   	// #0
    3430dfc4:	d65f03c0 	ret
	...

000000003430dfd0 <add_bl32_extra1_img_to_mem_params_descs>:
    3430dfd0:	52800000 	mov	w0, #0x0                   	// #0
    3430dfd4:	d65f03c0 	ret
	...

000000003430dfe0 <add_bl33_img_to_mem_params_descs>:
    3430dfe0:	a9b17bfd 	stp	x29, x30, [sp, #-240]!
    3430dfe4:	910003fd 	mov	x29, sp
    3430dfe8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430dfec:	aa0103f3 	mov	x19, x1
    3430dff0:	aa0203f4 	mov	x20, x2
    3430dff4:	52800001 	mov	w1, #0x0                   	// #0
    3430dff8:	d2801702 	mov	x2, #0xb8                  	// #184
    3430dffc:	f90013f5 	str	x21, [sp, #32]
    3430e000:	aa0003f5 	mov	x21, x0
    3430e004:	9100e3e0 	add	x0, sp, #0x38
    3430e008:	9400124e 	bl	34312940 <memset>
    3430e00c:	f9400263 	ldr	x3, [x19]
    3430e010:	eb14007f 	cmp	x3, x20
    3430e014:	540003c2 	b.cs	3430e08c <add_bl33_img_to_mem_params_descs+0xac>  // b.hs, b.nlast
    3430e018:	8b030462 	add	x2, x3, x3, lsl #1
    3430e01c:	d2804024 	mov	x4, #0x201                 	// #513
    3430e020:	52804027 	mov	w7, #0x201                 	// #513
    3430e024:	f2a00b04 	movk	x4, #0x58, lsl #16
    3430e028:	d37df042 	lsl	x2, x2, #3
    3430e02c:	91000460 	add	x0, x3, #0x1
    3430e030:	cb030042 	sub	x2, x2, x3
    3430e034:	528000a8 	mov	w8, #0x5                   	// #5
    3430e038:	72a00307 	movk	w7, #0x18, lsl #16
    3430e03c:	d2bff146 	mov	x6, #0xff8a0000            	// #4287234048
    3430e040:	52a00e05 	mov	w5, #0x700000              	// #7340032
    3430e044:	f2c00124 	movk	x4, #0x9, lsl #32
    3430e048:	12800003 	mov	w3, #0xffffffff            	// #-1
    3430e04c:	f9000260 	str	x0, [x19]
    3430e050:	9100e3e1 	add	x1, sp, #0x38
    3430e054:	8b020ea0 	add	x0, x21, x2, lsl #3
    3430e058:	d2801702 	mov	x2, #0xb8                  	// #184
    3430e05c:	b9003be8 	str	w8, [sp, #56]
    3430e060:	b90043e7 	str	w7, [sp, #64]
    3430e064:	f90027e6 	str	x6, [sp, #72]
    3430e068:	b90057e5 	str	w5, [sp, #84]
    3430e06c:	f9002fe4 	str	x4, [sp, #88]
    3430e070:	b900b3e3 	str	w3, [sp, #176]
    3430e074:	94001217 	bl	343128d0 <memcpy>
    3430e078:	52800000 	mov	w0, #0x0                   	// #0
    3430e07c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430e080:	f94013f5 	ldr	x21, [sp, #32]
    3430e084:	a8cf7bfd 	ldp	x29, x30, [sp], #240
    3430e088:	d65f03c0 	ret
    3430e08c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430e090:	17fffffb 	b	3430e07c <add_bl33_img_to_mem_params_descs+0x9c>
	...

000000003430e0a0 <s32_el3_mmu_ddr_fixup>:
    3430e0a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430e0a4:	d2ba0001 	mov	x1, #0xd0000000            	// #3489660928
    3430e0a8:	52800123 	mov	w3, #0x9                   	// #9
    3430e0ac:	910003fd 	mov	x29, sp
    3430e0b0:	aa0103e0 	mov	x0, x1
    3430e0b4:	d2820002 	mov	x2, #0x1000                	// #4096
    3430e0b8:	f9000bf3 	str	x19, [sp, #16]
    3430e0bc:	97fffbad 	bl	3430cf70 <mmap_add_dynamic_region>
    3430e0c0:	35000200 	cbnz	w0, 3430e100 <s32_el3_mmu_ddr_fixup+0x60>
    3430e0c4:	d2820001 	mov	x1, #0x1000                	// #4096
    3430e0c8:	52800143 	mov	w3, #0xa                   	// #10
    3430e0cc:	f2bff121 	movk	x1, #0xff89, lsl #16
    3430e0d0:	d29e0002 	mov	x2, #0xf000                	// #61440
    3430e0d4:	aa0103e0 	mov	x0, x1
    3430e0d8:	97fffba6 	bl	3430cf70 <mmap_add_dynamic_region>
    3430e0dc:	2a0003f3 	mov	w19, w0
    3430e0e0:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e0e4:	91218000 	add	x0, x0, #0x860
    3430e0e8:	9100a000 	add	x0, x0, #0x28
    3430e0ec:	35000113 	cbnz	w19, 3430e10c <s32_el3_mmu_ddr_fixup+0x6c>
    3430e0f0:	2a1303e0 	mov	w0, w19
    3430e0f4:	f9400bf3 	ldr	x19, [sp, #16]
    3430e0f8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430e0fc:	d65f03c0 	ret
    3430e100:	2a0003f3 	mov	w19, w0
    3430e104:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e108:	91218000 	add	x0, x0, #0x860
    3430e10c:	f9400002 	ldr	x2, [x0]
    3430e110:	2a1303e1 	mov	w1, w19
    3430e114:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e118:	9116a000 	add	x0, x0, #0x5a8
    3430e11c:	97ffd425 	bl	343031b0 <tf_log>
    3430e120:	2a1303e0 	mov	w0, w19
    3430e124:	f9400bf3 	ldr	x19, [sp, #16]
    3430e128:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430e12c:	d65f03c0 	ret

000000003430e130 <s32_el3_mmu_fixup>:
    3430e130:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
    3430e134:	f0000043 	adrp	x3, 34319000 <__RO_END__>
    3430e138:	d0000222 	adrp	x2, 34354000 <RAM_REGION_END>
    3430e13c:	910003fd 	mov	x29, sp
    3430e140:	91000063 	add	x3, x3, #0x0
    3430e144:	91000042 	add	x2, x2, #0x0
    3430e148:	a90153f3 	stp	x19, x20, [sp, #16]
    3430e14c:	eb03005f 	cmp	x2, x3
    3430e150:	54000f03 	b.cc	3430e330 <s32_el3_mmu_fixup+0x200>  // b.lo, b.ul, b.last
    3430e154:	aa0003f4 	mov	x20, x0
    3430e158:	90ffffa0 	adrp	x0, 34302000 <bl2_entrypoint>
    3430e15c:	91000000 	add	x0, x0, #0x0
    3430e160:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430e164:	aa0103f5 	mov	x21, x1
    3430e168:	f0000041 	adrp	x1, 34319000 <__RO_END__>
    3430e16c:	91000021 	add	x1, x1, #0x0
    3430e170:	eb00003f 	cmp	x1, x0
    3430e174:	54000d83 	b.cc	3430e324 <s32_el3_mmu_fixup+0x1f4>  // b.lo, b.ul, b.last
    3430e178:	b0000044 	adrp	x4, 34317000 <reset_table+0x2d0>
    3430e17c:	f9003fff 	str	xzr, [sp, #120]
    3430e180:	cb000021 	sub	x1, x1, x0
    3430e184:	cb030042 	sub	x2, x2, x3
    3430e188:	b94d2c84 	ldr	w4, [x4, #3372]
    3430e18c:	52800145 	mov	w5, #0xa                   	// #10
    3430e190:	a90383e0 	stp	x0, x0, [sp, #56]
    3430e194:	a904ffe1 	stp	x1, xzr, [sp, #72]
    3430e198:	a9058fff 	stp	xzr, x3, [sp, #88]
    3430e19c:	a9068be3 	stp	x3, x2, [sp, #104]
    3430e1a0:	b9007be5 	str	w5, [sp, #120]
    3430e1a4:	a9087fff 	stp	xzr, xzr, [sp, #128]
    3430e1a8:	a9097fff 	stp	xzr, xzr, [sp, #144]
    3430e1ac:	a90a7fff 	stp	xzr, xzr, [sp, #160]
    3430e1b0:	34000c44 	cbz	w4, 3430e338 <s32_el3_mmu_fixup+0x208>
    3430e1b4:	52840000 	mov	w0, #0x2000                	// #8192
    3430e1b8:	9100e3f3 	add	x19, sp, #0x38
    3430e1bc:	72a68600 	movk	w0, #0x3430, lsl #16
    3430e1c0:	4b040000 	sub	w0, w0, w4
    3430e1c4:	92744c00 	and	x0, x0, #0xfffff000
    3430e1c8:	d2840001 	mov	x1, #0x2000                	// #8192
    3430e1cc:	f2a68601 	movk	x1, #0x3430, lsl #16
    3430e1d0:	cb000021 	sub	x1, x1, x0
    3430e1d4:	a90883e0 	stp	x0, x0, [sp, #136]
    3430e1d8:	52800042 	mov	w2, #0x2                   	// #2
    3430e1dc:	2a0203e3 	mov	w3, w2
    3430e1e0:	f9004fe1 	str	x1, [sp, #152]
    3430e1e4:	9102c3f6 	add	x22, sp, #0xb0
    3430e1e8:	b900a3e2 	str	w2, [sp, #160]
    3430e1ec:	a9408a61 	ldp	x1, x2, [x19, #8]
    3430e1f0:	f8428660 	ldr	x0, [x19], #40
    3430e1f4:	97fffb4b 	bl	3430cf20 <mmap_add_region>
    3430e1f8:	eb16027f 	cmp	x19, x22
    3430e1fc:	540000e0 	b.eq	3430e218 <s32_el3_mmu_fixup+0xe8>  // b.none
    3430e200:	a9408a61 	ldp	x1, x2, [x19, #8]
    3430e204:	b9401a63 	ldr	w3, [x19, #24]
    3430e208:	f8428660 	ldr	x0, [x19], #40
    3430e20c:	97fffb45 	bl	3430cf20 <mmap_add_region>
    3430e210:	eb16027f 	cmp	x19, x22
    3430e214:	54ffff61 	b.ne	3430e200 <s32_el3_mmu_fixup+0xd0>  // b.any
    3430e218:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e21c:	9123e000 	add	x0, x0, #0x8f8
    3430e220:	97fffb50 	bl	3430cf60 <mmap_add>
    3430e224:	90000113 	adrp	x19, 3432e000 <pie_cfg+0xe08>
    3430e228:	91108273 	add	x19, x19, #0x420
    3430e22c:	97fffb61 	bl	3430cfb0 <init_xlat_tables>
    3430e230:	52800000 	mov	w0, #0x0                   	// #0
    3430e234:	97fffb6f 	bl	3430cff0 <enable_mmu_el3>
    3430e238:	b40002d4 	cbz	x20, 3430e290 <s32_el3_mmu_fixup+0x160>
    3430e23c:	aa1303e8 	mov	x8, x19
    3430e240:	91050261 	add	x1, x19, #0x140
    3430e244:	d503201f 	nop
    3430e248:	f9400106 	ldr	x6, [x8]
    3430e24c:	b40004f5 	cbz	x21, 3430e2e8 <s32_el3_mmu_fixup+0x1b8>
    3430e250:	aa1403e7 	mov	x7, x20
    3430e254:	d2800000 	mov	x0, #0x0                   	// #0
    3430e258:	f94004e4 	ldr	x4, [x7, #8]
    3430e25c:	b40003e4 	cbz	x4, 3430e2d8 <s32_el3_mmu_fixup+0x1a8>
    3430e260:	d2800002 	mov	x2, #0x0                   	// #0
    3430e264:	f94000e5 	ldr	x5, [x7]
    3430e268:	14000004 	b	3430e278 <s32_el3_mmu_fixup+0x148>
    3430e26c:	91000442 	add	x2, x2, #0x1
    3430e270:	eb02009f 	cmp	x4, x2
    3430e274:	54000320 	b.eq	3430e2d8 <s32_el3_mmu_fixup+0x1a8>  // b.none
    3430e278:	f86278a3 	ldr	x3, [x5, x2, lsl #3]
    3430e27c:	eb0300df 	cmp	x6, x3
    3430e280:	54ffff61 	b.ne	3430e26c <s32_el3_mmu_fixup+0x13c>  // b.any
    3430e284:	9100a108 	add	x8, x8, #0x28
    3430e288:	eb08003f 	cmp	x1, x8
    3430e28c:	54fffde1 	b.ne	3430e248 <s32_el3_mmu_fixup+0x118>  // b.any
    3430e290:	91050275 	add	x21, x19, #0x140
    3430e294:	d503201f 	nop
    3430e298:	f9400a62 	ldr	x2, [x19, #16]
    3430e29c:	b40000c2 	cbz	x2, 3430e2b4 <s32_el3_mmu_fixup+0x184>
    3430e2a0:	a9400660 	ldp	x0, x1, [x19]
    3430e2a4:	b9401a63 	ldr	w3, [x19, #24]
    3430e2a8:	97fffb32 	bl	3430cf70 <mmap_add_dynamic_region>
    3430e2ac:	2a0003f4 	mov	w20, w0
    3430e2b0:	35000260 	cbnz	w0, 3430e2fc <s32_el3_mmu_fixup+0x1cc>
    3430e2b4:	9100a273 	add	x19, x19, #0x28
    3430e2b8:	eb15027f 	cmp	x19, x21
    3430e2bc:	54fffee1 	b.ne	3430e298 <s32_el3_mmu_fixup+0x168>  // b.any
    3430e2c0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430e2c4:	52800014 	mov	w20, #0x0                   	// #0
    3430e2c8:	2a1403e0 	mov	w0, w20
    3430e2cc:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430e2d0:	a8cb7bfd 	ldp	x29, x30, [sp], #176
    3430e2d4:	d65f03c0 	ret
    3430e2d8:	91000400 	add	x0, x0, #0x1
    3430e2dc:	910040e7 	add	x7, x7, #0x10
    3430e2e0:	eb0002bf 	cmp	x21, x0
    3430e2e4:	54fffba1 	b.ne	3430e258 <s32_el3_mmu_fixup+0x128>  // b.any
    3430e2e8:	9100a108 	add	x8, x8, #0x28
    3430e2ec:	f81e811f 	stur	xzr, [x8, #-24]
    3430e2f0:	eb08003f 	cmp	x1, x8
    3430e2f4:	54fffaa1 	b.ne	3430e248 <s32_el3_mmu_fixup+0x118>  // b.any
    3430e2f8:	17ffffe6 	b	3430e290 <s32_el3_mmu_fixup+0x160>
    3430e2fc:	f9400262 	ldr	x2, [x19]
    3430e300:	2a1403e1 	mov	w1, w20
    3430e304:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e308:	9116a000 	add	x0, x0, #0x5a8
    3430e30c:	97ffd3a9 	bl	343031b0 <tf_log>
    3430e310:	2a1403e0 	mov	w0, w20
    3430e314:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430e318:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430e31c:	a8cb7bfd 	ldp	x29, x30, [sp], #176
    3430e320:	d65f03c0 	ret
    3430e324:	128002b4 	mov	w20, #0xffffffea            	// #-22
    3430e328:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430e32c:	17ffffe7 	b	3430e2c8 <s32_el3_mmu_fixup+0x198>
    3430e330:	128002b4 	mov	w20, #0xffffffea            	// #-22
    3430e334:	17ffffe5 	b	3430e2c8 <s32_el3_mmu_fixup+0x198>
    3430e338:	97ffd41a 	bl	343033a0 <console_flush>
    3430e33c:	97ffcf91 	bl	34302180 <el3_panic>

000000003430e340 <plat_get_bl_image_load_info>:
    3430e340:	17ffd270 	b	34302d00 <get_bl_load_info_from_mem_params_desc>
	...

000000003430e350 <plat_get_next_bl_params>:
    3430e350:	17ffd290 	b	34302d90 <get_next_bl_params_from_mem_params_desc>
	...

000000003430e360 <plat_flush_next_bl_params>:
    3430e360:	17ffd240 	b	34302c60 <flush_bl_params_desc>
	...

000000003430e370 <apply_bl2_fixups>:
    3430e370:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    3430e374:	910003fd 	mov	x29, sp
    3430e378:	a90153f3 	stp	x19, x20, [sp, #16]
    3430e37c:	90000054 	adrp	x20, 34316000 <ddrc_to_store+0xd8>
    3430e380:	91176294 	add	x20, x20, #0x5d8
    3430e384:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430e388:	aa1403e1 	mov	x1, x20
    3430e38c:	aa0003f5 	mov	x21, x0
    3430e390:	a90363f7 	stp	x23, x24, [sp, #48]
    3430e394:	39401004 	ldrb	w4, [x0, #4]
    3430e398:	39401403 	ldrb	w3, [x0, #5]
    3430e39c:	39401802 	ldrb	w2, [x0, #6]
    3430e3a0:	39401c17 	ldrb	w23, [x0, #7]
    3430e3a4:	aa032083 	orr	x3, x4, x3, lsl #8
    3430e3a8:	aa024062 	orr	x2, x3, x2, lsl #16
    3430e3ac:	aa176057 	orr	x23, x2, x23, lsl #24
    3430e3b0:	5ac00ae2 	rev	w2, w23
    3430e3b4:	5ac00af7 	rev	w23, w23
    3430e3b8:	11019042 	add	w2, w2, #0x64
    3430e3bc:	910192f7 	add	x23, x23, #0x64
    3430e3c0:	5ac00842 	rev	w2, w2
    3430e3c4:	b9000402 	str	w2, [x0, #4]
    3430e3c8:	94000d52 	bl	34311910 <fdt_path_offset>
    3430e3cc:	2a0003f3 	mov	w19, w0
    3430e3d0:	37f80ec0 	tbnz	w0, #31, 3430e5a8 <apply_bl2_fixups+0x238>
    3430e3d4:	d2800402 	mov	x2, #0x20                  	// #32
    3430e3d8:	52800001 	mov	w1, #0x0                   	// #0
    3430e3dc:	9101c3e0 	add	x0, sp, #0x70
    3430e3e0:	94001158 	bl	34312940 <memset>
    3430e3e4:	52984004 	mov	w4, #0xc200                	// #49664
    3430e3e8:	90000042 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430e3ec:	9101c3e0 	add	x0, sp, #0x70
    3430e3f0:	91184042 	add	x2, x2, #0x610
    3430e3f4:	72a00024 	movk	w4, #0x1, lsl #16
    3430e3f8:	52800003 	mov	w3, #0x0                   	// #0
    3430e3fc:	d2800401 	mov	x1, #0x20                  	// #32
    3430e400:	940014e4 	bl	34313790 <snprintf>
    3430e404:	71007c1f 	cmp	w0, #0x1f
    3430e408:	54000b68 	b.hi	3430e574 <apply_bl2_fixups+0x204>  // b.pmore
    3430e40c:	9101c3e0 	add	x0, sp, #0x70
    3430e410:	94001510 	bl	34313850 <strlen>
    3430e414:	b2407be1 	mov	x1, #0x7fffffff            	// #2147483647
    3430e418:	eb01001f 	cmp	x0, x1
    3430e41c:	54001268 	b.hi	3430e668 <apply_bl2_fixups+0x2f8>  // b.pmore
    3430e420:	2a0003e4 	mov	w4, w0
    3430e424:	2a1303e1 	mov	w1, w19
    3430e428:	9101c3e3 	add	x3, sp, #0x70
    3430e42c:	aa1503e0 	mov	x0, x21
    3430e430:	90000042 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430e434:	91194042 	add	x2, x2, #0x650
    3430e438:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430e43c:	f9002bfb 	str	x27, [sp, #80]
    3430e440:	94000ffc 	bl	34312430 <fdt_setprop>
    3430e444:	2a0003f3 	mov	w19, w0
    3430e448:	35000e80 	cbnz	w0, 3430e618 <apply_bl2_fixups+0x2a8>
    3430e44c:	90000059 	adrp	x25, 34316000 <ddrc_to_store+0xd8>
    3430e450:	90000058 	adrp	x24, 34316000 <ddrc_to_store+0xd8>
    3430e454:	b0000036 	adrp	x22, 34313000 <vprintf+0x520>
    3430e458:	911c6339 	add	x25, x25, #0x718
    3430e45c:	911c8318 	add	x24, x24, #0x720
    3430e460:	9129c2d6 	add	x22, x22, #0xa70
    3430e464:	5280001a 	mov	w26, #0x0                   	// #0
    3430e468:	12800014 	mov	w20, #0xffffffff            	// #-1
    3430e46c:	a9067fff 	stp	xzr, xzr, [sp, #96]
    3430e470:	1400002b 	b	3430e51c <apply_bl2_fixups+0x1ac>
    3430e474:	94000c03 	bl	34311480 <fdt_get_name>
    3430e478:	aa0003fb 	mov	x27, x0
    3430e47c:	2a1403e1 	mov	w1, w20
    3430e480:	9101a3e4 	add	x4, sp, #0x68
    3430e484:	910183e3 	add	x3, sp, #0x60
    3430e488:	aa1503e0 	mov	x0, x21
    3430e48c:	52800002 	mov	w2, #0x0                   	// #0
    3430e490:	97ffd2f4 	bl	34303060 <fdt_get_reg_props_by_index>
    3430e494:	9101a3e1 	add	x1, sp, #0x68
    3430e498:	2a0003f3 	mov	w19, w0
    3430e49c:	910183e0 	add	x0, sp, #0x60
    3430e4a0:	35000a13 	cbnz	w19, 3430e5e0 <apply_bl2_fixups+0x270>
    3430e4a4:	97ffecd3 	bl	343097f0 <s32gen1_exclude_ecc>
    3430e4a8:	aa1603e2 	mov	x2, x22
    3430e4ac:	2a1403e1 	mov	w1, w20
    3430e4b0:	aa1503e0 	mov	x0, x21
    3430e4b4:	94001043 	bl	343125c0 <fdt_delprop>
    3430e4b8:	9101c3e3 	add	x3, sp, #0x70
    3430e4bc:	2a0003f3 	mov	w19, w0
    3430e4c0:	aa1603e2 	mov	x2, x22
    3430e4c4:	2a1403e1 	mov	w1, w20
    3430e4c8:	aa1503e0 	mov	x0, x21
    3430e4cc:	52800104 	mov	w4, #0x8                   	// #8
    3430e4d0:	35000973 	cbnz	w19, 3430e5fc <apply_bl2_fixups+0x28c>
    3430e4d4:	f94033e5 	ldr	x5, [sp, #96]
    3430e4d8:	5280003a 	mov	w26, #0x1                   	// #1
    3430e4dc:	dac00ca5 	rev	x5, x5
    3430e4e0:	f9003be5 	str	x5, [sp, #112]
    3430e4e4:	94000fd3 	bl	34312430 <fdt_setprop>
    3430e4e8:	2a0003f3 	mov	w19, w0
    3430e4ec:	9101c3e3 	add	x3, sp, #0x70
    3430e4f0:	aa1603e2 	mov	x2, x22
    3430e4f4:	2a1403e1 	mov	w1, w20
    3430e4f8:	aa1503e0 	mov	x0, x21
    3430e4fc:	52800104 	mov	w4, #0x8                   	// #8
    3430e500:	37f80633 	tbnz	w19, #31, 3430e5c4 <apply_bl2_fixups+0x254>
    3430e504:	f94037e5 	ldr	x5, [sp, #104]
    3430e508:	dac00ca5 	rev	x5, x5
    3430e50c:	f9003be5 	str	x5, [sp, #112]
    3430e510:	94000fe4 	bl	343124a0 <fdt_appendprop>
    3430e514:	2a0003f3 	mov	w19, w0
    3430e518:	37f80560 	tbnz	w0, #31, 3430e5c4 <apply_bl2_fixups+0x254>
    3430e51c:	2a1403e1 	mov	w1, w20
    3430e520:	aa1803e2 	mov	x2, x24
    3430e524:	aa1903e3 	mov	x3, x25
    3430e528:	aa1503e0 	mov	x0, x21
    3430e52c:	528000e4 	mov	w4, #0x7                   	// #7
    3430e530:	94000d68 	bl	34311ad0 <fdt_node_offset_by_prop_value>
    3430e534:	2a0003f4 	mov	w20, w0
    3430e538:	d2800002 	mov	x2, #0x0                   	// #0
    3430e53c:	aa1503e0 	mov	x0, x21
    3430e540:	2a1403e1 	mov	w1, w20
    3430e544:	36fff994 	tbz	w20, #31, 3430e474 <apply_bl2_fixups+0x104>
    3430e548:	3400083a 	cbz	w26, 3430e64c <apply_bl2_fixups+0x2dc>
    3430e54c:	90000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430e550:	d2a00403 	mov	x3, #0x200000              	// #2097152
    3430e554:	911cc021 	add	x1, x1, #0x730
    3430e558:	d2bfec02 	mov	x2, #0xff600000            	// #4284481536
    3430e55c:	97ffd255 	bl	34302eb0 <fdt_add_reserved_memory>
    3430e560:	2a0003f3 	mov	w19, w0
    3430e564:	35000680 	cbnz	w0, 3430e634 <apply_bl2_fixups+0x2c4>
    3430e568:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430e56c:	f9402bfb 	ldr	x27, [sp, #80]
    3430e570:	14000005 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e574:	2a0003f3 	mov	w19, w0
    3430e578:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e57c:	91188000 	add	x0, x0, #0x620
    3430e580:	97ffd30c 	bl	343031b0 <tf_log>
    3430e584:	aa1703e1 	mov	x1, x23
    3430e588:	aa1503e0 	mov	x0, x21
    3430e58c:	97ffcf70 	bl	3430234c <flush_dcache_range>
    3430e590:	2a1303e0 	mov	w0, w19
    3430e594:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430e598:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430e59c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430e5a0:	a8c97bfd 	ldp	x29, x30, [sp], #144
    3430e5a4:	d65f03c0 	ret
    3430e5a8:	94001092 	bl	343127f0 <fdt_strerror>
    3430e5ac:	aa0003e2 	mov	x2, x0
    3430e5b0:	aa1403e1 	mov	x1, x20
    3430e5b4:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e5b8:	91178000 	add	x0, x0, #0x5e0
    3430e5bc:	97ffd2fd 	bl	343031b0 <tf_log>
    3430e5c0:	17fffff1 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e5c4:	aa1b03e1 	mov	x1, x27
    3430e5c8:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e5cc:	911ba000 	add	x0, x0, #0x6e8
    3430e5d0:	97ffd2f8 	bl	343031b0 <tf_log>
    3430e5d4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430e5d8:	f9402bfb 	ldr	x27, [sp, #80]
    3430e5dc:	17ffffea 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e5e0:	aa1b03e1 	mov	x1, x27
    3430e5e4:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e5e8:	911a2000 	add	x0, x0, #0x688
    3430e5ec:	97ffd2f1 	bl	343031b0 <tf_log>
    3430e5f0:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430e5f4:	f9402bfb 	ldr	x27, [sp, #80]
    3430e5f8:	17ffffe3 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e5fc:	aa1b03e1 	mov	x1, x27
    3430e600:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e604:	911ae000 	add	x0, x0, #0x6b8
    3430e608:	97ffd2ea 	bl	343031b0 <tf_log>
    3430e60c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430e610:	f9402bfb 	ldr	x27, [sp, #80]
    3430e614:	17ffffdc 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e618:	2a1303e1 	mov	w1, w19
    3430e61c:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e620:	91198000 	add	x0, x0, #0x660
    3430e624:	97ffd2e3 	bl	343031b0 <tf_log>
    3430e628:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430e62c:	f9402bfb 	ldr	x27, [sp, #80]
    3430e630:	17ffffd5 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e634:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e638:	911d4000 	add	x0, x0, #0x750
    3430e63c:	97ffd2dd 	bl	343031b0 <tf_log>
    3430e640:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430e644:	f9402bfb 	ldr	x27, [sp, #80]
    3430e648:	17ffffcf 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e64c:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e650:	2a1403f3 	mov	w19, w20
    3430e654:	911ce000 	add	x0, x0, #0x738
    3430e658:	97ffd2d6 	bl	343031b0 <tf_log>
    3430e65c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430e660:	f9402bfb 	ldr	x27, [sp, #80]
    3430e664:	17ffffc8 	b	3430e584 <apply_bl2_fixups+0x214>
    3430e668:	128002b3 	mov	w19, #0xffffffea            	// #-22
    3430e66c:	17ffffc6 	b	3430e584 <apply_bl2_fixups+0x214>

000000003430e670 <bl2_platform_setup>:
    3430e670:	d65f03c0 	ret
	...

000000003430e680 <bl2_plat_handle_pre_image_load>:
    3430e680:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430e684:	910003fd 	mov	x29, sp
    3430e688:	f9000bf3 	str	x19, [sp, #16]
    3430e68c:	2a0003f3 	mov	w19, w0
    3430e690:	97ffd184 	bl	34302ca0 <get_bl_mem_params_node>
    3430e694:	b9401c02 	ldr	w2, [x0, #28]
    3430e698:	34000202 	cbz	w2, 3430e6d8 <bl2_plat_handle_pre_image_load+0x58>
    3430e69c:	7100567f 	cmp	w19, #0x15
    3430e6a0:	54000140 	b.eq	3430e6c8 <bl2_plat_handle_pre_image_load+0x48>  // b.none
    3430e6a4:	f9400bf3 	ldr	x19, [sp, #16]
    3430e6a8:	51000442 	sub	w2, w2, #0x1
    3430e6ac:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430e6b0:	32002c42 	orr	w2, w2, #0xfff
    3430e6b4:	f9400801 	ldr	x1, [x0, #16]
    3430e6b8:	11000442 	add	w2, w2, #0x1
    3430e6bc:	52800143 	mov	w3, #0xa                   	// #10
    3430e6c0:	aa0103e0 	mov	x0, x1
    3430e6c4:	17fffa2b 	b	3430cf70 <mmap_add_dynamic_region>
    3430e6c8:	52800000 	mov	w0, #0x0                   	// #0
    3430e6cc:	f9400bf3 	ldr	x19, [sp, #16]
    3430e6d0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430e6d4:	d65f03c0 	ret
    3430e6d8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430e6dc:	17fffffc 	b	3430e6cc <bl2_plat_handle_pre_image_load+0x4c>

000000003430e6e0 <bl2_plat_handle_post_image_load>:
    3430e6e0:	7100141f 	cmp	w0, #0x5
    3430e6e4:	54000240 	b.eq	3430e72c <bl2_plat_handle_post_image_load+0x4c>  // b.none
    3430e6e8:	7100101f 	cmp	w0, #0x4
    3430e6ec:	54000060 	b.eq	3430e6f8 <bl2_plat_handle_post_image_load+0x18>  // b.none
    3430e6f0:	52800000 	mov	w0, #0x0                   	// #0
    3430e6f4:	d65f03c0 	ret
    3430e6f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430e6fc:	910003fd 	mov	x29, sp
    3430e700:	f9000bf3 	str	x19, [sp, #16]
    3430e704:	97ffd167 	bl	34302ca0 <get_bl_mem_params_node>
    3430e708:	aa0003f3 	mov	x19, x0
    3430e70c:	528002a0 	mov	w0, #0x15                  	// #21
    3430e710:	97ffd164 	bl	34302ca0 <get_bl_mem_params_node>
    3430e714:	91002001 	add	x1, x0, #0x8
    3430e718:	91008260 	add	x0, x19, #0x20
    3430e71c:	d2800002 	mov	x2, #0x0                   	// #0
    3430e720:	f9400bf3 	ldr	x19, [sp, #16]
    3430e724:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430e728:	17fff94a 	b	3430cc50 <parse_optee_header>
    3430e72c:	17fffdd9 	b	3430de90 <bl2_copy_bl31_dtb>

000000003430e730 <clear_swt_faults>:
    3430e730:	d2981080 	mov	x0, #0xc084                	// #49284
    3430e734:	f2a80600 	movk	x0, #0x4030, lsl #16
    3430e738:	b9400001 	ldr	w1, [x0]
    3430e73c:	340000e1 	cbz	w1, 3430e758 <clear_swt_faults+0x28>
    3430e740:	d2981202 	mov	x2, #0xc090                	// #49296
    3430e744:	52931fc3 	mov	w3, #0x98fe                	// #39166
    3430e748:	f2a80602 	movk	x2, #0x4030, lsl #16
    3430e74c:	72b56683 	movk	w3, #0xab34, lsl #16
    3430e750:	b9000043 	str	w3, [x2]
    3430e754:	b9000001 	str	w1, [x0]
    3430e758:	d65f03c0 	ret
    3430e75c:	00000000 	udf	#0

000000003430e760 <get_reset_cause_str>:
    3430e760:	7100201f 	cmp	w0, #0x8
    3430e764:	540000a8 	b.hi	3430e778 <get_reset_cause_str+0x18>  // b.pmore
    3430e768:	90000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430e76c:	9122c021 	add	x1, x1, #0x8b0
    3430e770:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    3430e774:	d65f03c0 	ret
    3430e778:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e77c:	911e0000 	add	x0, x0, #0x780
    3430e780:	d65f03c0 	ret
	...

000000003430e790 <is_lockstep_enabled>:
    3430e790:	d2988300 	mov	x0, #0xc418                	// #50200
    3430e794:	f2a800e0 	movk	x0, #0x4007, lsl #16
    3430e798:	b9400000 	ldr	w0, [x0]
    3430e79c:	12000000 	and	w0, w0, #0x1
    3430e7a0:	d65f03c0 	ret
	...

000000003430e7b0 <deassert_ddr_reset>:
    3430e7b0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430e7b4:	910003fd 	mov	x29, sp
    3430e7b8:	97ffda4a 	bl	343050e0 <s32_reset_ddr_periph>
    3430e7bc:	7100001f 	cmp	w0, #0x0
    3430e7c0:	5a80a400 	cneg	w0, w0, lt  // lt = tstop
    3430e7c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430e7c8:	d65f03c0 	ret
    3430e7cc:	00000000 	udf	#0

000000003430e7d0 <s32_early_plat_init>:
    3430e7d0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430e7d4:	910003fd 	mov	x29, sp
    3430e7d8:	9400033e 	bl	3430f4d0 <s32_plat_config_uart_pinctrl>
    3430e7dc:	35000160 	cbnz	w0, 3430e808 <s32_early_plat_init+0x38>
    3430e7e0:	97ffda58 	bl	34305140 <s32_a53_clock_early_setup>
    3430e7e4:	d2aa0801 	mov	x1, #0x50400000            	// #1346371584
    3430e7e8:	b9400020 	ldr	w0, [x1]
    3430e7ec:	121e7800 	and	w0, w0, #0xfffffffd
    3430e7f0:	b9000020 	str	w0, [x1]
    3430e7f4:	9400024f 	bl	3430f130 <ncore_init>
    3430e7f8:	52800000 	mov	w0, #0x0                   	// #0
    3430e7fc:	94000249 	bl	3430f120 <ncore_caiu_online>
    3430e800:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430e804:	17ffd327 	b	343034a0 <generic_delay_timer_init>
    3430e808:	97ffd2e6 	bl	343033a0 <console_flush>
    3430e80c:	97ffce5d 	bl	34302180 <el3_panic>

000000003430e810 <s32_early_plat_setup>:
    3430e810:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430e814:	d2800001 	mov	x1, #0x0                   	// #0
    3430e818:	d2800000 	mov	x0, #0x0                   	// #0
    3430e81c:	910003fd 	mov	x29, sp
    3430e820:	97fffe44 	bl	3430e130 <s32_el3_mmu_fixup>
    3430e824:	35000100 	cbnz	w0, 3430e844 <s32_early_plat_setup+0x34>
    3430e828:	97ffda66 	bl	343051c0 <s32_periph_clock_init>
    3430e82c:	35000060 	cbnz	w0, 3430e838 <s32_early_plat_setup+0x28>
    3430e830:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430e834:	d65f03c0 	ret
    3430e838:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430e83c:	91252000 	add	x0, x0, #0x948
    3430e840:	97ffd25c 	bl	343031b0 <tf_log>
    3430e844:	97ffd2d7 	bl	343033a0 <console_flush>
    3430e848:	97ffce4e 	bl	34302180 <el3_panic>
    3430e84c:	00000000 	udf	#0

000000003430e850 <plat_get_syscnt_freq2>:
    3430e850:	52896800 	mov	w0, #0x4b40                	// #19264
    3430e854:	72a00980 	movk	w0, #0x4c, lsl #16
    3430e858:	d65f03c0 	ret
    3430e85c:	00000000 	udf	#0

000000003430e860 <s32_add_i2c_module>:
    3430e860:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    3430e864:	90000042 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430e868:	9125c042 	add	x2, x2, #0x970
    3430e86c:	910003fd 	mov	x29, sp
    3430e870:	a90153f3 	stp	x19, x20, [sp, #16]
    3430e874:	2a0103f4 	mov	w20, w1
    3430e878:	a90363f7 	stp	x23, x24, [sp, #48]
    3430e87c:	aa0003f7 	mov	x23, x0
    3430e880:	94000cf8 	bl	34311c60 <fdt_node_check_compatible>
    3430e884:	350005e0 	cbnz	w0, 3430e940 <s32_add_i2c_module+0xe0>
    3430e888:	90000158 	adrp	x24, 34336000 <mbr_sector+0xe0>
    3430e88c:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430e890:	90000155 	adrp	x21, 34336000 <mbr_sector+0xe0>
    3430e894:	f9454b16 	ldr	x22, [x24, #2704]
    3430e898:	9127c2b5 	add	x21, x21, #0x9f0
    3430e89c:	b40005f6 	cbz	x22, 3430e958 <s32_add_i2c_module+0xf8>
    3430e8a0:	d2800003 	mov	x3, #0x0                   	// #0
    3430e8a4:	14000003 	b	3430e8b0 <s32_add_i2c_module+0x50>
    3430e8a8:	eb0302df 	cmp	x22, x3
    3430e8ac:	540001a0 	b.eq	3430e8e0 <s32_add_i2c_module+0x80>  // b.none
    3430e8b0:	8b0316a2 	add	x2, x21, x3, lsl #5
    3430e8b4:	91000463 	add	x3, x3, #0x1
    3430e8b8:	b9401844 	ldr	w4, [x2, #24]
    3430e8bc:	6b14009f 	cmp	w4, w20
    3430e8c0:	54ffff41 	b.ne	3430e8a8 <s32_add_i2c_module+0x48>  // b.any
    3430e8c4:	aa0203f3 	mov	x19, x2
    3430e8c8:	aa1303e0 	mov	x0, x19
    3430e8cc:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430e8d0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430e8d4:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430e8d8:	a8c67bfd 	ldp	x29, x30, [sp], #96
    3430e8dc:	d65f03c0 	ret
    3430e8e0:	f10016df 	cmp	x22, #0x5
    3430e8e4:	540002c0 	b.eq	3430e93c <s32_add_i2c_module+0xdc>  // b.none
    3430e8e8:	8b1616b3 	add	x19, x21, x22, lsl #5
    3430e8ec:	910103e0 	add	x0, sp, #0x40
    3430e8f0:	2a1403e1 	mov	w1, w20
    3430e8f4:	94000063 	bl	3430ea80 <dt_fill_device_info>
    3430e8f8:	f94023e0 	ldr	x0, [sp, #64]
    3430e8fc:	b4000200 	cbz	x0, 3430e93c <s32_add_i2c_module+0xdc>
    3430e900:	8b1616b6 	add	x22, x21, x22, lsl #5
    3430e904:	2a1403e1 	mov	w1, w20
    3430e908:	aa1703e0 	mov	x0, x23
    3430e90c:	aa1303e2 	mov	x2, x19
    3430e910:	b9001ad4 	str	w20, [x22, #24]
    3430e914:	97fff323 	bl	3430b5a0 <s32_i2c_get_setup_from_fdt>
    3430e918:	f9454b00 	ldr	x0, [x24, #2704]
    3430e91c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430e920:	91000400 	add	x0, x0, #0x1
    3430e924:	f9054b00 	str	x0, [x24, #2704]
    3430e928:	aa1303e0 	mov	x0, x19
    3430e92c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430e930:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430e934:	a8c67bfd 	ldp	x29, x30, [sp], #96
    3430e938:	d65f03c0 	ret
    3430e93c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430e940:	d2800013 	mov	x19, #0x0                   	// #0
    3430e944:	aa1303e0 	mov	x0, x19
    3430e948:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430e94c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430e950:	a8c67bfd 	ldp	x29, x30, [sp], #96
    3430e954:	d65f03c0 	ret
    3430e958:	aa1503f3 	mov	x19, x21
    3430e95c:	17ffffe4 	b	3430e8ec <s32_add_i2c_module+0x8c>

000000003430e960 <get_sdhc_clk_freq>:
    3430e960:	d2908000 	mov	x0, #0x8400                	// #33792
    3430e964:	f2a2fae0 	movk	x0, #0x17d7, lsl #16
    3430e968:	d65f03c0 	ret
    3430e96c:	00000000 	udf	#0

000000003430e970 <dt_open_and_check>:
    3430e970:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430e974:	b0000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430e978:	910003fd 	mov	x29, sp
    3430e97c:	b94d2c00 	ldr	w0, [x0, #3372]
    3430e980:	34000160 	cbz	w0, 3430e9ac <dt_open_and_check+0x3c>
    3430e984:	52840001 	mov	w1, #0x2000                	// #8192
    3430e988:	72a68601 	movk	w1, #0x3430, lsl #16
    3430e98c:	4b000020 	sub	w0, w1, w0
    3430e990:	940007d8 	bl	343108f0 <fdt_check_header>
    3430e994:	35000080 	cbnz	w0, 3430e9a4 <dt_open_and_check+0x34>
    3430e998:	90000141 	adrp	x1, 34336000 <mbr_sector+0xe0>
    3430e99c:	52800022 	mov	w2, #0x1                   	// #1
    3430e9a0:	b90f5022 	str	w2, [x1, #3920]
    3430e9a4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430e9a8:	d65f03c0 	ret
    3430e9ac:	97ffd27d 	bl	343033a0 <console_flush>
    3430e9b0:	97ffcdf4 	bl	34302180 <el3_panic>
	...

000000003430e9c0 <fdt_get_address>:
    3430e9c0:	90000142 	adrp	x2, 34336000 <mbr_sector+0xe0>
    3430e9c4:	aa0003e1 	mov	x1, x0
    3430e9c8:	b94f5040 	ldr	w0, [x2, #3920]
    3430e9cc:	7100041f 	cmp	w0, #0x1
    3430e9d0:	54000040 	b.eq	3430e9d8 <fdt_get_address+0x18>  // b.none
    3430e9d4:	d65f03c0 	ret
    3430e9d8:	b0000042 	adrp	x2, 34317000 <reset_table+0x2d0>
    3430e9dc:	b94d2c43 	ldr	w3, [x2, #3372]
    3430e9e0:	340000c3 	cbz	w3, 3430e9f8 <fdt_get_address+0x38>
    3430e9e4:	52840002 	mov	w2, #0x2000                	// #8192
    3430e9e8:	72a68602 	movk	w2, #0x3430, lsl #16
    3430e9ec:	4b030042 	sub	w2, w2, w3
    3430e9f0:	f9000022 	str	x2, [x1]
    3430e9f4:	d65f03c0 	ret
    3430e9f8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430e9fc:	910003fd 	mov	x29, sp
    3430ea00:	97ffd268 	bl	343033a0 <console_flush>
    3430ea04:	97ffcddf 	bl	34302180 <el3_panic>
	...

000000003430ea10 <fdt_get_status>:
    3430ea10:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430ea14:	b0000042 	adrp	x2, 34317000 <reset_table+0x2d0>
    3430ea18:	2a0003e1 	mov	w1, w0
    3430ea1c:	910003fd 	mov	x29, sp
    3430ea20:	b94d2c40 	ldr	w0, [x2, #3372]
    3430ea24:	34000260 	cbz	w0, 3430ea70 <fdt_get_status+0x60>
    3430ea28:	52840003 	mov	w3, #0x2000                	// #8192
    3430ea2c:	90000042 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430ea30:	72a68603 	movk	w3, #0x3430, lsl #16
    3430ea34:	91260042 	add	x2, x2, #0x980
    3430ea38:	4b000060 	sub	w0, w3, w0
    3430ea3c:	910073e3 	add	x3, sp, #0x1c
    3430ea40:	94000bc4 	bl	34311950 <fdt_getprop>
    3430ea44:	52800021 	mov	w1, #0x1                   	// #1
    3430ea48:	b40000e0 	cbz	x0, 3430ea64 <fdt_get_status+0x54>
    3430ea4c:	b9801fe2 	ldrsw	x2, [sp, #28]
    3430ea50:	90000041 	adrp	x1, 34316000 <ddrc_to_store+0xd8>
    3430ea54:	91262021 	add	x1, x1, #0x988
    3430ea58:	9400138a 	bl	34313880 <strncmp>
    3430ea5c:	7100001f 	cmp	w0, #0x0
    3430ea60:	1a9f17e1 	cset	w1, eq  // eq = none
    3430ea64:	2a0103e0 	mov	w0, w1
    3430ea68:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430ea6c:	d65f03c0 	ret
    3430ea70:	97ffd24c 	bl	343033a0 <console_flush>
    3430ea74:	97ffcdc3 	bl	34302180 <el3_panic>
	...

000000003430ea80 <dt_fill_device_info>:
    3430ea80:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430ea84:	b0000042 	adrp	x2, 34317000 <reset_table+0x2d0>
    3430ea88:	910003fd 	mov	x29, sp
    3430ea8c:	a90153f3 	stp	x19, x20, [sp, #16]
    3430ea90:	aa0003f3 	mov	x19, x0
    3430ea94:	b94d2c40 	ldr	w0, [x2, #3372]
    3430ea98:	f90013f5 	str	x21, [sp, #32]
    3430ea9c:	340003a0 	cbz	w0, 3430eb10 <dt_fill_device_info+0x90>
    3430eaa0:	91006264 	add	x4, x19, #0x18
    3430eaa4:	52840015 	mov	w21, #0x2000                	// #8192
    3430eaa8:	72a68615 	movk	w21, #0x3430, lsl #16
    3430eaac:	4b0002b5 	sub	w21, w21, w0
    3430eab0:	2a0103f4 	mov	w20, w1
    3430eab4:	aa1303e3 	mov	x3, x19
    3430eab8:	52800002 	mov	w2, #0x0                   	// #0
    3430eabc:	aa1503e0 	mov	x0, x21
    3430eac0:	97ffd168 	bl	34303060 <fdt_get_reg_props_by_index>
    3430eac4:	2a1403e1 	mov	w1, w20
    3430eac8:	aa1503e0 	mov	x0, x21
    3430eacc:	90000042 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430ead0:	d2800003 	mov	x3, #0x0                   	// #0
    3430ead4:	91264042 	add	x2, x2, #0x990
    3430ead8:	94000b9e 	bl	34311950 <fdt_getprop>
    3430eadc:	12800001 	mov	w1, #0xffffffff            	// #-1
    3430eae0:	b4000060 	cbz	x0, 3430eaec <dt_fill_device_info+0x6c>
    3430eae4:	b9400401 	ldr	w1, [x0, #4]
    3430eae8:	5ac00821 	rev	w1, w1
    3430eaec:	b9000e61 	str	w1, [x19, #12]
    3430eaf0:	2a1403e0 	mov	w0, w20
    3430eaf4:	97ffffc7 	bl	3430ea10 <fdt_get_status>
    3430eaf8:	12001c00 	and	w0, w0, #0xff
    3430eafc:	f94013f5 	ldr	x21, [sp, #32]
    3430eb00:	b9001260 	str	w0, [x19, #16]
    3430eb04:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430eb08:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430eb0c:	d65f03c0 	ret
    3430eb10:	97ffd224 	bl	343033a0 <console_flush>
    3430eb14:	97ffcd9b 	bl	34302180 <el3_panic>
	...

000000003430eb20 <console_s32_register>:
    3430eb20:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430eb24:	52984002 	mov	w2, #0xc200                	// #49664
    3430eb28:	528b2801 	mov	w1, #0x5940                	// #22848
    3430eb2c:	910003fd 	mov	x29, sp
    3430eb30:	d2900000 	mov	x0, #0x8000                	// #32768
    3430eb34:	f9000bf3 	str	x19, [sp, #16]
    3430eb38:	90000113 	adrp	x19, 3432e000 <pie_cfg+0xe08>
    3430eb3c:	91158273 	add	x19, x19, #0x560
    3430eb40:	aa1303e3 	mov	x3, x19
    3430eb44:	72a00022 	movk	w2, #0x1, lsl #16
    3430eb48:	72a0ee61 	movk	w1, #0x773, lsl #16
    3430eb4c:	f2a80380 	movk	x0, #0x401c, lsl #16
    3430eb50:	97ffcdc2 	bl	34302258 <console_linflex_register>
    3430eb54:	340000c0 	cbz	w0, 3430eb6c <console_s32_register+0x4c>
    3430eb58:	aa1303e0 	mov	x0, x19
    3430eb5c:	528000e1 	mov	w1, #0x7                   	// #7
    3430eb60:	f9400bf3 	ldr	x19, [sp, #16]
    3430eb64:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430eb68:	17ffd1ca 	b	34303290 <console_set_scope>
    3430eb6c:	97ffd20d 	bl	343033a0 <console_flush>
    3430eb70:	97ffcd84 	bl	34302180 <el3_panic>
	...

000000003430eb80 <mc_me_part_pupd_update_and_wait>:
    3430eb80:	d3777c00 	ubfiz	x0, x0, #9, #32
    3430eb84:	d2902085 	mov	x5, #0x8104                	// #33028
    3430eb88:	f2a80105 	movk	x5, #0x4008, lsl #16
    3430eb8c:	d2900004 	mov	x4, #0x8000                	// #32768
    3430eb90:	f2a80104 	movk	x4, #0x4008, lsl #16
    3430eb94:	528b5e08 	mov	w8, #0x5af0                	// #23280
    3430eb98:	b8656803 	ldr	w3, [x0, x5]
    3430eb9c:	d2902006 	mov	x6, #0x8100                	// #33024
    3430eba0:	5294a1e7 	mov	w7, #0xa50f                	// #42255
    3430eba4:	f2a80106 	movk	x6, #0x4008, lsl #16
    3430eba8:	2a030023 	orr	w3, w1, w3
    3430ebac:	b8256803 	str	w3, [x0, x5]
    3430ebb0:	b9000088 	str	w8, [x4]
    3430ebb4:	d2902102 	mov	x2, #0x8108                	// #33032
    3430ebb8:	b9000087 	str	w7, [x4]
    3430ebbc:	f2a80102 	movk	x2, #0x4008, lsl #16
    3430ebc0:	8b020002 	add	x2, x0, x2
    3430ebc4:	b8666803 	ldr	w3, [x0, x6]
    3430ebc8:	b9400040 	ldr	w0, [x2]
    3430ebcc:	4a000060 	eor	w0, w3, w0
    3430ebd0:	6a01001f 	tst	w0, w1
    3430ebd4:	54ffffa1 	b.ne	3430ebc8 <mc_me_part_pupd_update_and_wait+0x48>  // b.any
    3430ebd8:	d65f03c0 	ret
    3430ebdc:	00000000 	udf	#0

000000003430ebe0 <s32_is_interconnect_disabled>:
    3430ebe0:	531e7400 	lsl	w0, w0, #2
    3430ebe4:	d2801001 	mov	x1, #0x80                  	// #128
    3430ebe8:	f2a80101 	movk	x1, #0x4008, lsl #16
    3430ebec:	b8604820 	ldr	w0, [x1, w0, uxtw]
    3430ebf0:	d3441000 	ubfx	x0, x0, #4, #1
    3430ebf4:	d65f03c0 	ret
	...

000000003430ec00 <s32_enable_interconnect>:
    3430ec00:	531e7403 	lsl	w3, w0, #2
    3430ec04:	d2a80102 	mov	x2, #0x40080000            	// #1074266112
    3430ec08:	531e7400 	lsl	w0, w0, #2
    3430ec0c:	d2801001 	mov	x1, #0x80                  	// #128
    3430ec10:	f2a80101 	movk	x1, #0x4008, lsl #16
    3430ec14:	8b010001 	add	x1, x0, x1
    3430ec18:	b8634840 	ldr	w0, [x2, w3, uxtw]
    3430ec1c:	32010000 	orr	w0, w0, #0x80000000
    3430ec20:	b8234840 	str	w0, [x2, w3, uxtw]
    3430ec24:	b8634840 	ldr	w0, [x2, w3, uxtw]
    3430ec28:	121c7800 	and	w0, w0, #0xfffffff7
    3430ec2c:	b8234840 	str	w0, [x2, w3, uxtw]
    3430ec30:	b9400020 	ldr	w0, [x1]
    3430ec34:	3727ffe0 	tbnz	w0, #4, 3430ec30 <s32_enable_interconnect+0x30>
    3430ec38:	b8634840 	ldr	w0, [x2, w3, uxtw]
    3430ec3c:	12007800 	and	w0, w0, #0x7fffffff
    3430ec40:	b8234840 	str	w0, [x2, w3, uxtw]
    3430ec44:	d65f03c0 	ret
	...

000000003430ec50 <mc_me_enable_partition>:
    3430ec50:	34000b40 	cbz	w0, 3430edb8 <mc_me_enable_partition+0x168>
    3430ec54:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430ec58:	910003fd 	mov	x29, sp
    3430ec5c:	a90153f3 	stp	x19, x20, [sp, #16]
    3430ec60:	2a0003f3 	mov	w19, w0
    3430ec64:	71000c1f 	cmp	w0, #0x3
    3430ec68:	54000ac8 	b.hi	3430edc0 <mc_me_enable_partition+0x170>  // b.pmore
    3430ec6c:	d3777e74 	ubfiz	x20, x19, #9, #32
    3430ec70:	d2902100 	mov	x0, #0x8108                	// #33032
    3430ec74:	f2a80100 	movk	x0, #0x4008, lsl #16
    3430ec78:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430ec7c:	8b000296 	add	x22, x20, x0
    3430ec80:	b8606a80 	ldr	w0, [x20, x0]
    3430ec84:	360000c0 	tbz	w0, #0, 3430ec9c <mc_me_enable_partition+0x4c>
    3430ec88:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430ec8c:	52800000 	mov	w0, #0x0                   	// #0
    3430ec90:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430ec94:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430ec98:	d65f03c0 	ret
    3430ec9c:	d2902015 	mov	x21, #0x8100                	// #33024
    3430eca0:	d2900001 	mov	x1, #0x8000                	// #32768
    3430eca4:	f2a80115 	movk	x21, #0x4008, lsl #16
    3430eca8:	f2a80101 	movk	x1, #0x4008, lsl #16
    3430ecac:	528b5e03 	mov	w3, #0x5af0                	// #23280
    3430ecb0:	5294a1e2 	mov	w2, #0xa50f                	// #42255
    3430ecb4:	b8756a80 	ldr	w0, [x20, x21]
    3430ecb8:	f9001bf7 	str	x23, [sp, #48]
    3430ecbc:	d2902097 	mov	x23, #0x8104                	// #33028
    3430ecc0:	32000000 	orr	w0, w0, #0x1
    3430ecc4:	f2a80117 	movk	x23, #0x4008, lsl #16
    3430ecc8:	b8356a80 	str	w0, [x20, x21]
    3430eccc:	b8776a80 	ldr	w0, [x20, x23]
    3430ecd0:	32000000 	orr	w0, w0, #0x1
    3430ecd4:	b8376a80 	str	w0, [x20, x23]
    3430ecd8:	b9000023 	str	w3, [x1]
    3430ecdc:	b9000022 	str	w2, [x1]
    3430ece0:	b8756a80 	ldr	w0, [x20, x21]
    3430ece4:	d503201f 	nop
    3430ece8:	b94002c2 	ldr	w2, [x22]
    3430ecec:	4a020002 	eor	w2, w0, w2
    3430ecf0:	3707ffc2 	tbnz	w2, #0, 3430ece8 <mc_me_enable_partition+0x98>
    3430ecf4:	531e7663 	lsl	w3, w19, #2
    3430ecf8:	d2a80102 	mov	x2, #0x40080000            	// #1074266112
    3430ecfc:	d2801000 	mov	x0, #0x80                  	// #128
    3430ed00:	531e7661 	lsl	w1, w19, #2
    3430ed04:	f2a80100 	movk	x0, #0x4008, lsl #16
    3430ed08:	8b000021 	add	x1, x1, x0
    3430ed0c:	b8634840 	ldr	w0, [x2, w3, uxtw]
    3430ed10:	32010000 	orr	w0, w0, #0x80000000
    3430ed14:	b8234840 	str	w0, [x2, w3, uxtw]
    3430ed18:	b8634840 	ldr	w0, [x2, w3, uxtw]
    3430ed1c:	121c7800 	and	w0, w0, #0xfffffff7
    3430ed20:	b8234840 	str	w0, [x2, w3, uxtw]
    3430ed24:	d503201f 	nop
    3430ed28:	b9400020 	ldr	w0, [x1]
    3430ed2c:	3727ffe0 	tbnz	w0, #4, 3430ed28 <mc_me_enable_partition+0xd8>
    3430ed30:	b8634844 	ldr	w4, [x2, w3, uxtw]
    3430ed34:	2a1303e1 	mov	w1, w19
    3430ed38:	d2800000 	mov	x0, #0x0                   	// #0
    3430ed3c:	12007884 	and	w4, w4, #0x7fffffff
    3430ed40:	b8234844 	str	w4, [x2, w3, uxtw]
    3430ed44:	94000087 	bl	3430ef60 <s32_mc_rgm_read>
    3430ed48:	121f7802 	and	w2, w0, #0xfffffffe
    3430ed4c:	2a1303e1 	mov	w1, w19
    3430ed50:	d2800000 	mov	x0, #0x0                   	// #0
    3430ed54:	9400008f 	bl	3430ef90 <s32_mc_rgm_periph_reset>
    3430ed58:	b8756a80 	ldr	w0, [x20, x21]
    3430ed5c:	d2900001 	mov	x1, #0x8000                	// #32768
    3430ed60:	f2a80101 	movk	x1, #0x4008, lsl #16
    3430ed64:	528b5e03 	mov	w3, #0x5af0                	// #23280
    3430ed68:	121d7800 	and	w0, w0, #0xfffffffb
    3430ed6c:	b8356a80 	str	w0, [x20, x21]
    3430ed70:	5294a1e2 	mov	w2, #0xa50f                	// #42255
    3430ed74:	b8776a80 	ldr	w0, [x20, x23]
    3430ed78:	321e0000 	orr	w0, w0, #0x4
    3430ed7c:	b8376a80 	str	w0, [x20, x23]
    3430ed80:	b9000023 	str	w3, [x1]
    3430ed84:	b9000022 	str	w2, [x1]
    3430ed88:	b8756a80 	ldr	w0, [x20, x21]
    3430ed8c:	d503201f 	nop
    3430ed90:	b94002c2 	ldr	w2, [x22]
    3430ed94:	4a020002 	eor	w2, w0, w2
    3430ed98:	3717ffc2 	tbnz	w2, #2, 3430ed90 <mc_me_enable_partition+0x140>
    3430ed9c:	52902800 	mov	w0, #0x8140                	// #33088
    3430eda0:	72a800e0 	movk	w0, #0x4007, lsl #16
    3430eda4:	0b130c13 	add	w19, w0, w19, lsl #3
    3430eda8:	b9400260 	ldr	w0, [x19]
    3430edac:	3707ffe0 	tbnz	w0, #0, 3430eda8 <mc_me_enable_partition+0x158>
    3430edb0:	f9401bf7 	ldr	x23, [sp, #48]
    3430edb4:	17ffffb5 	b	3430ec88 <mc_me_enable_partition+0x38>
    3430edb8:	52800000 	mov	w0, #0x0                   	// #0
    3430edbc:	d65f03c0 	ret
    3430edc0:	2a0003e1 	mov	w1, w0
    3430edc4:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430edc8:	91266000 	add	x0, x0, #0x998
    3430edcc:	97ffd0f9 	bl	343031b0 <tf_log>
    3430edd0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430edd4:	17ffffaf 	b	3430ec90 <mc_me_enable_partition+0x40>
	...

000000003430ede0 <mc_me_disable_partition>:
    3430ede0:	34000b00 	cbz	w0, 3430ef40 <mc_me_disable_partition+0x160>
    3430ede4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430ede8:	910003fd 	mov	x29, sp
    3430edec:	f9000bf3 	str	x19, [sp, #16]
    3430edf0:	2a0003f3 	mov	w19, w0
    3430edf4:	71000c1f 	cmp	w0, #0x3
    3430edf8:	54000a88 	b.hi	3430ef48 <mc_me_disable_partition+0x168>  // b.pmore
    3430edfc:	d3777e61 	ubfiz	x1, x19, #9, #32
    3430ee00:	d2902100 	mov	x0, #0x8108                	// #33032
    3430ee04:	f2a80100 	movk	x0, #0x4008, lsl #16
    3430ee08:	8b000022 	add	x2, x1, x0
    3430ee0c:	b8606820 	ldr	w0, [x1, x0]
    3430ee10:	36000900 	tbz	w0, #0, 3430ef30 <mc_me_disable_partition+0x150>
    3430ee14:	d2902600 	mov	x0, #0x8130                	// #33072
    3430ee18:	f2a80100 	movk	x0, #0x4008, lsl #16
    3430ee1c:	b8606820 	ldr	w0, [x1, x0]
    3430ee20:	35000880 	cbnz	w0, 3430ef30 <mc_me_disable_partition+0x150>
    3430ee24:	531e7666 	lsl	w6, w19, #2
    3430ee28:	d2a80105 	mov	x5, #0x40080000            	// #1074266112
    3430ee2c:	d2801000 	mov	x0, #0x80                  	// #128
    3430ee30:	531e7663 	lsl	w3, w19, #2
    3430ee34:	f2a80100 	movk	x0, #0x4008, lsl #16
    3430ee38:	8b000063 	add	x3, x3, x0
    3430ee3c:	b86648a0 	ldr	w0, [x5, w6, uxtw]
    3430ee40:	32010000 	orr	w0, w0, #0x80000000
    3430ee44:	b82648a0 	str	w0, [x5, w6, uxtw]
    3430ee48:	b86648a0 	ldr	w0, [x5, w6, uxtw]
    3430ee4c:	321d0000 	orr	w0, w0, #0x8
    3430ee50:	b82648a0 	str	w0, [x5, w6, uxtw]
    3430ee54:	d503201f 	nop
    3430ee58:	b9400060 	ldr	w0, [x3]
    3430ee5c:	3627ffe0 	tbz	w0, #4, 3430ee58 <mc_me_disable_partition+0x78>
    3430ee60:	b86648a0 	ldr	w0, [x5, w6, uxtw]
    3430ee64:	d2902004 	mov	x4, #0x8100                	// #33024
    3430ee68:	f2a80104 	movk	x4, #0x4008, lsl #16
    3430ee6c:	d2902087 	mov	x7, #0x8104                	// #33028
    3430ee70:	12007800 	and	w0, w0, #0x7fffffff
    3430ee74:	b82648a0 	str	w0, [x5, w6, uxtw]
    3430ee78:	f2a80107 	movk	x7, #0x4008, lsl #16
    3430ee7c:	d2900003 	mov	x3, #0x8000                	// #32768
    3430ee80:	b8646820 	ldr	w0, [x1, x4]
    3430ee84:	f2a80103 	movk	x3, #0x4008, lsl #16
    3430ee88:	528b5e06 	mov	w6, #0x5af0                	// #23280
    3430ee8c:	5294a1e5 	mov	w5, #0xa50f                	// #42255
    3430ee90:	121f7800 	and	w0, w0, #0xfffffffe
    3430ee94:	b8246820 	str	w0, [x1, x4]
    3430ee98:	b8676820 	ldr	w0, [x1, x7]
    3430ee9c:	32000000 	orr	w0, w0, #0x1
    3430eea0:	b8276820 	str	w0, [x1, x7]
    3430eea4:	b9000066 	str	w6, [x3]
    3430eea8:	b9000065 	str	w5, [x3]
    3430eeac:	b8646823 	ldr	w3, [x1, x4]
    3430eeb0:	b9400040 	ldr	w0, [x2]
    3430eeb4:	4a000060 	eor	w0, w3, w0
    3430eeb8:	3707ffc0 	tbnz	w0, #0, 3430eeb0 <mc_me_disable_partition+0xd0>
    3430eebc:	b8646820 	ldr	w0, [x1, x4]
    3430eec0:	d2900003 	mov	x3, #0x8000                	// #32768
    3430eec4:	f2a80103 	movk	x3, #0x4008, lsl #16
    3430eec8:	528b5e06 	mov	w6, #0x5af0                	// #23280
    3430eecc:	321e0000 	orr	w0, w0, #0x4
    3430eed0:	b8246820 	str	w0, [x1, x4]
    3430eed4:	5294a1e5 	mov	w5, #0xa50f                	// #42255
    3430eed8:	b8676820 	ldr	w0, [x1, x7]
    3430eedc:	321e0000 	orr	w0, w0, #0x4
    3430eee0:	b8276820 	str	w0, [x1, x7]
    3430eee4:	b9000066 	str	w6, [x3]
    3430eee8:	b9000065 	str	w5, [x3]
    3430eeec:	b8646821 	ldr	w1, [x1, x4]
    3430eef0:	b9400040 	ldr	w0, [x2]
    3430eef4:	4a000020 	eor	w0, w1, w0
    3430eef8:	3717ffc0 	tbnz	w0, #2, 3430eef0 <mc_me_disable_partition+0x110>
    3430eefc:	2a1303e1 	mov	w1, w19
    3430ef00:	d2800000 	mov	x0, #0x0                   	// #0
    3430ef04:	94000017 	bl	3430ef60 <s32_mc_rgm_read>
    3430ef08:	32000002 	orr	w2, w0, #0x1
    3430ef0c:	2a1303e1 	mov	w1, w19
    3430ef10:	d2800000 	mov	x0, #0x0                   	// #0
    3430ef14:	9400001f 	bl	3430ef90 <s32_mc_rgm_periph_reset>
    3430ef18:	52902800 	mov	w0, #0x8140                	// #33088
    3430ef1c:	72a800e0 	movk	w0, #0x4007, lsl #16
    3430ef20:	0b130c13 	add	w19, w0, w19, lsl #3
    3430ef24:	d503201f 	nop
    3430ef28:	b9400260 	ldr	w0, [x19]
    3430ef2c:	3607ffe0 	tbz	w0, #0, 3430ef28 <mc_me_disable_partition+0x148>
    3430ef30:	52800000 	mov	w0, #0x0                   	// #0
    3430ef34:	f9400bf3 	ldr	x19, [sp, #16]
    3430ef38:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430ef3c:	d65f03c0 	ret
    3430ef40:	52800000 	mov	w0, #0x0                   	// #0
    3430ef44:	d65f03c0 	ret
    3430ef48:	2a0003e1 	mov	w1, w0
    3430ef4c:	90000040 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430ef50:	91266000 	add	x0, x0, #0x998
    3430ef54:	97ffd097 	bl	343031b0 <tf_log>
    3430ef58:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430ef5c:	17fffff6 	b	3430ef34 <mc_me_disable_partition+0x154>

000000003430ef60 <s32_mc_rgm_read>:
    3430ef60:	d29e0102 	mov	x2, #0xf008                	// #61448
    3430ef64:	f100001f 	cmp	x0, #0x0
    3430ef68:	f2a10002 	movk	x2, #0x800, lsl #16
    3430ef6c:	8b214042 	add	x2, x2, w1, uxtw
    3430ef70:	8b214c01 	add	x1, x0, w1, uxtw #3
    3430ef74:	91010021 	add	x1, x1, #0x40
    3430ef78:	d37df042 	lsl	x2, x2, #3
    3430ef7c:	9a810042 	csel	x2, x2, x1, eq  // eq = none
    3430ef80:	b9400040 	ldr	w0, [x2]
    3430ef84:	d65f03c0 	ret
	...

000000003430ef90 <s32_mc_rgm_periph_reset>:
    3430ef90:	d29e0103 	mov	x3, #0xf008                	// #61448
    3430ef94:	f100001f 	cmp	x0, #0x0
    3430ef98:	f2a10003 	movk	x3, #0x800, lsl #16
    3430ef9c:	52800026 	mov	w6, #0x1                   	// #1
    3430efa0:	8b214063 	add	x3, x3, w1, uxtw
    3430efa4:	8b214c01 	add	x1, x0, w1, uxtw #3
    3430efa8:	91010020 	add	x0, x1, #0x40
    3430efac:	d37df061 	lsl	x1, x3, #3
    3430efb0:	9a800021 	csel	x1, x1, x0, eq  // eq = none
    3430efb4:	b9400020 	ldr	w0, [x1]
    3430efb8:	4a000044 	eor	w4, w2, w0
    3430efbc:	6b00005f 	cmp	w2, w0
    3430efc0:	54000220 	b.eq	3430f004 <s32_mc_rgm_periph_reset+0x74>  // b.none
    3430efc4:	d503201f 	nop
    3430efc8:	5ac00080 	rbit	w0, w4
    3430efcc:	b9400023 	ldr	w3, [x1]
    3430efd0:	5ac01000 	clz	w0, w0
    3430efd4:	1ac020c0 	lsl	w0, w6, w0
    3430efd8:	2a2003e5 	mvn	w5, w0
    3430efdc:	6a00005f 	tst	w2, w0
    3430efe0:	54000140 	b.eq	3430f008 <s32_mc_rgm_periph_reset+0x78>  // b.none
    3430efe4:	2a030003 	orr	w3, w0, w3
    3430efe8:	b9000023 	str	w3, [x1]
    3430efec:	d503201f 	nop
    3430eff0:	b9400023 	ldr	w3, [x1]
    3430eff4:	6a03001f 	tst	w0, w3
    3430eff8:	54ffffc0 	b.eq	3430eff0 <s32_mc_rgm_periph_reset+0x60>  // b.none
    3430effc:	6a050084 	ands	w4, w4, w5
    3430f000:	54fffe41 	b.ne	3430efc8 <s32_mc_rgm_periph_reset+0x38>  // b.any
    3430f004:	d65f03c0 	ret
    3430f008:	0a050063 	and	w3, w3, w5
    3430f00c:	b9000023 	str	w3, [x1]
    3430f010:	b9400023 	ldr	w3, [x1]
    3430f014:	6a03001f 	tst	w0, w3
    3430f018:	54ffffc1 	b.ne	3430f010 <s32_mc_rgm_periph_reset+0x80>  // b.any
    3430f01c:	6a050084 	ands	w4, w4, w5
    3430f020:	54fffd41 	b.ne	3430efc8 <s32_mc_rgm_periph_reset+0x38>  // b.any
    3430f024:	17fffff8 	b	3430f004 <s32_mc_rgm_periph_reset+0x74>
	...

000000003430f030 <set_caiu>:
    3430f030:	d29fff02 	mov	x2, #0xfff8                	// #65528
    3430f034:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430f038:	f2aa09e2 	movk	x2, #0x504f, lsl #16
    3430f03c:	910003fd 	mov	x29, sp
    3430f040:	b9400045 	ldr	w5, [x2]
    3430f044:	a90153f3 	stp	x19, x20, [sp, #16]
    3430f048:	2a0003f4 	mov	w20, w0
    3430f04c:	12001c33 	and	w19, w1, #0xff
    3430f050:	d35054a5 	ubfx	x5, x5, #16, #6
    3430f054:	340002c5 	cbz	w5, 3430f0ac <set_caiu+0x7c>
    3430f058:	510004a5 	sub	w5, w5, #0x1
    3430f05c:	d2820800 	mov	x0, #0x1040                	// #4160
    3430f060:	52820002 	mov	w2, #0x1000                	// #4096
    3430f064:	f2aa0900 	movk	x0, #0x5048, lsl #16
    3430f068:	d2800026 	mov	x6, #0x1                   	// #1
    3430f06c:	d2800803 	mov	x3, #0x40                  	// #64
    3430f070:	9ba200a5 	umaddl	x5, w5, w2, x0
    3430f074:	9ad420c6 	lsl	x6, x6, x20
    3430f078:	2a0603e1 	mov	w1, w6
    3430f07c:	2a2603e6 	mvn	w6, w6
    3430f080:	f2aa0903 	movk	x3, #0x5048, lsl #16
    3430f084:	d503201f 	nop
    3430f088:	b9400062 	ldr	w2, [x3]
    3430f08c:	7100027f 	cmp	w19, #0x0
    3430f090:	2a020024 	orr	w4, w1, w2
    3430f094:	0a0200c2 	and	w2, w6, w2
    3430f098:	1a840042 	csel	w2, w2, w4, eq  // eq = none
    3430f09c:	b9000062 	str	w2, [x3]
    3430f0a0:	91400463 	add	x3, x3, #0x1, lsl #12
    3430f0a4:	eb0300bf 	cmp	x5, x3
    3430f0a8:	54ffff01 	b.ne	3430f088 <set_caiu+0x58>  // b.any
    3430f0ac:	7100069f 	cmp	w20, #0x1
    3430f0b0:	540002a0 	b.eq	3430f104 <set_caiu+0xd4>  // b.none
    3430f0b4:	11414281 	add	w1, w20, #0x50, lsl #12
    3430f0b8:	11100021 	add	w1, w1, #0x400
    3430f0bc:	53144c21 	lsl	w1, w1, #12
    3430f0c0:	113ff021 	add	w1, w1, #0xffc
    3430f0c4:	b9400020 	ldr	w0, [x1]
    3430f0c8:	72100c1f 	tst	w0, #0xf0000
    3430f0cc:	54000161 	b.ne	3430f0f8 <set_caiu+0xc8>  // b.any
    3430f0d0:	d29e0801 	mov	x1, #0xf040                	// #61504
    3430f0d4:	d2800020 	mov	x0, #0x1                   	// #1
    3430f0d8:	f2aa09e1 	movk	x1, #0x504f, lsl #16
    3430f0dc:	9ad42000 	lsl	x0, x0, x20
    3430f0e0:	7100027f 	cmp	w19, #0x0
    3430f0e4:	b9400022 	ldr	w2, [x1]
    3430f0e8:	2a000043 	orr	w3, w2, w0
    3430f0ec:	0a200040 	bic	w0, w2, w0
    3430f0f0:	1a830000 	csel	w0, w0, w3, eq  // eq = none
    3430f0f4:	b9000020 	str	w0, [x1]
    3430f0f8:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f0fc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430f100:	d65f03c0 	ret
    3430f104:	97fffda3 	bl	3430e790 <is_lockstep_enabled>
    3430f108:	72001c1f 	tst	w0, #0xff
    3430f10c:	54fffd40 	b.eq	3430f0b4 <set_caiu+0x84>  // b.none
    3430f110:	17fffffa 	b	3430f0f8 <set_caiu+0xc8>
	...

000000003430f120 <ncore_caiu_online>:
    3430f120:	52800021 	mov	w1, #0x1                   	// #1
    3430f124:	17ffffc3 	b	3430f030 <set_caiu>
	...

000000003430f130 <ncore_init>:
    3430f130:	d29fff00 	mov	x0, #0xfff8                	// #65528
    3430f134:	f2aa09e0 	movk	x0, #0x504f, lsl #16
    3430f138:	b9400000 	ldr	w0, [x0]
    3430f13c:	d3505400 	ubfx	x0, x0, #16, #6
    3430f140:	34000400 	cbz	w0, 3430f1c0 <ncore_init+0x90>
    3430f144:	51000400 	sub	w0, w0, #0x1
    3430f148:	d2820201 	mov	x1, #0x1010                	// #4112
    3430f14c:	52820002 	mov	w2, #0x1000                	// #4096
    3430f150:	f2aa0901 	movk	x1, #0x5048, lsl #16
    3430f154:	d2800203 	mov	x3, #0x10                  	// #16
    3430f158:	d29fff89 	mov	x9, #0xfffc                	// #65532
    3430f15c:	9ba20408 	umaddl	x8, w0, w2, x1
    3430f160:	f2aa0903 	movk	x3, #0x5048, lsl #16
    3430f164:	f2aa09e9 	movk	x9, #0x504f, lsl #16
    3430f168:	d2800027 	mov	x7, #0x1                   	// #1
    3430f16c:	d503201f 	nop
    3430f170:	b9400125 	ldr	w5, [x9]
    3430f174:	9101c066 	add	x6, x3, #0x70
    3430f178:	9101d061 	add	x1, x3, #0x74
    3430f17c:	52800002 	mov	w2, #0x0                   	// #0
    3430f180:	d35258a5 	ubfx	x5, x5, #18, #5
    3430f184:	110004a5 	add	w5, w5, #0x1
    3430f188:	53103c40 	lsl	w0, w2, #16
    3430f18c:	b90000c0 	str	w0, [x6]
    3430f190:	b9400020 	ldr	w0, [x1]
    3430f194:	3707ffe0 	tbnz	w0, #0, 3430f190 <ncore_init+0x60>
    3430f198:	b9400060 	ldr	w0, [x3]
    3430f19c:	9ac220e4 	lsl	x4, x7, x2
    3430f1a0:	11000442 	add	w2, w2, #0x1
    3430f1a4:	2a040000 	orr	w0, w0, w4
    3430f1a8:	b9000060 	str	w0, [x3]
    3430f1ac:	6b0200bf 	cmp	w5, w2
    3430f1b0:	54fffecc 	b.gt	3430f188 <ncore_init+0x58>
    3430f1b4:	91400463 	add	x3, x3, #0x1, lsl #12
    3430f1b8:	eb03011f 	cmp	x8, x3
    3430f1bc:	54fffda1 	b.ne	3430f170 <ncore_init+0x40>  // b.any
    3430f1c0:	d65f03c0 	ret
	...

000000003430f1d0 <get_siul2_midr2_freq>:
    3430f1d0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430f1d4:	910003fd 	mov	x29, sp
    3430f1d8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430f1dc:	f00000f3 	adrp	x19, 3432e000 <pie_cfg+0xe08>
    3430f1e0:	91162273 	add	x19, x19, #0x588
    3430f1e4:	9100c274 	add	x20, x19, #0x30
    3430f1e8:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430f1ec:	52800036 	mov	w22, #0x1                   	// #1
    3430f1f0:	b9401263 	ldr	w3, [x19, #16]
    3430f1f4:	a9400a75 	ldp	x21, x2, [x19]
    3430f1f8:	d53e1000 	mrs	x0, sctlr_el3
    3430f1fc:	36000060 	tbz	w0, #0, 3430f208 <get_siul2_midr2_freq+0x38>
    3430f200:	39405260 	ldrb	w0, [x19, #20]
    3430f204:	34000180 	cbz	w0, 3430f234 <get_siul2_midr2_freq+0x64>
    3430f208:	91006273 	add	x19, x19, #0x18
    3430f20c:	eb13029f 	cmp	x20, x19
    3430f210:	54ffff01 	b.ne	3430f1f0 <get_siul2_midr2_freq+0x20>  // b.any
    3430f214:	d2980100 	mov	x0, #0xc008                	// #49160
    3430f218:	f2a80120 	movk	x0, #0x4009, lsl #16
    3430f21c:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f220:	b9400000 	ldr	w0, [x0]
    3430f224:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430f228:	d3504c00 	ubfx	x0, x0, #16, #4
    3430f22c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430f230:	d65f03c0 	ret
    3430f234:	aa1503e1 	mov	x1, x21
    3430f238:	aa1503e0 	mov	x0, x21
    3430f23c:	97fff74d 	bl	3430cf70 <mmap_add_dynamic_region>
    3430f240:	35000060 	cbnz	w0, 3430f24c <get_siul2_midr2_freq+0x7c>
    3430f244:	39005276 	strb	w22, [x19, #20]
    3430f248:	17fffff0 	b	3430f208 <get_siul2_midr2_freq+0x38>
    3430f24c:	2a0003e2 	mov	w2, w0
    3430f250:	aa1503e1 	mov	x1, x21
    3430f254:	b0000020 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430f258:	91260000 	add	x0, x0, #0x980
    3430f25c:	97ffcfd5 	bl	343031b0 <tf_log>
    3430f260:	97ffd050 	bl	343033a0 <console_flush>
    3430f264:	97ffcbc7 	bl	34302180 <el3_panic>
	...

000000003430f270 <s32_get_pin_addr>:
    3430f270:	12003c03 	and	w3, w0, #0xffff
    3430f274:	f900003f 	str	xzr, [x1]
    3430f278:	7101947f 	cmp	w3, #0x65
    3430f27c:	540001e9 	b.ls	3430f2b8 <s32_get_pin_addr+0x48>  // b.plast
    3430f280:	5101c060 	sub	w0, w3, #0x70
    3430f284:	12003c00 	and	w0, w0, #0xffff
    3430f288:	7101381f 	cmp	w0, #0x4e
    3430f28c:	54000309 	b.ls	3430f2ec <s32_get_pin_addr+0x7c>  // b.plast
    3430f290:	51080060 	sub	w0, w3, #0x200
    3430f294:	12003c00 	and	w0, w0, #0xffff
    3430f298:	71014c1f 	cmp	w0, #0x53
    3430f29c:	54000309 	b.ls	3430f2fc <s32_get_pin_addr+0x8c>  // b.plast
    3430f2a0:	5109dc62 	sub	w2, w3, #0x277
    3430f2a4:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430f2a8:	12003c42 	and	w2, w2, #0xffff
    3430f2ac:	7105e05f 	cmp	w2, #0x178
    3430f2b0:	54000169 	b.ls	3430f2dc <s32_get_pin_addr+0x6c>  // b.plast
    3430f2b4:	d65f03c0 	ret
    3430f2b8:	d2984804 	mov	x4, #0xc240                	// #49728
    3430f2bc:	52800000 	mov	w0, #0x0                   	// #0
    3430f2c0:	f2a80124 	movk	x4, #0x4009, lsl #16
    3430f2c4:	4b000062 	sub	w2, w3, w0
    3430f2c8:	52800000 	mov	w0, #0x0                   	// #0
    3430f2cc:	531e7442 	lsl	w2, w2, #2
    3430f2d0:	8b040042 	add	x2, x2, x4
    3430f2d4:	f9000022 	str	x2, [x1]
    3430f2d8:	d65f03c0 	ret
    3430f2dc:	d2818384 	mov	x4, #0xc1c                 	// #3100
    3430f2e0:	52804ee0 	mov	w0, #0x277                 	// #631
    3430f2e4:	f2a88024 	movk	x4, #0x4401, lsl #16
    3430f2e8:	17fffff7 	b	3430f2c4 <s32_get_pin_addr+0x54>
    3430f2ec:	d2808004 	mov	x4, #0x400                 	// #1024
    3430f2f0:	52800e00 	mov	w0, #0x70                  	// #112
    3430f2f4:	f2a88024 	movk	x4, #0x4401, lsl #16
    3430f2f8:	17fffff3 	b	3430f2c4 <s32_get_pin_addr+0x54>
    3430f2fc:	d2994804 	mov	x4, #0xca40                	// #51776
    3430f300:	52804000 	mov	w0, #0x200                 	// #512
    3430f304:	f2a80124 	movk	x4, #0x4009, lsl #16
    3430f308:	17ffffef 	b	3430f2c4 <s32_get_pin_addr+0x54>
    3430f30c:	00000000 	udf	#0

000000003430f310 <s32_configure_peripheral_pinctrl>:
    3430f310:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    3430f314:	910003fd 	mov	x29, sp
    3430f318:	a90153f3 	stp	x19, x20, [sp, #16]
    3430f31c:	f00000f3 	adrp	x19, 3432e000 <pie_cfg+0xe08>
    3430f320:	91162273 	add	x19, x19, #0x588
    3430f324:	aa0003f4 	mov	x20, x0
    3430f328:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430f32c:	9100c275 	add	x21, x19, #0x30
    3430f330:	a90363f7 	stp	x23, x24, [sp, #48]
    3430f334:	52800037 	mov	w23, #0x1                   	// #1
    3430f338:	b9401263 	ldr	w3, [x19, #16]
    3430f33c:	a9400a76 	ldp	x22, x2, [x19]
    3430f340:	d53e1000 	mrs	x0, sctlr_el3
    3430f344:	36000060 	tbz	w0, #0, 3430f350 <s32_configure_peripheral_pinctrl+0x40>
    3430f348:	39405260 	ldrb	w0, [x19, #20]
    3430f34c:	34000a20 	cbz	w0, 3430f490 <s32_configure_peripheral_pinctrl+0x180>
    3430f350:	91006273 	add	x19, x19, #0x18
    3430f354:	eb15027f 	cmp	x19, x21
    3430f358:	54ffff01 	b.ne	3430f338 <s32_configure_peripheral_pinctrl+0x28>  // b.any
    3430f35c:	f9400288 	ldr	x8, [x20]
    3430f360:	b4000668 	cbz	x8, 3430f42c <s32_configure_peripheral_pinctrl+0x11c>
    3430f364:	f9400687 	ldr	x7, [x20, #8]
    3430f368:	52800006 	mov	w6, #0x0                   	// #0
    3430f36c:	d2800000 	mov	x0, #0x0                   	// #0
    3430f370:	8b000400 	add	x0, x0, x0, lsl #1
    3430f374:	910123e1 	add	x1, sp, #0x48
    3430f378:	d37df000 	lsl	x0, x0, #3
    3430f37c:	8b0000e5 	add	x5, x7, x0
    3430f380:	786068e0 	ldrh	w0, [x7, x0]
    3430f384:	97ffffbb 	bl	3430f270 <s32_get_pin_addr>
    3430f388:	2a0003f8 	mov	w24, w0
    3430f38c:	35000520 	cbnz	w0, 3430f430 <s32_configure_peripheral_pinctrl+0x120>
    3430f390:	f94004a4 	ldr	x4, [x5, #8]
    3430f394:	794004a3 	ldrh	w3, [x5, #2]
    3430f398:	f94027e9 	ldr	x9, [sp, #72]
    3430f39c:	b40003e4 	cbz	x4, 3430f418 <s32_configure_peripheral_pinctrl+0x108>
    3430f3a0:	52800002 	mov	w2, #0x0                   	// #0
    3430f3a4:	d2800000 	mov	x0, #0x0                   	// #0
    3430f3a8:	f94008a5 	ldr	x5, [x5, #16]
    3430f3ac:	1400000b 	b	3430f3d8 <s32_configure_peripheral_pinctrl+0xc8>
    3430f3b0:	7100141f 	cmp	w0, #0x5
    3430f3b4:	540005e0 	b.eq	3430f470 <s32_configure_peripheral_pinctrl+0x160>  // b.none
    3430f3b8:	7100181f 	cmp	w0, #0x6
    3430f3bc:	54000461 	b.ne	3430f448 <s32_configure_peripheral_pinctrl+0x138>  // b.any
    3430f3c0:	320c0063 	orr	w3, w3, #0x100000
    3430f3c4:	d503201f 	nop
    3430f3c8:	11000440 	add	w0, w2, #0x1
    3430f3cc:	aa0003e2 	mov	x2, x0
    3430f3d0:	eb00009f 	cmp	x4, x0
    3430f3d4:	54000229 	b.ls	3430f418 <s32_configure_peripheral_pinctrl+0x108>  // b.plast
    3430f3d8:	b86078a1 	ldr	w1, [x5, x0, lsl #2]
    3430f3dc:	12001c20 	and	w0, w1, #0xff
    3430f3e0:	53087c21 	lsr	w1, w1, #8
    3430f3e4:	7100301f 	cmp	w0, #0xc
    3430f3e8:	540003c0 	b.eq	3430f460 <s32_configure_peripheral_pinctrl+0x150>  // b.none
    3430f3ec:	54fffe29 	b.ls	3430f3b0 <s32_configure_peripheral_pinctrl+0xa0>  // b.plast
    3430f3f0:	7100481f 	cmp	w0, #0x12
    3430f3f4:	54000460 	b.eq	3430f480 <s32_configure_peripheral_pinctrl+0x170>  // b.none
    3430f3f8:	71005c1f 	cmp	w0, #0x17
    3430f3fc:	54fffe61 	b.ne	3430f3c8 <s32_configure_peripheral_pinctrl+0xb8>  // b.any
    3430f400:	53120c21 	ubfiz	w1, w1, #14, #4
    3430f404:	11000440 	add	w0, w2, #0x1
    3430f408:	2a010063 	orr	w3, w3, w1
    3430f40c:	aa0003e2 	mov	x2, x0
    3430f410:	eb00009f 	cmp	x4, x0
    3430f414:	54fffe28 	b.hi	3430f3d8 <s32_configure_peripheral_pinctrl+0xc8>  // b.pmore
    3430f418:	110004c0 	add	w0, w6, #0x1
    3430f41c:	b9000123 	str	w3, [x9]
    3430f420:	aa0003e6 	mov	x6, x0
    3430f424:	eb08001f 	cmp	x0, x8
    3430f428:	54fffa43 	b.cc	3430f370 <s32_configure_peripheral_pinctrl+0x60>  // b.lo, b.ul, b.last
    3430f42c:	52800018 	mov	w24, #0x0                   	// #0
    3430f430:	2a1803e0 	mov	w0, w24
    3430f434:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f438:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430f43c:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430f440:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3430f444:	d65f03c0 	ret
    3430f448:	71000c1f 	cmp	w0, #0x3
    3430f44c:	54fffbe1 	b.ne	3430f3c8 <s32_configure_peripheral_pinctrl+0xb8>  // b.any
    3430f450:	7100003f 	cmp	w1, #0x0
    3430f454:	1a9f07e0 	cset	w0, ne  // ne = any
    3430f458:	2a003463 	orr	w3, w3, w0, lsl #13
    3430f45c:	17ffffdb 	b	3430f3c8 <s32_configure_peripheral_pinctrl+0xb8>
    3430f460:	7100003f 	cmp	w1, #0x0
    3430f464:	1a9f07e0 	cset	w0, ne  // ne = any
    3430f468:	2a004c63 	orr	w3, w3, w0, lsl #19
    3430f46c:	17ffffd7 	b	3430f3c8 <s32_configure_peripheral_pinctrl+0xb8>
    3430f470:	7100003f 	cmp	w1, #0x0
    3430f474:	32140460 	orr	w0, w3, #0x3000
    3430f478:	1a831003 	csel	w3, w0, w3, ne  // ne = any
    3430f47c:	17ffffd3 	b	3430f3c8 <s32_configure_peripheral_pinctrl+0xb8>
    3430f480:	7100003f 	cmp	w1, #0x0
    3430f484:	1a9f07e0 	cset	w0, ne  // ne = any
    3430f488:	2a005463 	orr	w3, w3, w0, lsl #21
    3430f48c:	17ffffcf 	b	3430f3c8 <s32_configure_peripheral_pinctrl+0xb8>
    3430f490:	aa1603e1 	mov	x1, x22
    3430f494:	aa1603e0 	mov	x0, x22
    3430f498:	97fff6b6 	bl	3430cf70 <mmap_add_dynamic_region>
    3430f49c:	2a0003f8 	mov	w24, w0
    3430f4a0:	35000060 	cbnz	w0, 3430f4ac <s32_configure_peripheral_pinctrl+0x19c>
    3430f4a4:	39005277 	strb	w23, [x19, #20]
    3430f4a8:	17ffffaa 	b	3430f350 <s32_configure_peripheral_pinctrl+0x40>
    3430f4ac:	aa1603e1 	mov	x1, x22
    3430f4b0:	2a1803e2 	mov	w2, w24
    3430f4b4:	b0000020 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430f4b8:	91260000 	add	x0, x0, #0x980
    3430f4bc:	97ffcf3d 	bl	343031b0 <tf_log>
    3430f4c0:	17ffffdc 	b	3430f430 <s32_configure_peripheral_pinctrl+0x120>
	...

000000003430f4d0 <s32_plat_config_uart_pinctrl>:
    3430f4d0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430f4d4:	52800000 	mov	w0, #0x0                   	// #0
    3430f4d8:	910003fd 	mov	x29, sp
    3430f4dc:	f9000bf3 	str	x19, [sp, #16]
    3430f4e0:	94000424 	bl	34310570 <s32_config_linflex_pinctrl>
    3430f4e4:	2a0003f3 	mov	w19, w0
    3430f4e8:	350000a0 	cbnz	w0, 3430f4fc <s32_plat_config_uart_pinctrl+0x2c>
    3430f4ec:	2a1303e0 	mov	w0, w19
    3430f4f0:	f9400bf3 	ldr	x19, [sp, #16]
    3430f4f4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430f4f8:	d65f03c0 	ret
    3430f4fc:	2a1303e1 	mov	w1, w19
    3430f500:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430f504:	9126c000 	add	x0, x0, #0x9b0
    3430f508:	97ffcf2a 	bl	343031b0 <tf_log>
    3430f50c:	2a1303e0 	mov	w0, w19
    3430f510:	f9400bf3 	ldr	x19, [sp, #16]
    3430f514:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430f518:	d65f03c0 	ret
    3430f51c:	00000000 	udf	#0

000000003430f520 <s32_plat_config_sdhc_pinctrl>:
    3430f520:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430f524:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430f528:	91288000 	add	x0, x0, #0xa20
    3430f52c:	910003fd 	mov	x29, sp
    3430f530:	f9000bf3 	str	x19, [sp, #16]
    3430f534:	97ffff77 	bl	3430f310 <s32_configure_peripheral_pinctrl>
    3430f538:	2a0003f3 	mov	w19, w0
    3430f53c:	350000a0 	cbnz	w0, 3430f550 <s32_plat_config_sdhc_pinctrl+0x30>
    3430f540:	2a1303e0 	mov	w0, w19
    3430f544:	f9400bf3 	ldr	x19, [sp, #16]
    3430f548:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430f54c:	d65f03c0 	ret
    3430f550:	2a1303e1 	mov	w1, w19
    3430f554:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430f558:	9127a000 	add	x0, x0, #0x9e8
    3430f55c:	97ffcf15 	bl	343031b0 <tf_log>
    3430f560:	2a1303e0 	mov	w0, w19
    3430f564:	f9400bf3 	ldr	x19, [sp, #16]
    3430f568:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430f56c:	d65f03c0 	ret

000000003430f570 <plat_scmi_rstd_set_state>:
    3430f570:	7100583f 	cmp	w1, #0x16
    3430f574:	54000388 	b.hi	3430f5e4 <plat_scmi_rstd_set_state+0x74>  // b.pmore
    3430f578:	2a0103e0 	mov	w0, w1
    3430f57c:	12001c43 	and	w3, w2, #0xff
    3430f580:	f0000022 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430f584:	9134c042 	add	x2, x2, #0xd30
    3430f588:	d37f7c01 	ubfiz	x1, x0, #1, #32
    3430f58c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    3430f590:	8b204020 	add	x0, x1, w0, uxtw
    3430f594:	910003fd 	mov	x29, sp
    3430f598:	8b000c42 	add	x2, x2, x0, lsl #3
    3430f59c:	39403041 	ldrb	w1, [x2, #12]
    3430f5a0:	b9400840 	ldr	w0, [x2, #8]
    3430f5a4:	35000121 	cbnz	w1, 3430f5c8 <plat_scmi_rstd_set_state+0x58>
    3430f5a8:	b9401042 	ldr	w2, [x2, #16]
    3430f5ac:	2a0303e1 	mov	w1, w3
    3430f5b0:	97fff35c 	bl	3430c320 <s32gen1_reset_periph>
    3430f5b4:	7100001f 	cmp	w0, #0x0
    3430f5b8:	12800101 	mov	w1, #0xfffffff7            	// #-9
    3430f5bc:	1a810000 	csel	w0, w0, w1, eq  // eq = none
    3430f5c0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430f5c4:	d65f03c0 	ret
    3430f5c8:	2a0303e1 	mov	w1, w3
    3430f5cc:	97fff3c5 	bl	3430c4e0 <s32gen1_reset_partition>
    3430f5d0:	7100001f 	cmp	w0, #0x0
    3430f5d4:	12800101 	mov	w1, #0xfffffff7            	// #-9
    3430f5d8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3430f5dc:	1a810000 	csel	w0, w0, w1, eq  // eq = none
    3430f5e0:	d65f03c0 	ret
    3430f5e4:	12800080 	mov	w0, #0xfffffffb            	// #-5
    3430f5e8:	d65f03c0 	ret
    3430f5ec:	00000000 	udf	#0

000000003430f5f0 <s32_ssram_clear>:
    3430f5f0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    3430f5f4:	910003fd 	mov	x29, sp
    3430f5f8:	d53e1000 	mrs	x0, sctlr_el3
    3430f5fc:	360000c0 	tbz	w0, #0, 3430f614 <s32_ssram_clear+0x24>
    3430f600:	f9000bf3 	str	x19, [sp, #16]
    3430f604:	f0000133 	adrp	x19, 34336000 <mbr_sector+0xe0>
    3430f608:	397d6a60 	ldrb	w0, [x19, #3930]
    3430f60c:	340002a0 	cbz	w0, 3430f660 <s32_ssram_clear+0x70>
    3430f610:	f9400bf3 	ldr	x19, [sp, #16]
    3430f614:	d2900000 	mov	x0, #0x8000                	// #32768
    3430f618:	f2a88040 	movk	x0, #0x4402, lsl #16
    3430f61c:	d2900081 	mov	x1, #0x8004                	// #32772
    3430f620:	f2a88041 	movk	x1, #0x4402, lsl #16
    3430f624:	d2900103 	mov	x3, #0x8008                	// #32776
    3430f628:	f2a88043 	movk	x3, #0x4402, lsl #16
    3430f62c:	b900001f 	str	wzr, [x0]
    3430f630:	b900003f 	str	wzr, [x1]
    3430f634:	5280ffe4 	mov	w4, #0x7ff                 	// #2047
    3430f638:	91002021 	add	x1, x1, #0x8
    3430f63c:	b9000064 	str	w4, [x3]
    3430f640:	52800022 	mov	w2, #0x1                   	// #1
    3430f644:	b9000002 	str	w2, [x0]
    3430f648:	b9400020 	ldr	w0, [x1]
    3430f64c:	3607ffe0 	tbz	w0, #0, 3430f648 <s32_ssram_clear+0x58>
    3430f650:	52800020 	mov	w0, #0x1                   	// #1
    3430f654:	b9000020 	str	w0, [x1]
    3430f658:	a8c27bfd 	ldp	x29, x30, [sp], #32
    3430f65c:	d65f03c0 	ret
    3430f660:	d2900001 	mov	x1, #0x8000                	// #32768
    3430f664:	52800103 	mov	w3, #0x8                   	// #8
    3430f668:	f2a88041 	movk	x1, #0x4402, lsl #16
    3430f66c:	d2820002 	mov	x2, #0x1000                	// #4096
    3430f670:	aa0103e0 	mov	x0, x1
    3430f674:	97fff63f 	bl	3430cf70 <mmap_add_dynamic_region>
    3430f678:	350000a0 	cbnz	w0, 3430f68c <s32_ssram_clear+0x9c>
    3430f67c:	52800020 	mov	w0, #0x1                   	// #1
    3430f680:	393d6a60 	strb	w0, [x19, #3930]
    3430f684:	f9400bf3 	ldr	x19, [sp, #16]
    3430f688:	17ffffe3 	b	3430f614 <s32_ssram_clear+0x24>
    3430f68c:	2a0003e2 	mov	w2, w0
    3430f690:	d2900001 	mov	x1, #0x8000                	// #32768
    3430f694:	b0000020 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430f698:	91260000 	add	x0, x0, #0x980
    3430f69c:	f2a88041 	movk	x1, #0x4402, lsl #16
    3430f6a0:	97ffcec4 	bl	343031b0 <tf_log>
    3430f6a4:	97ffcf3f 	bl	343033a0 <console_flush>
    3430f6a8:	97ffcab6 	bl	34302180 <el3_panic>
    3430f6ac:	00000000 	udf	#0

000000003430f6b0 <s32_sram_clear>:
    3430f6b0:	eb01001f 	cmp	x0, x1
    3430f6b4:	54000dc0 	b.eq	3430f86c <s32_sram_clear+0x1bc>  // b.none
    3430f6b8:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    3430f6bc:	910003fd 	mov	x29, sp
    3430f6c0:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430f6c4:	aa0003f6 	mov	x22, x0
    3430f6c8:	a90363f7 	stp	x23, x24, [sp, #48]
    3430f6cc:	aa0103f8 	mov	x24, x1
    3430f6d0:	12b98001 	mov	w1, #0x33ffffff            	// #872415231
    3430f6d4:	eb01001f 	cmp	x0, x1
    3430f6d8:	d2a6a801 	mov	x1, #0x35400000            	// #893386752
    3430f6dc:	fa588002 	ccmp	x0, x24, #0x2, hi  // hi = pmore
    3430f6e0:	fa419302 	ccmp	x24, x1, #0x2, ls  // ls = plast
    3430f6e4:	54000e08 	b.hi	3430f8a4 <s32_sram_clear+0x1f4>  // b.pmore
    3430f6e8:	a90153f3 	stp	x19, x20, [sp, #16]
    3430f6ec:	f2402014 	ands	x20, x0, #0x1ff
    3430f6f0:	54000a41 	b.ne	3430f838 <s32_sram_clear+0x188>  // b.any
    3430f6f4:	f2402300 	ands	x0, x24, #0x1ff
    3430f6f8:	54000821 	b.ne	3430f7fc <s32_sram_clear+0x14c>  // b.any
    3430f6fc:	9101a3e1 	add	x1, sp, #0x68
    3430f700:	910183e0 	add	x0, sp, #0x60
    3430f704:	94000207 	bl	3430ff20 <s32_get_sramc>
    3430f708:	f94037e5 	ldr	x5, [sp, #104]
    3430f70c:	b40005c5 	cbz	x5, 3430f7c4 <s32_sram_clear+0x114>
    3430f710:	f9002bfb 	str	x27, [sp, #80]
    3430f714:	5280003b 	mov	w27, #0x1                   	// #1
    3430f718:	2a1b03f7 	mov	w23, w27
    3430f71c:	d2800015 	mov	x21, #0x0                   	// #0
    3430f720:	a9046bf9 	stp	x25, x26, [sp, #64]
    3430f724:	d503201f 	nop
    3430f728:	d37beaa1 	lsl	x1, x21, #5
    3430f72c:	f94033e4 	ldr	x4, [sp, #96]
    3430f730:	8b010094 	add	x20, x4, x1
    3430f734:	29410a83 	ldp	w3, w2, [x20, #8]
    3430f738:	eb16007f 	cmp	x3, x22
    3430f73c:	9a962060 	csel	x0, x3, x22, cs  // cs = hs, nlast
    3430f740:	eb18005f 	cmp	x2, x24
    3430f744:	9a989042 	csel	x2, x2, x24, ls  // ls = plast
    3430f748:	eb02001f 	cmp	x0, x2
    3430f74c:	54000328 	b.hi	3430f7b0 <s32_sram_clear+0x100>  // b.pmore
    3430f750:	f9400e85 	ldr	x5, [x20, #24]
    3430f754:	cb030053 	sub	x19, x2, x3
    3430f758:	cb030000 	sub	x0, x0, x3
    3430f75c:	f8616899 	ldr	x25, [x4, x1]
    3430f760:	d63f00a0 	blr	x5
    3430f764:	f9400e81 	ldr	x1, [x20, #24]
    3430f768:	aa0003fa 	mov	x26, x0
    3430f76c:	aa1303e0 	mov	x0, x19
    3430f770:	d63f0020 	blr	x1
    3430f774:	51000413 	sub	w19, w0, #0x1
    3430f778:	d53e1000 	mrs	x0, sctlr_el3
    3430f77c:	36000060 	tbz	w0, #0, 3430f788 <s32_sram_clear+0xd8>
    3430f780:	39404280 	ldrb	w0, [x20, #16]
    3430f784:	340002c0 	cbz	w0, 3430f7dc <s32_sram_clear+0x12c>
    3430f788:	aa1903e3 	mov	x3, x25
    3430f78c:	b900033f 	str	wzr, [x25]
    3430f790:	b900073a 	str	w26, [x25, #4]
    3430f794:	b9000b33 	str	w19, [x25, #8]
    3430f798:	b800c47b 	str	w27, [x3], #12
    3430f79c:	d503201f 	nop
    3430f7a0:	b9400062 	ldr	w2, [x3]
    3430f7a4:	3607ffe2 	tbz	w2, #0, 3430f7a0 <s32_sram_clear+0xf0>
    3430f7a8:	f94037e5 	ldr	x5, [sp, #104]
    3430f7ac:	b9000f3b 	str	w27, [x25, #12]
    3430f7b0:	910006b5 	add	x21, x21, #0x1
    3430f7b4:	eb1500bf 	cmp	x5, x21
    3430f7b8:	54fffb88 	b.hi	3430f728 <s32_sram_clear+0x78>  // b.pmore
    3430f7bc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3430f7c0:	f9402bfb 	ldr	x27, [sp, #80]
    3430f7c4:	52800000 	mov	w0, #0x0                   	// #0
    3430f7c8:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f7cc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430f7d0:	a94363f7 	ldp	x23, x24, [sp, #48]
    3430f7d4:	a8c77bfd 	ldp	x29, x30, [sp], #112
    3430f7d8:	d65f03c0 	ret
    3430f7dc:	aa1903e1 	mov	x1, x25
    3430f7e0:	aa1903e0 	mov	x0, x25
    3430f7e4:	52800103 	mov	w3, #0x8                   	// #8
    3430f7e8:	d2820002 	mov	x2, #0x1000                	// #4096
    3430f7ec:	97fff5e1 	bl	3430cf70 <mmap_add_dynamic_region>
    3430f7f0:	35000420 	cbnz	w0, 3430f874 <s32_sram_clear+0x1c4>
    3430f7f4:	39004297 	strb	w23, [x20, #16]
    3430f7f8:	17ffffe4 	b	3430f788 <s32_sram_clear+0xd8>
    3430f7fc:	d1000413 	sub	x19, x0, #0x1
    3430f800:	cb000318 	sub	x24, x24, x0
    3430f804:	b2400a73 	orr	x19, x19, #0x7
    3430f808:	52800001 	mov	w1, #0x0                   	// #0
    3430f80c:	91000673 	add	x19, x19, #0x1
    3430f810:	aa1803e0 	mov	x0, x24
    3430f814:	aa1303e2 	mov	x2, x19
    3430f818:	94000c4a 	bl	34312940 <memset>
    3430f81c:	97fff57d 	bl	3430ce10 <is_dcache_enabled>
    3430f820:	72001c1f 	tst	w0, #0xff
    3430f824:	54fff6c0 	b.eq	3430f6fc <s32_sram_clear+0x4c>  // b.none
    3430f828:	aa1303e1 	mov	x1, x19
    3430f82c:	aa1803e0 	mov	x0, x24
    3430f830:	97ffcac7 	bl	3430234c <flush_dcache_range>
    3430f834:	17ffffb2 	b	3430f6fc <s32_sram_clear+0x4c>
    3430f838:	aa2003f3 	mvn	x19, x0
    3430f83c:	52800001 	mov	w1, #0x0                   	// #0
    3430f840:	92402273 	and	x19, x19, #0x1ff
    3430f844:	91080015 	add	x21, x0, #0x200
    3430f848:	b2400a73 	orr	x19, x19, #0x7
    3430f84c:	91000673 	add	x19, x19, #0x1
    3430f850:	aa1303e2 	mov	x2, x19
    3430f854:	94000c3b 	bl	34312940 <memset>
    3430f858:	97fff56e 	bl	3430ce10 <is_dcache_enabled>
    3430f85c:	72001c1f 	tst	w0, #0xff
    3430f860:	54000181 	b.ne	3430f890 <s32_sram_clear+0x1e0>  // b.any
    3430f864:	cb1402b6 	sub	x22, x21, x20
    3430f868:	17ffffa3 	b	3430f6f4 <s32_sram_clear+0x44>
    3430f86c:	52800000 	mov	w0, #0x0                   	// #0
    3430f870:	d65f03c0 	ret
    3430f874:	2a0003e2 	mov	w2, w0
    3430f878:	aa1903e1 	mov	x1, x25
    3430f87c:	b0000020 	adrp	x0, 34314000 <tran_speed_base+0x3e0>
    3430f880:	91260000 	add	x0, x0, #0x980
    3430f884:	97ffce4b 	bl	343031b0 <tf_log>
    3430f888:	97ffcec6 	bl	343033a0 <console_flush>
    3430f88c:	97ffca3d 	bl	34302180 <el3_panic>
    3430f890:	aa1603e0 	mov	x0, x22
    3430f894:	aa1303e1 	mov	x1, x19
    3430f898:	cb1402b6 	sub	x22, x21, x20
    3430f89c:	97ffcaac 	bl	3430234c <flush_dcache_range>
    3430f8a0:	17ffff95 	b	3430f6f4 <s32_sram_clear+0x44>
    3430f8a4:	128002a0 	mov	w0, #0xffffffea            	// #-22
    3430f8a8:	17ffffc9 	b	3430f7cc <s32_sram_clear+0x11c>
    3430f8ac:	00000000 	udf	#0

000000003430f8b0 <check_fip>:
    3430f8b0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430f8b4:	d2800001 	mov	x1, #0x0                   	// #0
    3430f8b8:	910003fd 	mov	x29, sp
    3430f8bc:	f90013f5 	str	x21, [sp, #32]
    3430f8c0:	f0000135 	adrp	x21, 34336000 <mbr_sector+0xe0>
    3430f8c4:	a90153f3 	stp	x19, x20, [sp, #16]
    3430f8c8:	aa0003f4 	mov	x20, x0
    3430f8cc:	f94556a0 	ldr	x0, [x21, #2728]
    3430f8d0:	f9001fff 	str	xzr, [sp, #56]
    3430f8d4:	97ffd1d7 	bl	34304030 <io_dev_init>
    3430f8d8:	2a0003f3 	mov	w19, w0
    3430f8dc:	340000c0 	cbz	w0, 3430f8f4 <check_fip+0x44>
    3430f8e0:	2a1303e0 	mov	w0, w19
    3430f8e4:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f8e8:	f94013f5 	ldr	x21, [sp, #32]
    3430f8ec:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430f8f0:	d65f03c0 	ret
    3430f8f4:	f94556a0 	ldr	x0, [x21, #2728]
    3430f8f8:	aa1403e1 	mov	x1, x20
    3430f8fc:	9100e3e2 	add	x2, sp, #0x38
    3430f900:	97ffd1dc 	bl	34304070 <io_open>
    3430f904:	2a0003f3 	mov	w19, w0
    3430f908:	35fffec0 	cbnz	w0, 3430f8e0 <check_fip+0x30>
    3430f90c:	f9401fe0 	ldr	x0, [sp, #56]
    3430f910:	97ffd23c 	bl	34304200 <io_close>
    3430f914:	2a1303e0 	mov	w0, w19
    3430f918:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f91c:	f94013f5 	ldr	x21, [sp, #32]
    3430f920:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430f924:	d65f03c0 	ret
	...

000000003430f930 <check_dev>:
    3430f930:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430f934:	d2800001 	mov	x1, #0x0                   	// #0
    3430f938:	910003fd 	mov	x29, sp
    3430f93c:	f90013f5 	str	x21, [sp, #32]
    3430f940:	f0000135 	adrp	x21, 34336000 <mbr_sector+0xe0>
    3430f944:	a90153f3 	stp	x19, x20, [sp, #16]
    3430f948:	aa0003f4 	mov	x20, x0
    3430f94c:	f9454ea0 	ldr	x0, [x21, #2712]
    3430f950:	f9001fff 	str	xzr, [sp, #56]
    3430f954:	97ffd1b7 	bl	34304030 <io_dev_init>
    3430f958:	2a0003f3 	mov	w19, w0
    3430f95c:	340000c0 	cbz	w0, 3430f974 <check_dev+0x44>
    3430f960:	2a1303e0 	mov	w0, w19
    3430f964:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f968:	f94013f5 	ldr	x21, [sp, #32]
    3430f96c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430f970:	d65f03c0 	ret
    3430f974:	f9454ea0 	ldr	x0, [x21, #2712]
    3430f978:	aa1403e1 	mov	x1, x20
    3430f97c:	9100e3e2 	add	x2, sp, #0x38
    3430f980:	97ffd1bc 	bl	34304070 <io_open>
    3430f984:	2a0003f3 	mov	w19, w0
    3430f988:	35fffec0 	cbnz	w0, 3430f960 <check_dev+0x30>
    3430f98c:	f9401fe0 	ldr	x0, [sp, #56]
    3430f990:	97ffd21c 	bl	34304200 <io_close>
    3430f994:	2a1303e0 	mov	w0, w19
    3430f998:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430f99c:	f94013f5 	ldr	x21, [sp, #32]
    3430f9a0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430f9a4:	d65f03c0 	ret
	...

000000003430f9b0 <plat_get_image_source>:
    3430f9b0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430f9b4:	d37f7c03 	ubfiz	x3, x0, #1, #32
    3430f9b8:	8b204060 	add	x0, x3, w0, uxtw
    3430f9bc:	910003fd 	mov	x29, sp
    3430f9c0:	a90153f3 	stp	x19, x20, [sp, #16]
    3430f9c4:	d37df013 	lsl	x19, x0, #3
    3430f9c8:	f00000f4 	adrp	x20, 3432e000 <pie_cfg+0xe08>
    3430f9cc:	91172294 	add	x20, x20, #0x5c8
    3430f9d0:	f9001bf7 	str	x23, [sp, #48]
    3430f9d4:	8b130297 	add	x23, x20, x19
    3430f9d8:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430f9dc:	aa0103f6 	mov	x22, x1
    3430f9e0:	aa0203f5 	mov	x21, x2
    3430f9e4:	a94086e0 	ldp	x0, x1, [x23, #8]
    3430f9e8:	d63f0020 	blr	x1
    3430f9ec:	f8736a82 	ldr	x2, [x20, x19]
    3430f9f0:	52800000 	mov	w0, #0x0                   	// #0
    3430f9f4:	f94006e1 	ldr	x1, [x23, #8]
    3430f9f8:	f9400042 	ldr	x2, [x2]
    3430f9fc:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430fa00:	f9401bf7 	ldr	x23, [sp, #48]
    3430fa04:	f90002c2 	str	x2, [x22]
    3430fa08:	f90002a1 	str	x1, [x21]
    3430fa0c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430fa10:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430fa14:	d65f03c0 	ret
	...

000000003430fa20 <s32_io_setup>:
    3430fa20:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    3430fa24:	90000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430fa28:	910003fd 	mov	x29, sp
    3430fa2c:	3974c000 	ldrb	w0, [x0, #3376]
    3430fa30:	a90153f3 	stp	x19, x20, [sp, #16]
    3430fa34:	35000220 	cbnz	w0, 3430fa78 <s32_io_setup+0x58>
    3430fa38:	90000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430fa3c:	3974c800 	ldrb	w0, [x0, #3378]
    3430fa40:	35000500 	cbnz	w0, 3430fae0 <s32_io_setup+0xc0>
    3430fa44:	90000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430fa48:	3974c400 	ldrb	w0, [x0, #3377]
    3430fa4c:	35000b80 	cbnz	w0, 3430fbbc <s32_io_setup+0x19c>
    3430fa50:	f0000133 	adrp	x19, 34336000 <mbr_sector+0xe0>
    3430fa54:	912a8260 	add	x0, x19, #0xaa0
    3430fa58:	97ffd0de 	bl	34303dd0 <register_io_dev_fip>
    3430fa5c:	f9455260 	ldr	x0, [x19, #2720]
    3430fa60:	f0000122 	adrp	x2, 34336000 <mbr_sector+0xe0>
    3430fa64:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430fa68:	912aa042 	add	x2, x2, #0xaa8
    3430fa6c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3430fa70:	d2800001 	mov	x1, #0x0                   	// #0
    3430fa74:	17ffd167 	b	34304010 <io_dev_open>
    3430fa78:	f0000133 	adrp	x19, 34336000 <mbr_sector+0xe0>
    3430fa7c:	912b4260 	add	x0, x19, #0xad0
    3430fa80:	97ffd148 	bl	34303fa0 <register_io_dev_memmap>
    3430fa84:	f9456a60 	ldr	x0, [x19, #2768]
    3430fa88:	d2800001 	mov	x1, #0x0                   	// #0
    3430fa8c:	f0000122 	adrp	x2, 34336000 <mbr_sector+0xe0>
    3430fa90:	912a6042 	add	x2, x2, #0xa98
    3430fa94:	97ffd15f 	bl	34304010 <io_dev_open>
    3430fa98:	90000020 	adrp	x0, 34313000 <vprintf+0x520>
    3430fa9c:	52800043 	mov	w3, #0x2                   	// #2
    3430faa0:	d2a00602 	mov	x2, #0x300000              	// #3145728
    3430faa4:	f944b013 	ldr	x19, [x0, #2400]
    3430faa8:	aa1303e1 	mov	x1, x19
    3430faac:	aa1303e0 	mov	x0, x19
    3430fab0:	97fff530 	bl	3430cf70 <mmap_add_dynamic_region>
    3430fab4:	37f81600 	tbnz	w0, #31, 3430fd74 <s32_io_setup+0x354>
    3430fab8:	f00000e0 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    3430fabc:	f0000122 	adrp	x2, 34336000 <mbr_sector+0xe0>
    3430fac0:	912ac041 	add	x1, x2, #0xab0
    3430fac4:	d2a00603 	mov	x3, #0x300000              	// #3145728
    3430fac8:	f902e801 	str	x1, [x0, #1488]
    3430facc:	90000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430fad0:	f9055853 	str	x19, [x2, #2736]
    3430fad4:	3974c800 	ldrb	w0, [x0, #3378]
    3430fad8:	f9000423 	str	x3, [x1, #8]
    3430fadc:	34fffb40 	cbz	w0, 3430fa44 <s32_io_setup+0x24>
    3430fae0:	f90013f5 	str	x21, [sp, #32]
    3430fae4:	b90037ff 	str	wzr, [sp, #52]
    3430fae8:	a903ffff 	stp	xzr, xzr, [sp, #56]
    3430faec:	f90027ff 	str	xzr, [sp, #72]
    3430faf0:	97fffba0 	bl	3430e970 <dt_open_and_check>
    3430faf4:	37f80600 	tbnz	w0, #31, 3430fbb4 <s32_io_setup+0x194>
    3430faf8:	910123e0 	add	x0, sp, #0x48
    3430fafc:	97fffbb1 	bl	3430e9c0 <fdt_get_address>
    3430fb00:	340010a0 	cbz	w0, 3430fd14 <s32_io_setup+0x2f4>
    3430fb04:	f94027e0 	ldr	x0, [sp, #72]
    3430fb08:	f0000022 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430fb0c:	12800001 	mov	w1, #0xffffffff            	// #-1
    3430fb10:	913e2042 	add	x2, x2, #0xf88
    3430fb14:	94000873 	bl	34311ce0 <fdt_node_offset_by_compatible>
    3430fb18:	2a0003f3 	mov	w19, w0
    3430fb1c:	37f804c0 	tbnz	w0, #31, 3430fbb4 <s32_io_setup+0x194>
    3430fb20:	97fffbbc 	bl	3430ea10 <fdt_get_status>
    3430fb24:	12001c00 	and	w0, w0, #0xff
    3430fb28:	7100041f 	cmp	w0, #0x1
    3430fb2c:	54000441 	b.ne	3430fbb4 <s32_io_setup+0x194>  // b.any
    3430fb30:	f94027e0 	ldr	x0, [sp, #72]
    3430fb34:	2a1303e1 	mov	w1, w19
    3430fb38:	f0000022 	adrp	x2, 34316000 <ddrc_to_store+0xd8>
    3430fb3c:	913e6042 	add	x2, x2, #0xf98
    3430fb40:	94000868 	bl	34311ce0 <fdt_node_offset_by_compatible>
    3430fb44:	2a0003e1 	mov	w1, w0
    3430fb48:	37f80360 	tbnz	w0, #31, 3430fbb4 <s32_io_setup+0x194>
    3430fb4c:	f94027e0 	ldr	x0, [sp, #72]
    3430fb50:	940004dc 	bl	34310ec0 <fdt_first_subnode>
    3430fb54:	2a0003f3 	mov	w19, w0
    3430fb58:	37f802e0 	tbnz	w0, #31, 3430fbb4 <s32_io_setup+0x194>
    3430fb5c:	f0000034 	adrp	x20, 34316000 <ddrc_to_store+0xd8>
    3430fb60:	f0000035 	adrp	x21, 34316000 <ddrc_to_store+0xd8>
    3430fb64:	913ec294 	add	x20, x20, #0xfb0
    3430fb68:	913ee2b5 	add	x21, x21, #0xfb8
    3430fb6c:	d503201f 	nop
    3430fb70:	f94027e0 	ldr	x0, [sp, #72]
    3430fb74:	9100d3e3 	add	x3, sp, #0x34
    3430fb78:	aa1403e2 	mov	x2, x20
    3430fb7c:	2a1303e1 	mov	w1, w19
    3430fb80:	94000774 	bl	34311950 <fdt_getprop>
    3430fb84:	b40000e0 	cbz	x0, 3430fba0 <s32_io_setup+0x180>
    3430fb88:	b94037e2 	ldr	w2, [sp, #52]
    3430fb8c:	37f800a2 	tbnz	w2, #31, 3430fba0 <s32_io_setup+0x180>
    3430fb90:	93407c42 	sxtw	x2, w2
    3430fb94:	aa1503e1 	mov	x1, x21
    3430fb98:	94000f3a 	bl	34313880 <strncmp>
    3430fb9c:	34000500 	cbz	w0, 3430fc3c <s32_io_setup+0x21c>
    3430fba0:	f94027e0 	ldr	x0, [sp, #72]
    3430fba4:	2a1303e1 	mov	w1, w19
    3430fba8:	940004d6 	bl	34310f00 <fdt_next_subnode>
    3430fbac:	2a0003f3 	mov	w19, w0
    3430fbb0:	36fffe00 	tbz	w0, #31, 3430fb70 <s32_io_setup+0x150>
    3430fbb4:	97ffcdfb 	bl	343033a0 <console_flush>
    3430fbb8:	97ffc972 	bl	34302180 <el3_panic>
    3430fbbc:	97fffe59 	bl	3430f520 <s32_plat_config_sdhc_pinctrl>
    3430fbc0:	35000b20 	cbnz	w0, 3430fd24 <s32_io_setup+0x304>
    3430fbc4:	97fff00b 	bl	3430bbf0 <s32_mmc_register>
    3430fbc8:	35000ae0 	cbnz	w0, 3430fd24 <s32_io_setup+0x304>
    3430fbcc:	f0000133 	adrp	x19, 34336000 <mbr_sector+0xe0>
    3430fbd0:	912b6260 	add	x0, x19, #0xad8
    3430fbd4:	97ffcf6f 	bl	34303990 <register_io_dev_block>
    3430fbd8:	f9456e60 	ldr	x0, [x19, #2776]
    3430fbdc:	f0000122 	adrp	x2, 34336000 <mbr_sector+0xe0>
    3430fbe0:	90000041 	adrp	x1, 34317000 <reset_table+0x2d0>
    3430fbe4:	912a6042 	add	x2, x2, #0xa98
    3430fbe8:	91010021 	add	x1, x1, #0x40
    3430fbec:	97ffd109 	bl	34304010 <io_dev_open>
    3430fbf0:	d2bfbe01 	mov	x1, #0xfdf00000            	// #4260364288
    3430fbf4:	52800143 	mov	w3, #0xa                   	// #10
    3430fbf8:	aa0103e0 	mov	x0, x1
    3430fbfc:	d2a00202 	mov	x2, #0x100000              	// #1048576
    3430fc00:	97fff4dc 	bl	3430cf70 <mmap_add_dynamic_region>
    3430fc04:	37f809e0 	tbnz	w0, #31, 3430fd40 <s32_io_setup+0x320>
    3430fc08:	52800380 	mov	w0, #0x1c                  	// #28
    3430fc0c:	97fff315 	bl	3430c860 <load_partition_table>
    3430fc10:	35000a60 	cbnz	w0, 3430fd5c <s32_io_setup+0x33c>
    3430fc14:	97fff3eb 	bl	3430cbc0 <get_partition_entry_list>
    3430fc18:	f0000123 	adrp	x3, 34336000 <mbr_sector+0xe0>
    3430fc1c:	912b0062 	add	x2, x3, #0xac0
    3430fc20:	f00000e1 	adrp	x1, 3432e000 <pie_cfg+0xe08>
    3430fc24:	f9400004 	ldr	x4, [x0]
    3430fc28:	f9056064 	str	x4, [x3, #2752]
    3430fc2c:	f9400403 	ldr	x3, [x0, #8]
    3430fc30:	f902e822 	str	x2, [x1, #1488]
    3430fc34:	f9000443 	str	x3, [x2, #8]
    3430fc38:	17ffff86 	b	3430fa50 <s32_io_setup+0x30>
    3430fc3c:	f94027e0 	ldr	x0, [sp, #72]
    3430fc40:	2a1303e1 	mov	w1, w19
    3430fc44:	910103e4 	add	x4, sp, #0x40
    3430fc48:	9100e3e3 	add	x3, sp, #0x38
    3430fc4c:	52800002 	mov	w2, #0x0                   	// #0
    3430fc50:	97ffcd04 	bl	34303060 <fdt_get_reg_props_by_index>
    3430fc54:	35fffb00 	cbnz	w0, 3430fbb4 <s32_io_setup+0x194>
    3430fc58:	f9401fe0 	ldr	x0, [sp, #56]
    3430fc5c:	b4fffac0 	cbz	x0, 3430fbb4 <s32_io_setup+0x194>
    3430fc60:	f94023e0 	ldr	x0, [sp, #64]
    3430fc64:	b4fffa80 	cbz	x0, 3430fbb4 <s32_io_setup+0x194>
    3430fc68:	f0000133 	adrp	x19, 34336000 <mbr_sector+0xe0>
    3430fc6c:	912b4260 	add	x0, x19, #0xad0
    3430fc70:	97ffd0cc 	bl	34303fa0 <register_io_dev_memmap>
    3430fc74:	f9456a60 	ldr	x0, [x19, #2768]
    3430fc78:	d2800001 	mov	x1, #0x0                   	// #0
    3430fc7c:	f0000122 	adrp	x2, 34336000 <mbr_sector+0xe0>
    3430fc80:	912a6042 	add	x2, x2, #0xa98
    3430fc84:	97ffd0e3 	bl	34304010 <io_dev_open>
    3430fc88:	d2880004 	mov	x4, #0x4000                	// #16384
    3430fc8c:	52800043 	mov	w3, #0x2                   	// #2
    3430fc90:	f2a80264 	movk	x4, #0x4013, lsl #16
    3430fc94:	a9438be1 	ldp	x1, x2, [sp, #56]
    3430fc98:	b9400080 	ldr	w0, [x4]
    3430fc9c:	12117800 	and	w0, w0, #0xffffbfff
    3430fca0:	b9000080 	str	w0, [x4]
    3430fca4:	b9400085 	ldr	w5, [x4]
    3430fca8:	d1000442 	sub	x2, x2, #0x1
    3430fcac:	b2402c42 	orr	x2, x2, #0xfff
    3430fcb0:	aa0103e0 	mov	x0, x1
    3430fcb4:	320004a5 	orr	w5, w5, #0x3
    3430fcb8:	b9000085 	str	w5, [x4]
    3430fcbc:	91000442 	add	x2, x2, #0x1
    3430fcc0:	b9400085 	ldr	w5, [x4]
    3430fcc4:	321200a5 	orr	w5, w5, #0x4000
    3430fcc8:	b9000085 	str	w5, [x4]
    3430fccc:	b9400085 	ldr	w5, [x4]
    3430fcd0:	121e74a5 	and	w5, w5, #0xfffffffc
    3430fcd4:	b9000085 	str	w5, [x4]
    3430fcd8:	b9400085 	ldr	w5, [x4]
    3430fcdc:	121178a5 	and	w5, w5, #0xffffbfff
    3430fce0:	b9000085 	str	w5, [x4]
    3430fce4:	97fff4a3 	bl	3430cf70 <mmap_add_dynamic_region>
    3430fce8:	37f80220 	tbnz	w0, #31, 3430fd2c <s32_io_setup+0x30c>
    3430fcec:	f0000122 	adrp	x2, 34336000 <mbr_sector+0xe0>
    3430fcf0:	912ac041 	add	x1, x2, #0xab0
    3430fcf4:	f00000e0 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    3430fcf8:	f9401fe3 	ldr	x3, [sp, #56]
    3430fcfc:	f9055843 	str	x3, [x2, #2736]
    3430fd00:	f94023e2 	ldr	x2, [sp, #64]
    3430fd04:	f902e801 	str	x1, [x0, #1488]
    3430fd08:	f94013f5 	ldr	x21, [sp, #32]
    3430fd0c:	f9000422 	str	x2, [x1, #8]
    3430fd10:	17ffff4d 	b	3430fa44 <s32_io_setup+0x24>
    3430fd14:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430fd18:	913dc000 	add	x0, x0, #0xf70
    3430fd1c:	97ffcd25 	bl	343031b0 <tf_log>
    3430fd20:	17ffffa5 	b	3430fbb4 <s32_io_setup+0x194>
    3430fd24:	f90013f5 	str	x21, [sp, #32]
    3430fd28:	17ffffa3 	b	3430fbb4 <s32_io_setup+0x194>
    3430fd2c:	2a0003e1 	mov	w1, w0
    3430fd30:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430fd34:	913f0000 	add	x0, x0, #0xfc0
    3430fd38:	97ffcd1e 	bl	343031b0 <tf_log>
    3430fd3c:	17ffff9e 	b	3430fbb4 <s32_io_setup+0x194>
    3430fd40:	2a0003e1 	mov	w1, w0
    3430fd44:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430fd48:	913f8000 	add	x0, x0, #0xfe0
    3430fd4c:	f90013f5 	str	x21, [sp, #32]
    3430fd50:	97ffcd18 	bl	343031b0 <tf_log>
    3430fd54:	97ffcd93 	bl	343033a0 <console_flush>
    3430fd58:	97ffc90a 	bl	34302180 <el3_panic>
    3430fd5c:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430fd60:	913fe000 	add	x0, x0, #0xff8
    3430fd64:	f90013f5 	str	x21, [sp, #32]
    3430fd68:	97ffcd12 	bl	343031b0 <tf_log>
    3430fd6c:	97ffcd8d 	bl	343033a0 <console_flush>
    3430fd70:	97ffc904 	bl	34302180 <el3_panic>
    3430fd74:	2a0003e1 	mov	w1, w0
    3430fd78:	f0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    3430fd7c:	913d6000 	add	x0, x0, #0xf58
    3430fd80:	f90013f5 	str	x21, [sp, #32]
    3430fd84:	97ffcd0b 	bl	343031b0 <tf_log>
    3430fd88:	97ffcd86 	bl	343033a0 <console_flush>
    3430fd8c:	97ffc8fd 	bl	34302180 <el3_panic>

000000003430fd90 <platform_adjust_noc_settings>:
    3430fd90:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430fd94:	910003fd 	mov	x29, sp
    3430fd98:	a90153f3 	stp	x19, x20, [sp, #16]
    3430fd9c:	a9025bf5 	stp	x21, x22, [sp, #32]
    3430fda0:	d53e1000 	mrs	x0, sctlr_el3
    3430fda4:	360004a0 	tbz	w0, #0, 3430fe38 <platform_adjust_noc_settings+0xa8>
    3430fda8:	f0000136 	adrp	x22, 34336000 <mbr_sector+0xe0>
    3430fdac:	397d6ec0 	ldrb	w0, [x22, #3931]
    3430fdb0:	35000440 	cbnz	w0, 3430fe38 <platform_adjust_noc_settings+0xa8>
    3430fdb4:	d2aa0001 	mov	x1, #0x50000000            	// #1342177280
    3430fdb8:	90000053 	adrp	x19, 34317000 <reset_table+0x2d0>
    3430fdbc:	aa0103f5 	mov	x21, x1
    3430fdc0:	910ba273 	add	x19, x19, #0x2e8
    3430fdc4:	aa1503e0 	mov	x0, x21
    3430fdc8:	52800103 	mov	w3, #0x8                   	// #8
    3430fdcc:	d2a00102 	mov	x2, #0x80000               	// #524288
    3430fdd0:	f9001bf7 	str	x23, [sp, #48]
    3430fdd4:	9101e277 	add	x23, x19, #0x78
    3430fdd8:	97fff466 	bl	3430cf70 <mmap_add_dynamic_region>
    3430fddc:	9100a273 	add	x19, x19, #0x28
    3430fde0:	2a0003f4 	mov	w20, w0
    3430fde4:	35000160 	cbnz	w0, 3430fe10 <platform_adjust_noc_settings+0x80>
    3430fde8:	eb17027f 	cmp	x19, x23
    3430fdec:	54000200 	b.eq	3430fe2c <platform_adjust_noc_settings+0x9c>  // b.none
    3430fdf0:	a9400675 	ldp	x21, x1, [x19]
    3430fdf4:	9100a273 	add	x19, x19, #0x28
    3430fdf8:	b85f0263 	ldur	w3, [x19, #-16]
    3430fdfc:	f85e8262 	ldur	x2, [x19, #-24]
    3430fe00:	aa1503e0 	mov	x0, x21
    3430fe04:	97fff45b 	bl	3430cf70 <mmap_add_dynamic_region>
    3430fe08:	2a0003f4 	mov	w20, w0
    3430fe0c:	34fffee0 	cbz	w0, 3430fde8 <platform_adjust_noc_settings+0x58>
    3430fe10:	aa1503e1 	mov	x1, x21
    3430fe14:	2a1403e2 	mov	w2, w20
    3430fe18:	90000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430fe1c:	9101a000 	add	x0, x0, #0x68
    3430fe20:	97ffcce4 	bl	343031b0 <tf_log>
    3430fe24:	f9401bf7 	ldr	x23, [sp, #48]
    3430fe28:	14000026 	b	3430fec0 <platform_adjust_noc_settings+0x130>
    3430fe2c:	f9401bf7 	ldr	x23, [sp, #48]
    3430fe30:	52800020 	mov	w0, #0x1                   	// #1
    3430fe34:	393d6ec0 	strb	w0, [x22, #3931]
    3430fe38:	90000054 	adrp	x20, 34317000 <reset_table+0x2d0>
    3430fe3c:	910d8294 	add	x20, x20, #0x360
    3430fe40:	52800035 	mov	w21, #0x1                   	// #1
    3430fe44:	52800193 	mov	w19, #0xc                   	// #12
    3430fe48:	2a1503e0 	mov	w0, w21
    3430fe4c:	97fffb65 	bl	3430ebe0 <s32_is_interconnect_disabled>
    3430fe50:	72001c1f 	tst	w0, #0xff
    3430fe54:	54000401 	b.ne	3430fed4 <platform_adjust_noc_settings+0x144>  // b.any
    3430fe58:	b9401a86 	ldr	w6, [x20, #24]
    3430fe5c:	34000286 	cbz	w6, 3430feac <platform_adjust_noc_settings+0x11c>
    3430fe60:	f9400a81 	ldr	x1, [x20, #16]
    3430fe64:	510004c6 	sub	w6, w6, #0x1
    3430fe68:	91003023 	add	x3, x1, #0xc
    3430fe6c:	9bb30cc6 	umaddl	x6, w6, w19, x3
    3430fe70:	14000002 	b	3430fe78 <platform_adjust_noc_settings+0xe8>
    3430fe74:	91003063 	add	x3, x3, #0xc
    3430fe78:	29400024 	ldp	w4, w0, [x1]
    3430fe7c:	b9400825 	ldr	w5, [x1, #8]
    3430fe80:	aa0303e1 	mov	x1, x3
    3430fe84:	b9400082 	ldr	w2, [x4]
    3430fe88:	0a000042 	and	w2, w2, w0
    3430fe8c:	6b05005f 	cmp	w2, w5
    3430fe90:	540000a0 	b.eq	3430fea4 <platform_adjust_noc_settings+0x114>  // b.none
    3430fe94:	b9400082 	ldr	w2, [x4]
    3430fe98:	0a200040 	bic	w0, w2, w0
    3430fe9c:	2a050000 	orr	w0, w0, w5
    3430fea0:	b9000080 	str	w0, [x4]
    3430fea4:	eb06007f 	cmp	x3, x6
    3430fea8:	54fffe61 	b.ne	3430fe74 <platform_adjust_noc_settings+0xe4>  // b.any
    3430feac:	110006b5 	add	w21, w21, #0x1
    3430feb0:	91004294 	add	x20, x20, #0x10
    3430feb4:	710012bf 	cmp	w21, #0x4
    3430feb8:	54fffc81 	b.ne	3430fe48 <platform_adjust_noc_settings+0xb8>  // b.any
    3430febc:	52800014 	mov	w20, #0x0                   	// #0
    3430fec0:	2a1403e0 	mov	w0, w20
    3430fec4:	a94153f3 	ldp	x19, x20, [sp, #16]
    3430fec8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3430fecc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3430fed0:	d65f03c0 	ret
    3430fed4:	2a1503e0 	mov	w0, w21
    3430fed8:	97fffb4a 	bl	3430ec00 <s32_enable_interconnect>
    3430fedc:	17ffffdf 	b	3430fe58 <platform_adjust_noc_settings+0xc8>

000000003430fee0 <a53_to_sramc_offset>:
    3430fee0:	d3546003 	ubfx	x3, x0, #20, #5
    3430fee4:	b202e7e1 	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
    3430fee8:	f29999a1 	movk	x1, #0xcccd
    3430feec:	d348fc02 	lsr	x2, x0, #8
    3430fef0:	d3441400 	ubfx	x0, x0, #4, #2
    3430fef4:	9bc17c61 	umulh	x1, x3, x1
    3430fef8:	d37e2c42 	ubfiz	x2, x2, #2, #12
    3430fefc:	aa000042 	orr	x2, x2, x0
    3430ff00:	927ef420 	and	x0, x1, #0xfffffffffffffffc
    3430ff04:	8b410801 	add	x1, x0, x1, lsr #2
    3430ff08:	cb010060 	sub	x0, x3, x1
    3430ff0c:	aa003840 	orr	x0, x2, x0, lsl #14
    3430ff10:	d65f03c0 	ret
	...

000000003430ff20 <s32_get_sramc>:
    3430ff20:	f00000e2 	adrp	x2, 3432e000 <pie_cfg+0xe08>
    3430ff24:	91220042 	add	x2, x2, #0x880
    3430ff28:	f9000002 	str	x2, [x0]
    3430ff2c:	d2800083 	mov	x3, #0x4                   	// #4
    3430ff30:	f9000023 	str	x3, [x1]
    3430ff34:	d65f03c0 	ret
	...

000000003430ff40 <pmic_setup>:
    3430ff40:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    3430ff44:	910003fd 	mov	x29, sp
    3430ff48:	f9000bf3 	str	x19, [sp, #16]
    3430ff4c:	940000e5 	bl	343102e0 <s32g_reinit_i2c>
    3430ff50:	90000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430ff54:	9100a3e1 	add	x1, sp, #0x28
    3430ff58:	910e8000 	add	x0, x0, #0x3a0
    3430ff5c:	97fff001 	bl	3430bf60 <vr5510_get_inst>
    3430ff60:	35000100 	cbnz	w0, 3430ff80 <pmic_setup+0x40>
    3430ff64:	f94017e0 	ldr	x0, [sp, #40]
    3430ff68:	940001ba 	bl	34310650 <pmic_disable_wdg>
    3430ff6c:	2a0003f3 	mov	w19, w0
    3430ff70:	2a1303e0 	mov	w0, w19
    3430ff74:	f9400bf3 	ldr	x19, [sp, #16]
    3430ff78:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430ff7c:	d65f03c0 	ret
    3430ff80:	2a0003f3 	mov	w19, w0
    3430ff84:	90000040 	adrp	x0, 34317000 <reset_table+0x2d0>
    3430ff88:	910ec000 	add	x0, x0, #0x3b0
    3430ff8c:	97ffcc89 	bl	343031b0 <tf_log>
    3430ff90:	2a1303e0 	mov	w0, w19
    3430ff94:	f9400bf3 	ldr	x19, [sp, #16]
    3430ff98:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3430ff9c:	d65f03c0 	ret

000000003430ffa0 <bl2_el3_early_platform_setup>:
    3430ffa0:	d2900001 	mov	x1, #0x8000                	// #32768
    3430ffa4:	d2900102 	mov	x2, #0x8008                	// #32776
    3430ffa8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    3430ffac:	f2a800e1 	movk	x1, #0x4007, lsl #16
    3430ffb0:	f2a800e2 	movk	x2, #0x4007, lsl #16
    3430ffb4:	910003fd 	mov	x29, sp
    3430ffb8:	b9400021 	ldr	w1, [x1]
    3430ffbc:	52800000 	mov	w0, #0x0                   	// #0
    3430ffc0:	b9400042 	ldr	w2, [x2]
    3430ffc4:	a90153f3 	stp	x19, x20, [sp, #16]
    3430ffc8:	f90013f5 	str	x21, [sp, #32]
    3430ffcc:	f9001fff 	str	xzr, [sp, #56]
    3430ffd0:	37000141 	tbnz	w1, #0, 3430fff8 <bl2_el3_early_platform_setup+0x58>
    3430ffd4:	5287eb40 	mov	w0, #0x3f5a                	// #16218
    3430ffd8:	72b800e0 	movk	w0, #0xc007, lsl #16
    3430ffdc:	6a00003f 	tst	w1, w0
    3430ffe0:	54000700 	b.eq	343100c0 <bl2_el3_early_platform_setup+0x120>  // b.none
    3430ffe4:	d2900480 	mov	x0, #0x8024                	// #32804
    3430ffe8:	f2a800e0 	movk	x0, #0x4007, lsl #16
    3430ffec:	b9400000 	ldr	w0, [x0]
    3430fff0:	12000000 	and	w0, w0, #0x1
    3430fff4:	11000400 	add	w0, w0, #0x1
    3430fff8:	f0000133 	adrp	x19, 34336000 <mbr_sector+0xe0>
    3430fffc:	d2900003 	mov	x3, #0x8000                	// #32768
    34310000:	f2a800e3 	movk	x3, #0x4007, lsl #16
    34310004:	d2900102 	mov	x2, #0x8008                	// #32776
    34310008:	b90f5660 	str	w0, [x19, #3924]
    3431000c:	f2a800e2 	movk	x2, #0x4007, lsl #16
    34310010:	d2900481 	mov	x1, #0x8024                	// #32804
    34310014:	b9400060 	ldr	w0, [x3]
    34310018:	f2a800e1 	movk	x1, #0x4007, lsl #16
    3431001c:	b9000060 	str	w0, [x3]
    34310020:	b9400040 	ldr	w0, [x2]
    34310024:	b9000040 	str	w0, [x2]
    34310028:	b9400020 	ldr	w0, [x1]
    3431002c:	b9000020 	str	w0, [x1]
    34310030:	97fff9e8 	bl	3430e7d0 <s32_early_plat_init>
    34310034:	b94f5660 	ldr	w0, [x19, #3924]
    34310038:	7100141f 	cmp	w0, #0x5
    3431003c:	54000720 	b.eq	34310120 <bl2_el3_early_platform_setup+0x180>  // b.none
    34310040:	97fff9f4 	bl	3430e810 <s32_early_plat_setup>
    34310044:	d0000134 	adrp	x20, 34336000 <mbr_sector+0xe0>
    34310048:	912b8294 	add	x20, x20, #0xae0
    3431004c:	9100e3e1 	add	x1, sp, #0x38
    34310050:	d28000c2 	mov	x2, #0x6                   	// #6
    34310054:	aa1403e0 	mov	x0, x20
    34310058:	97fff7ae 	bl	3430df10 <add_bl31_img_to_mem_params_descs>
    3431005c:	2a0003f5 	mov	w21, w0
    34310060:	9100e3e1 	add	x1, sp, #0x38
    34310064:	d28000c2 	mov	x2, #0x6                   	// #6
    34310068:	aa1403e0 	mov	x0, x20
    3431006c:	97fff7d5 	bl	3430dfc0 <add_bl32_img_to_mem_params_descs>
    34310070:	9100e3e1 	add	x1, sp, #0x38
    34310074:	2a0002b5 	orr	w21, w21, w0
    34310078:	d28000c2 	mov	x2, #0x6                   	// #6
    3431007c:	aa1403e0 	mov	x0, x20
    34310080:	97fff7d4 	bl	3430dfd0 <add_bl32_extra1_img_to_mem_params_descs>
    34310084:	2a0003f3 	mov	w19, w0
    34310088:	9100e3e1 	add	x1, sp, #0x38
    3431008c:	aa1403e0 	mov	x0, x20
    34310090:	d28000c2 	mov	x2, #0x6                   	// #6
    34310094:	97fff7d3 	bl	3430dfe0 <add_bl33_img_to_mem_params_descs>
    34310098:	2a000273 	orr	w19, w19, w0
    3431009c:	2a150273 	orr	w19, w19, w21
    343100a0:	35000793 	cbnz	w19, 34310190 <bl2_el3_early_platform_setup+0x1f0>
    343100a4:	d00000e0 	adrp	x0, 3432e000 <pie_cfg+0xe08>
    343100a8:	f9401fe1 	ldr	x1, [sp, #56]
    343100ac:	b9092c01 	str	w1, [x0, #2348]
    343100b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343100b4:	f94013f5 	ldr	x21, [sp, #32]
    343100b8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343100bc:	d65f03c0 	ret
    343100c0:	37000162 	tbnz	w2, #0, 343100ec <bl2_el3_early_platform_setup+0x14c>
    343100c4:	52800b00 	mov	w0, #0x58                  	// #88
    343100c8:	72b80680 	movk	w0, #0xc034, lsl #16
    343100cc:	6a00005f 	tst	w2, w0
    343100d0:	540001a0 	b.eq	34310104 <bl2_el3_early_platform_setup+0x164>  // b.none
    343100d4:	d2900480 	mov	x0, #0x8024                	// #32804
    343100d8:	f2a800e0 	movk	x0, #0x4007, lsl #16
    343100dc:	b9400000 	ldr	w0, [x0]
    343100e0:	d3410400 	ubfx	x0, x0, #1, #1
    343100e4:	11000c00 	add	w0, w0, #0x3
    343100e8:	17ffffc4 	b	3430fff8 <bl2_el3_early_platform_setup+0x58>
    343100ec:	d2900480 	mov	x0, #0x8024                	// #32804
    343100f0:	f2a800e0 	movk	x0, #0x4007, lsl #16
    343100f4:	b9400000 	ldr	w0, [x0]
    343100f8:	d3410400 	ubfx	x0, x0, #1, #1
    343100fc:	11001c00 	add	w0, w0, #0x7
    34310100:	17ffffbe 	b	3430fff8 <bl2_el3_early_platform_setup+0x58>
    34310104:	d2900181 	mov	x1, #0x800c                	// #32780
    34310108:	528000c0 	mov	w0, #0x6                   	// #6
    3431010c:	f2a80101 	movk	x1, #0x4008, lsl #16
    34310110:	b9400021 	ldr	w1, [x1]
    34310114:	12000021 	and	w1, w1, #0x1
    34310118:	4b010000 	sub	w0, w0, w1
    3431011c:	17ffffb7 	b	3430fff8 <bl2_el3_early_platform_setup+0x58>
    34310120:	d2a48000 	mov	x0, #0x24000000            	// #603979776
    34310124:	f9400013 	ldr	x19, [x0]
    34310128:	97fff0fa 	bl	3430c510 <s32g_reset_rtc>
    3431012c:	350005a0 	cbnz	w0, 343101e0 <bl2_el3_early_platform_setup+0x240>
    34310130:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310134:	d2800021 	mov	x1, #0x1                   	// #1
    34310138:	91130000 	add	x0, x0, #0x4c0
    3431013c:	97fff7fd 	bl	3430e130 <s32_el3_mmu_fixup>
    34310140:	35000460 	cbnz	w0, 343101cc <bl2_el3_early_platform_setup+0x22c>
    34310144:	97ffd41f 	bl	343051c0 <s32_periph_clock_init>
    34310148:	35000380 	cbnz	w0, 343101b8 <bl2_el3_early_platform_setup+0x218>
    3431014c:	940000cd 	bl	34310480 <dt_init_ocotp>
    34310150:	9400007c 	bl	34310340 <dt_init_pmic>
    34310154:	97ffff7b 	bl	3430ff40 <pmic_setup>
    34310158:	35000200 	cbnz	w0, 34310198 <bl2_el3_early_platform_setup+0x1f8>
    3431015c:	97ffff0d 	bl	3430fd90 <platform_adjust_noc_settings>
    34310160:	35000540 	cbnz	w0, 34310208 <bl2_el3_early_platform_setup+0x268>
    34310164:	d2800100 	mov	x0, #0x8                   	// #8
    34310168:	f2a48000 	movk	x0, #0x2400, lsl #16
    3431016c:	97ffe75d 	bl	34309ee0 <ddrss_to_normal_mode>
    34310170:	35000420 	cbnz	w0, 343101f4 <bl2_el3_early_platform_setup+0x254>
    34310174:	d5033f9f 	dsb	sy
    34310178:	97fff7ca 	bl	3430e0a0 <s32_el3_mmu_ddr_fixup>
    3431017c:	350000a0 	cbnz	w0, 34310190 <bl2_el3_early_platform_setup+0x1f0>
    34310180:	d5033fdf 	isb
    34310184:	d5033f9f 	dsb	sy
    34310188:	97ffc8d7 	bl	343024e4 <disable_mmu_el3>
    3431018c:	d63f0260 	blr	x19
    34310190:	97ffcc84 	bl	343033a0 <console_flush>
    34310194:	97ffc7fb 	bl	34302180 <el3_panic>
    34310198:	f0000033 	adrp	x19, 34317000 <reset_table+0x2d0>
    3431019c:	91102273 	add	x19, x19, #0x408
    343101a0:	aa1303e0 	mov	x0, x19
    343101a4:	97ffcc03 	bl	343031b0 <tf_log>
    343101a8:	aa1303e0 	mov	x0, x19
    343101ac:	97ffcc01 	bl	343031b0 <tf_log>
    343101b0:	97ffcc7c 	bl	343033a0 <console_flush>
    343101b4:	97ffc7f3 	bl	34302180 <el3_panic>
    343101b8:	d0000020 	adrp	x0, 34316000 <ddrc_to_store+0xd8>
    343101bc:	91252000 	add	x0, x0, #0x948
    343101c0:	97ffcbfc 	bl	343031b0 <tf_log>
    343101c4:	97ffcc77 	bl	343033a0 <console_flush>
    343101c8:	97ffc7ee 	bl	34302180 <el3_panic>
    343101cc:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343101d0:	910fa000 	add	x0, x0, #0x3e8
    343101d4:	97ffcbf7 	bl	343031b0 <tf_log>
    343101d8:	97ffcc72 	bl	343033a0 <console_flush>
    343101dc:	97ffc7e9 	bl	34302180 <el3_panic>
    343101e0:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343101e4:	910f4000 	add	x0, x0, #0x3d0
    343101e8:	97ffcbf2 	bl	343031b0 <tf_log>
    343101ec:	97ffcc6d 	bl	343033a0 <console_flush>
    343101f0:	97ffc7e4 	bl	34302180 <el3_panic>
    343101f4:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343101f8:	91114000 	add	x0, x0, #0x450
    343101fc:	97ffcbed 	bl	343031b0 <tf_log>
    34310200:	97ffcc68 	bl	343033a0 <console_flush>
    34310204:	97ffc7df 	bl	34302180 <el3_panic>
    34310208:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    3431020c:	9110c000 	add	x0, x0, #0x430
    34310210:	97ffcbe8 	bl	343031b0 <tf_log>
    34310214:	97ffcc63 	bl	343033a0 <console_flush>
    34310218:	97ffc7da 	bl	34302180 <el3_panic>
    3431021c:	00000000 	udf	#0

0000000034310220 <bl2_el3_plat_arch_setup>:
    34310220:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34310224:	910003fd 	mov	x29, sp
    34310228:	97fffa3e 	bl	3430eb20 <console_s32_register>
    3431022c:	94000095 	bl	34310480 <dt_init_ocotp>
    34310230:	94000044 	bl	34310340 <dt_init_pmic>
    34310234:	97ffff43 	bl	3430ff40 <pmic_setup>
    34310238:	35000360 	cbnz	w0, 343102a4 <bl2_el3_plat_arch_setup+0x84>
    3431023c:	97fffed5 	bl	3430fd90 <platform_adjust_noc_settings>
    34310240:	35000460 	cbnz	w0, 343102cc <bl2_el3_plat_arch_setup+0xac>
    34310244:	d0000120 	adrp	x0, 34336000 <mbr_sector+0xe0>
    34310248:	b94f5400 	ldr	w0, [x0, #3924]
    3431024c:	97fff945 	bl	3430e760 <get_reset_cause_str>
    34310250:	aa0003e1 	mov	x1, x0
    34310254:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310258:	91120000 	add	x0, x0, #0x480
    3431025c:	97ffcbd5 	bl	343031b0 <tf_log>
    34310260:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310264:	b94d2c00 	ldr	w0, [x0, #3372]
    34310268:	340002e0 	cbz	w0, 343102c4 <bl2_el3_plat_arch_setup+0xa4>
    3431026c:	52840001 	mov	w1, #0x2000                	// #8192
    34310270:	72a68601 	movk	w1, #0x3430, lsl #16
    34310274:	4b000021 	sub	w1, w1, w0
    34310278:	d2bff140 	mov	x0, #0xff8a0000            	// #4287234048
    3431027c:	97fffd0d 	bl	3430f6b0 <s32_sram_clear>
    34310280:	97fffcdc 	bl	3430f5f0 <s32_ssram_clear>
    34310284:	97fff92b 	bl	3430e730 <clear_swt_faults>
    34310288:	97ffe5ca 	bl	343099b0 <ddr_init>
    3431028c:	35000160 	cbnz	w0, 343102b8 <bl2_el3_plat_arch_setup+0x98>
    34310290:	d5033f9f 	dsb	sy
    34310294:	97fff783 	bl	3430e0a0 <s32_el3_mmu_ddr_fixup>
    34310298:	35000160 	cbnz	w0, 343102c4 <bl2_el3_plat_arch_setup+0xa4>
    3431029c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    343102a0:	17fffde0 	b	3430fa20 <s32_io_setup>
    343102a4:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343102a8:	91102000 	add	x0, x0, #0x408
    343102ac:	97ffcbc1 	bl	343031b0 <tf_log>
    343102b0:	97ffcc3c 	bl	343033a0 <console_flush>
    343102b4:	97ffc7b3 	bl	34302180 <el3_panic>
    343102b8:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343102bc:	91126000 	add	x0, x0, #0x498
    343102c0:	97ffcbbc 	bl	343031b0 <tf_log>
    343102c4:	97ffcc37 	bl	343033a0 <console_flush>
    343102c8:	97ffc7ae 	bl	34302180 <el3_panic>
    343102cc:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343102d0:	9110c000 	add	x0, x0, #0x430
    343102d4:	97ffcbb7 	bl	343031b0 <tf_log>
    343102d8:	97ffcc32 	bl	343033a0 <console_flush>
    343102dc:	97ffc7a9 	bl	34302180 <el3_panic>

00000000343102e0 <s32g_reinit_i2c>:
    343102e0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    343102e4:	910003fd 	mov	x29, sp
    343102e8:	f90013f5 	str	x21, [sp, #32]
    343102ec:	d0000135 	adrp	x21, 34336000 <mbr_sector+0xe0>
    343102f0:	9400007c 	bl	343104e0 <i2c_config_pinctrl>
    343102f4:	f9454aa0 	ldr	x0, [x21, #2704]
    343102f8:	b40001c0 	cbz	x0, 34310330 <s32g_reinit_i2c+0x50>
    343102fc:	912a42b5 	add	x21, x21, #0xa90
    34310300:	a90153f3 	stp	x19, x20, [sp, #16]
    34310304:	d0000133 	adrp	x19, 34336000 <mbr_sector+0xe0>
    34310308:	9127c273 	add	x19, x19, #0x9f0
    3431030c:	d2800014 	mov	x20, #0x0                   	// #0
    34310310:	aa1303e0 	mov	x0, x19
    34310314:	97ffec5b 	bl	3430b480 <s32_i2c_init>
    34310318:	f94002a0 	ldr	x0, [x21]
    3431031c:	91000694 	add	x20, x20, #0x1
    34310320:	91008273 	add	x19, x19, #0x20
    34310324:	eb14001f 	cmp	x0, x20
    34310328:	54ffff48 	b.hi	34310310 <s32g_reinit_i2c+0x30>  // b.pmore
    3431032c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34310330:	f94013f5 	ldr	x21, [sp, #32]
    34310334:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34310338:	d65f03c0 	ret
    3431033c:	00000000 	udf	#0

0000000034310340 <dt_init_pmic>:
    34310340:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34310344:	910003fd 	mov	x29, sp
    34310348:	a90153f3 	stp	x19, x20, [sp, #16]
    3431034c:	f90013f5 	str	x21, [sp, #32]
    34310350:	f9001fff 	str	xzr, [sp, #56]
    34310354:	97fff987 	bl	3430e970 <dt_open_and_check>
    34310358:	37f805e0 	tbnz	w0, #31, 34310414 <dt_init_pmic+0xd4>
    3431035c:	9100e3e0 	add	x0, sp, #0x38
    34310360:	97fff998 	bl	3430e9c0 <fdt_get_address>
    34310364:	34000800 	cbz	w0, 34310464 <dt_init_pmic+0x124>
    34310368:	f9401fe0 	ldr	x0, [sp, #56]
    3431036c:	12800013 	mov	w19, #0xffffffff            	// #-1
    34310370:	f0000034 	adrp	x20, 34317000 <reset_table+0x2d0>
    34310374:	91148294 	add	x20, x20, #0x520
    34310378:	2a1303e1 	mov	w1, w19
    3431037c:	aa1403e2 	mov	x2, x20
    34310380:	52800015 	mov	w21, #0x0                   	// #0
    34310384:	94000657 	bl	34311ce0 <fdt_node_offset_by_compatible>
    34310388:	2a0003f3 	mov	w19, w0
    3431038c:	3100041f 	cmn	w0, #0x1
    34310390:	54000300 	b.eq	343103f0 <dt_init_pmic+0xb0>  // b.none
    34310394:	2a0003e1 	mov	w1, w0
    34310398:	f9401fe0 	ldr	x0, [sp, #56]
    3431039c:	940005b5 	bl	34311a70 <fdt_parent_offset>
    343103a0:	2a0003e1 	mov	w1, w0
    343103a4:	3100041f 	cmn	w0, #0x1
    343103a8:	54000540 	b.eq	34310450 <dt_init_pmic+0x110>  // b.none
    343103ac:	f9401fe0 	ldr	x0, [sp, #56]
    343103b0:	97fff92c 	bl	3430e860 <s32_add_i2c_module>
    343103b4:	aa0003e2 	mov	x2, x0
    343103b8:	b4000420 	cbz	x0, 3431043c <dt_init_pmic+0xfc>
    343103bc:	f9401fe0 	ldr	x0, [sp, #56]
    343103c0:	2a1303e1 	mov	w1, w19
    343103c4:	97ffef13 	bl	3430c010 <vr5510_register_instance>
    343103c8:	35000300 	cbnz	w0, 34310428 <dt_init_pmic+0xe8>
    343103cc:	350001d5 	cbnz	w21, 34310404 <dt_init_pmic+0xc4>
    343103d0:	f9401fe0 	ldr	x0, [sp, #56]
    343103d4:	2a1303e1 	mov	w1, w19
    343103d8:	aa1403e2 	mov	x2, x20
    343103dc:	52800035 	mov	w21, #0x1                   	// #1
    343103e0:	94000640 	bl	34311ce0 <fdt_node_offset_by_compatible>
    343103e4:	2a0003f3 	mov	w19, w0
    343103e8:	3100041f 	cmn	w0, #0x1
    343103ec:	54fffd41 	b.ne	34310394 <dt_init_pmic+0x54>  // b.any
    343103f0:	2a1503e1 	mov	w1, w21
    343103f4:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343103f8:	9114c000 	add	x0, x0, #0x530
    343103fc:	97ffcb6d 	bl	343031b0 <tf_log>
    34310400:	14000008 	b	34310420 <dt_init_pmic+0xe0>
    34310404:	a94153f3 	ldp	x19, x20, [sp, #16]
    34310408:	f94013f5 	ldr	x21, [sp, #32]
    3431040c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34310410:	d65f03c0 	ret
    34310414:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310418:	9113e000 	add	x0, x0, #0x4f8
    3431041c:	97ffcb65 	bl	343031b0 <tf_log>
    34310420:	97ffcbe0 	bl	343033a0 <console_flush>
    34310424:	97ffc757 	bl	34302180 <el3_panic>
    34310428:	2a1503e1 	mov	w1, w21
    3431042c:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310430:	9116e000 	add	x0, x0, #0x5b8
    34310434:	97ffcb5f 	bl	343031b0 <tf_log>
    34310438:	17fffffa 	b	34310420 <dt_init_pmic+0xe0>
    3431043c:	2a1503e1 	mov	w1, w21
    34310440:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310444:	91162000 	add	x0, x0, #0x588
    34310448:	97ffcb5a 	bl	343031b0 <tf_log>
    3431044c:	17fffff5 	b	34310420 <dt_init_pmic+0xe0>
    34310450:	2a1503e1 	mov	w1, w21
    34310454:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310458:	91156000 	add	x0, x0, #0x558
    3431045c:	97ffcb55 	bl	343031b0 <tf_log>
    34310460:	17fffff0 	b	34310420 <dt_init_pmic+0xe0>
    34310464:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310468:	91144000 	add	x0, x0, #0x510
    3431046c:	97ffcb51 	bl	343031b0 <tf_log>
    34310470:	17ffffec 	b	34310420 <dt_init_pmic+0xe0>
	...

0000000034310480 <dt_init_ocotp>:
    34310480:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34310484:	910003fd 	mov	x29, sp
    34310488:	f9000fff 	str	xzr, [sp, #24]
    3431048c:	97fff939 	bl	3430e970 <dt_open_and_check>
    34310490:	37f80080 	tbnz	w0, #31, 343104a0 <dt_init_ocotp+0x20>
    34310494:	910063e0 	add	x0, sp, #0x18
    34310498:	97fff94a 	bl	3430e9c0 <fdt_get_address>
    3431049c:	35000060 	cbnz	w0, 343104a8 <dt_init_ocotp+0x28>
    343104a0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343104a4:	d65f03c0 	ret
    343104a8:	f9400fe0 	ldr	x0, [sp, #24]
    343104ac:	12800001 	mov	w1, #0xffffffff            	// #-1
    343104b0:	f0000022 	adrp	x2, 34317000 <reset_table+0x2d0>
    343104b4:	91178042 	add	x2, x2, #0x5e0
    343104b8:	9400060a 	bl	34311ce0 <fdt_node_offset_by_compatible>
    343104bc:	2a0003e1 	mov	w1, w0
    343104c0:	3100041f 	cmn	w0, #0x1
    343104c4:	54fffee0 	b.eq	343104a0 <dt_init_ocotp+0x20>  // b.none
    343104c8:	f9400fe0 	ldr	x0, [sp, #24]
    343104cc:	97ffee11 	bl	3430bd10 <s32gen1_ocotp_init>
    343104d0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343104d4:	d65f03c0 	ret
	...

00000000343104e0 <i2c_config_pinctrl>:
    343104e0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    343104e4:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343104e8:	911ac000 	add	x0, x0, #0x6b0
    343104ec:	910003fd 	mov	x29, sp
    343104f0:	97fffb88 	bl	3430f310 <s32_configure_peripheral_pinctrl>
    343104f4:	35000160 	cbnz	w0, 34310520 <i2c_config_pinctrl+0x40>
    343104f8:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343104fc:	911c8000 	add	x0, x0, #0x720
    34310500:	97fffb84 	bl	3430f310 <s32_configure_peripheral_pinctrl>
    34310504:	35000260 	cbnz	w0, 34310550 <i2c_config_pinctrl+0x70>
    34310508:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    3431050c:	911e4000 	add	x0, x0, #0x790
    34310510:	97fffb80 	bl	3430f310 <s32_configure_peripheral_pinctrl>
    34310514:	35000120 	cbnz	w0, 34310538 <i2c_config_pinctrl+0x58>
    34310518:	a8c17bfd 	ldp	x29, x30, [sp], #16
    3431051c:	d65f03c0 	ret
    34310520:	2a0003e1 	mov	w1, w0
    34310524:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310528:	9117c000 	add	x0, x0, #0x5f0
    3431052c:	97ffcb21 	bl	343031b0 <tf_log>
    34310530:	97ffcb9c 	bl	343033a0 <console_flush>
    34310534:	97ffc713 	bl	34302180 <el3_panic>
    34310538:	2a0003e1 	mov	w1, w0
    3431053c:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310540:	9119c000 	add	x0, x0, #0x670
    34310544:	97ffcb1b 	bl	343031b0 <tf_log>
    34310548:	97ffcb96 	bl	343033a0 <console_flush>
    3431054c:	97ffc70d 	bl	34302180 <el3_panic>
    34310550:	2a0003e1 	mov	w1, w0
    34310554:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310558:	9118c000 	add	x0, x0, #0x630
    3431055c:	97ffcb15 	bl	343031b0 <tf_log>
    34310560:	97ffcb90 	bl	343033a0 <console_flush>
    34310564:	97ffc707 	bl	34302180 <el3_panic>
	...

0000000034310570 <s32_config_linflex_pinctrl>:
    34310570:	35000080 	cbnz	w0, 34310580 <s32_config_linflex_pinctrl+0x10>
    34310574:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310578:	91204000 	add	x0, x0, #0x810
    3431057c:	17fffb65 	b	3430f310 <s32_configure_peripheral_pinctrl>
    34310580:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310584:	9121a000 	add	x0, x0, #0x868
    34310588:	17fffb62 	b	3430f310 <s32_configure_peripheral_pinctrl>
    3431058c:	00000000 	udf	#0

0000000034310590 <watchdog_refresh>:
    34310590:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34310594:	52800043 	mov	w3, #0x2                   	// #2
    34310598:	52800221 	mov	w1, #0x11                  	// #17
    3431059c:	910003fd 	mov	x29, sp
    343105a0:	9100bbe2 	add	x2, sp, #0x2e
    343105a4:	a90153f3 	stp	x19, x20, [sp, #16]
    343105a8:	aa0003f4 	mov	x20, x0
    343105ac:	97ffedfd 	bl	3430bda0 <vr5510_read>
    343105b0:	2a0003f3 	mov	w19, w0
    343105b4:	340000a0 	cbz	w0, 343105c8 <watchdog_refresh+0x38>
    343105b8:	2a1303e0 	mov	w0, w19
    343105bc:	a94153f3 	ldp	x19, x20, [sp, #16]
    343105c0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    343105c4:	d65f03c0 	ret
    343105c8:	79405fe4 	ldrh	w4, [sp, #46]
    343105cc:	12800045 	mov	w5, #0xfffffffd            	// #-3
    343105d0:	9100bbe2 	add	x2, sp, #0x2e
    343105d4:	aa1403e0 	mov	x0, x20
    343105d8:	52800043 	mov	w3, #0x2                   	// #2
    343105dc:	52800241 	mov	w1, #0x12                  	// #18
    343105e0:	4b0408a4 	sub	w4, w5, w4, lsl #2
    343105e4:	53027c84 	lsr	w4, w4, #2
    343105e8:	79005fe4 	strh	w4, [sp, #46]
    343105ec:	97ffee29 	bl	3430be90 <vr5510_write>
    343105f0:	2a0003f3 	mov	w19, w0
    343105f4:	35000200 	cbnz	w0, 34310634 <watchdog_refresh+0xa4>
    343105f8:	9100bbe2 	add	x2, sp, #0x2e
    343105fc:	aa1403e0 	mov	x0, x20
    34310600:	52800043 	mov	w3, #0x2                   	// #2
    34310604:	528000e1 	mov	w1, #0x7                   	// #7
    34310608:	97ffede6 	bl	3430bda0 <vr5510_read>
    3431060c:	2a0003f3 	mov	w19, w0
    34310610:	35fffd40 	cbnz	w0, 343105b8 <watchdog_refresh+0x28>
    34310614:	79405fe0 	ldrh	w0, [sp, #46]
    34310618:	f2400c1f 	tst	x0, #0xf
    3431061c:	54fffce0 	b.eq	343105b8 <watchdog_refresh+0x28>  // b.none
    34310620:	12800093 	mov	w19, #0xfffffffb            	// #-5
    34310624:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310628:	9123e000 	add	x0, x0, #0x8f8
    3431062c:	97ffcae1 	bl	343031b0 <tf_log>
    34310630:	17ffffe2 	b	343105b8 <watchdog_refresh+0x28>
    34310634:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34310638:	91234000 	add	x0, x0, #0x8d0
    3431063c:	97ffcadd 	bl	343031b0 <tf_log>
    34310640:	2a1303e0 	mov	w0, w19
    34310644:	a94153f3 	ldp	x19, x20, [sp, #16]
    34310648:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3431064c:	d65f03c0 	ret

0000000034310650 <pmic_disable_wdg>:
    34310650:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34310654:	52800043 	mov	w3, #0x2                   	// #2
    34310658:	52800301 	mov	w1, #0x18                  	// #24
    3431065c:	910003fd 	mov	x29, sp
    34310660:	9100bbe2 	add	x2, sp, #0x2e
    34310664:	a90153f3 	stp	x19, x20, [sp, #16]
    34310668:	aa0003f4 	mov	x20, x0
    3431066c:	97ffedcd 	bl	3430bda0 <vr5510_read>
    34310670:	2a0003f3 	mov	w19, w0
    34310674:	350000a0 	cbnz	w0, 34310688 <pmic_disable_wdg+0x38>
    34310678:	79405fe0 	ldrh	w0, [sp, #46]
    3431067c:	12001000 	and	w0, w0, #0x1f
    34310680:	7100181f 	cmp	w0, #0x6
    34310684:	540000a0 	b.eq	34310698 <pmic_disable_wdg+0x48>  // b.none
    34310688:	2a1303e0 	mov	w0, w19
    3431068c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34310690:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34310694:	d65f03c0 	ret
    34310698:	9100bbe2 	add	x2, sp, #0x2e
    3431069c:	aa1403e0 	mov	x0, x20
    343106a0:	52800043 	mov	w3, #0x2                   	// #2
    343106a4:	528001e1 	mov	w1, #0xf                   	// #15
    343106a8:	97ffedbe 	bl	3430bda0 <vr5510_read>
    343106ac:	2a0003f3 	mov	w19, w0
    343106b0:	35fffec0 	cbnz	w0, 34310688 <pmic_disable_wdg+0x38>
    343106b4:	79405fe4 	ldrh	w4, [sp, #46]
    343106b8:	9100bbe2 	add	x2, sp, #0x2e
    343106bc:	aa1403e0 	mov	x0, x20
    343106c0:	52800043 	mov	w3, #0x2                   	// #2
    343106c4:	12002c84 	and	w4, w4, #0xfff
    343106c8:	528001e1 	mov	w1, #0xf                   	// #15
    343106cc:	79005fe4 	strh	w4, [sp, #46]
    343106d0:	97ffedf0 	bl	3430be90 <vr5510_write>
    343106d4:	2a0003f3 	mov	w19, w0
    343106d8:	35000660 	cbnz	w0, 343107a4 <pmic_disable_wdg+0x154>
    343106dc:	79405fe4 	ldrh	w4, [sp, #46]
    343106e0:	9100bbe2 	add	x2, sp, #0x2e
    343106e4:	aa1403e0 	mov	x0, x20
    343106e8:	52800043 	mov	w3, #0x2                   	// #2
    343106ec:	2a2403e4 	mvn	w4, w4
    343106f0:	52800201 	mov	w1, #0x10                  	// #16
    343106f4:	79005fe4 	strh	w4, [sp, #46]
    343106f8:	97ffede6 	bl	3430be90 <vr5510_write>
    343106fc:	2a0003f3 	mov	w19, w0
    34310700:	35000520 	cbnz	w0, 343107a4 <pmic_disable_wdg+0x154>
    34310704:	9100bbe2 	add	x2, sp, #0x2e
    34310708:	aa1403e0 	mov	x0, x20
    3431070c:	52800043 	mov	w3, #0x2                   	// #2
    34310710:	528002c1 	mov	w1, #0x16                  	// #22
    34310714:	97ffeda3 	bl	3430bda0 <vr5510_read>
    34310718:	2a0003f3 	mov	w19, w0
    3431071c:	35fffb60 	cbnz	w0, 34310688 <pmic_disable_wdg+0x38>
    34310720:	79405fe0 	ldrh	w0, [sp, #46]
    34310724:	36000500 	tbz	w0, #0, 343107c4 <pmic_disable_wdg+0x174>
    34310728:	9100bbe2 	add	x2, sp, #0x2e
    3431072c:	aa1403e0 	mov	x0, x20
    34310730:	52800043 	mov	w3, #0x2                   	// #2
    34310734:	52800121 	mov	w1, #0x9                   	// #9
    34310738:	97ffed9a 	bl	3430bda0 <vr5510_read>
    3431073c:	2a0003f3 	mov	w19, w0
    34310740:	35fffa40 	cbnz	w0, 34310688 <pmic_disable_wdg+0x38>
    34310744:	79405fe4 	ldrh	w4, [sp, #46]
    34310748:	9100bbe2 	add	x2, sp, #0x2e
    3431074c:	aa1403e0 	mov	x0, x20
    34310750:	52800043 	mov	w3, #0x2                   	// #2
    34310754:	12003484 	and	w4, w4, #0x3fff
    34310758:	52800121 	mov	w1, #0x9                   	// #9
    3431075c:	79005fe4 	strh	w4, [sp, #46]
    34310760:	97ffedcc 	bl	3430be90 <vr5510_write>
    34310764:	2a0003f3 	mov	w19, w0
    34310768:	35000260 	cbnz	w0, 343107b4 <pmic_disable_wdg+0x164>
    3431076c:	79405fe4 	ldrh	w4, [sp, #46]
    34310770:	9100bbe2 	add	x2, sp, #0x2e
    34310774:	aa1403e0 	mov	x0, x20
    34310778:	52800043 	mov	w3, #0x2                   	// #2
    3431077c:	2a2403e4 	mvn	w4, w4
    34310780:	52800141 	mov	w1, #0xa                   	// #10
    34310784:	79005fe4 	strh	w4, [sp, #46]
    34310788:	97ffedc2 	bl	3430be90 <vr5510_write>
    3431078c:	2a0003f3 	mov	w19, w0
    34310790:	35000120 	cbnz	w0, 343107b4 <pmic_disable_wdg+0x164>
    34310794:	aa1403e0 	mov	x0, x20
    34310798:	97ffff7e 	bl	34310590 <watchdog_refresh>
    3431079c:	2a0003f3 	mov	w19, w0
    343107a0:	17ffffba 	b	34310688 <pmic_disable_wdg+0x38>
    343107a4:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343107a8:	91246000 	add	x0, x0, #0x918
    343107ac:	97ffca81 	bl	343031b0 <tf_log>
    343107b0:	17ffffb6 	b	34310688 <pmic_disable_wdg+0x38>
    343107b4:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343107b8:	91256000 	add	x0, x0, #0x958
    343107bc:	97ffca7d 	bl	343031b0 <tf_log>
    343107c0:	17ffffb2 	b	34310688 <pmic_disable_wdg+0x38>
    343107c4:	f0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343107c8:	12800093 	mov	w19, #0xfffffffb            	// #-5
    343107cc:	9124e000 	add	x0, x0, #0x938
    343107d0:	97ffca78 	bl	343031b0 <tf_log>
    343107d4:	17ffffad 	b	34310688 <pmic_disable_wdg+0x38>
	...

00000000343107e0 <fdt_ro_probe_>:
    343107e0:	39401004 	ldrb	w4, [x0, #4]
    343107e4:	39401403 	ldrb	w3, [x0, #5]
    343107e8:	39401802 	ldrb	w2, [x0, #6]
    343107ec:	39401c01 	ldrb	w1, [x0, #7]
    343107f0:	aa032083 	orr	x3, x4, x3, lsl #8
    343107f4:	aa024062 	orr	x2, x3, x2, lsl #16
    343107f8:	aa016041 	orr	x1, x2, x1, lsl #24
    343107fc:	5ac00825 	rev	w5, w1
    34310800:	f240081f 	tst	x0, #0x7
    34310804:	540006c1 	b.ne	343108dc <fdt_ro_probe_+0xfc>  // b.any
    34310808:	39400006 	ldrb	w6, [x0]
    3431080c:	529fdda4 	mov	w4, #0xfeed                	// #65261
    34310810:	39400403 	ldrb	w3, [x0, #1]
    34310814:	72ba01a4 	movk	w4, #0xd00d, lsl #16
    34310818:	39400802 	ldrb	w2, [x0, #2]
    3431081c:	39400c01 	ldrb	w1, [x0, #3]
    34310820:	aa0320c3 	orr	x3, x6, x3, lsl #8
    34310824:	aa024062 	orr	x2, x3, x2, lsl #16
    34310828:	aa016041 	orr	x1, x2, x1, lsl #24
    3431082c:	5ac00821 	rev	w1, w1
    34310830:	6b04003f 	cmp	w1, w4
    34310834:	54000240 	b.eq	3431087c <fdt_ro_probe_+0x9c>  // b.none
    34310838:	52802242 	mov	w2, #0x112                 	// #274
    3431083c:	72a5fe42 	movk	w2, #0x2ff2, lsl #16
    34310840:	6b02003f 	cmp	w1, w2
    34310844:	54000481 	b.ne	343108d4 <fdt_ro_probe_+0xf4>  // b.any
    34310848:	39409001 	ldrb	w1, [x0, #36]
    3431084c:	39409404 	ldrb	w4, [x0, #37]
    34310850:	39409803 	ldrb	w3, [x0, #38]
    34310854:	39409c02 	ldrb	w2, [x0, #39]
    34310858:	aa042024 	orr	x4, x1, x4, lsl #8
    3431085c:	aa034083 	orr	x3, x4, x3, lsl #16
    34310860:	aa026062 	orr	x2, x3, x2, lsl #24
    34310864:	b4000402 	cbz	x2, 343108e4 <fdt_ro_probe_+0x104>
    34310868:	321f77e0 	mov	w0, #0x7ffffffe            	// #2147483646
    3431086c:	6b0000bf 	cmp	w5, w0
    34310870:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    34310874:	1a8090a0 	csel	w0, w5, w0, ls  // ls = plast
    34310878:	d65f03c0 	ret
    3431087c:	39405004 	ldrb	w4, [x0, #20]
    34310880:	39405403 	ldrb	w3, [x0, #21]
    34310884:	39405801 	ldrb	w1, [x0, #22]
    34310888:	39405c02 	ldrb	w2, [x0, #23]
    3431088c:	aa032083 	orr	x3, x4, x3, lsl #8
    34310890:	aa014061 	orr	x1, x3, x1, lsl #16
    34310894:	aa026022 	orr	x2, x1, x2, lsl #24
    34310898:	5ac00842 	rev	w2, w2
    3431089c:	7100045f 	cmp	w2, #0x1
    343108a0:	54000169 	b.ls	343108cc <fdt_ro_probe_+0xec>  // b.plast
    343108a4:	39406004 	ldrb	w4, [x0, #24]
    343108a8:	39406403 	ldrb	w3, [x0, #25]
    343108ac:	39406801 	ldrb	w1, [x0, #26]
    343108b0:	39406c02 	ldrb	w2, [x0, #27]
    343108b4:	aa032080 	orr	x0, x4, x3, lsl #8
    343108b8:	aa014000 	orr	x0, x0, x1, lsl #16
    343108bc:	aa026002 	orr	x2, x0, x2, lsl #24
    343108c0:	5ac00842 	rev	w2, w2
    343108c4:	7100445f 	cmp	w2, #0x11
    343108c8:	54fffd09 	b.ls	34310868 <fdt_ro_probe_+0x88>  // b.plast
    343108cc:	12800120 	mov	w0, #0xfffffff6            	// #-10
    343108d0:	d65f03c0 	ret
    343108d4:	12800100 	mov	w0, #0xfffffff7            	// #-9
    343108d8:	d65f03c0 	ret
    343108dc:	12800240 	mov	w0, #0xffffffed            	// #-19
    343108e0:	d65f03c0 	ret
    343108e4:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    343108e8:	d65f03c0 	ret
    343108ec:	00000000 	udf	#0

00000000343108f0 <fdt_check_header>:
    343108f0:	aa0003e1 	mov	x1, x0
    343108f4:	f240081f 	tst	x0, #0x7
    343108f8:	54000fc1 	b.ne	34310af0 <fdt_check_header+0x200>  // b.any
    343108fc:	39400005 	ldrb	w5, [x0]
    34310900:	5281ba04 	mov	w4, #0xdd0                 	// #3536
    34310904:	39400403 	ldrb	w3, [x0, #1]
    34310908:	72bdbfc4 	movk	w4, #0xedfe, lsl #16
    3431090c:	39400802 	ldrb	w2, [x0, #2]
    34310910:	39400c00 	ldrb	w0, [x0, #3]
    34310914:	aa0320a3 	orr	x3, x5, x3, lsl #8
    34310918:	aa024062 	orr	x2, x3, x2, lsl #16
    3431091c:	aa006040 	orr	x0, x2, x0, lsl #24
    34310920:	6b04001f 	cmp	w0, w4
    34310924:	54000e21 	b.ne	34310ae8 <fdt_check_header+0x1f8>  // b.any
    34310928:	39405023 	ldrb	w3, [x1, #20]
    3431092c:	39405422 	ldrb	w2, [x1, #21]
    34310930:	39405820 	ldrb	w0, [x1, #22]
    34310934:	39405c25 	ldrb	w5, [x1, #23]
    34310938:	aa022062 	orr	x2, x3, x2, lsl #8
    3431093c:	aa004040 	orr	x0, x2, x0, lsl #16
    34310940:	aa056005 	orr	x5, x0, x5, lsl #24
    34310944:	5ac008a5 	rev	w5, w5
    34310948:	710004bf 	cmp	w5, #0x1
    3431094c:	54000ca9 	b.ls	34310ae0 <fdt_check_header+0x1f0>  // b.plast
    34310950:	39406026 	ldrb	w6, [x1, #24]
    34310954:	710044bf 	cmp	w5, #0x11
    34310958:	39406424 	ldrb	w4, [x1, #25]
    3431095c:	52800222 	mov	w2, #0x11                  	// #17
    34310960:	39406823 	ldrb	w3, [x1, #26]
    34310964:	1a8290a2 	csel	w2, w5, w2, ls  // ls = plast
    34310968:	39406c20 	ldrb	w0, [x1, #27]
    3431096c:	aa0420c4 	orr	x4, x6, x4, lsl #8
    34310970:	aa034083 	orr	x3, x4, x3, lsl #16
    34310974:	aa006060 	orr	x0, x3, x0, lsl #24
    34310978:	5ac00800 	rev	w0, w0
    3431097c:	6b00005f 	cmp	w2, w0
    34310980:	54000b03 	b.cc	34310ae0 <fdt_check_header+0x1f0>  // b.lo, b.ul, b.last
    34310984:	d2800404 	mov	x4, #0x20                  	// #32
    34310988:	710008bf 	cmp	w5, #0x2
    3431098c:	540000a0 	b.eq	343109a0 <fdt_check_header+0xb0>  // b.none
    34310990:	710044bf 	cmp	w5, #0x11
    34310994:	d2800484 	mov	x4, #0x24                  	// #36
    34310998:	d2800500 	mov	x0, #0x28                  	// #40
    3431099c:	9a803084 	csel	x4, x4, x0, cc  // cc = lo, ul, last
    343109a0:	39401026 	ldrb	w6, [x1, #4]
    343109a4:	39401423 	ldrb	w3, [x1, #5]
    343109a8:	39401820 	ldrb	w0, [x1, #6]
    343109ac:	39401c22 	ldrb	w2, [x1, #7]
    343109b0:	aa0320c3 	orr	x3, x6, x3, lsl #8
    343109b4:	aa004060 	orr	x0, x3, x0, lsl #16
    343109b8:	aa026002 	orr	x2, x0, x2, lsl #24
    343109bc:	5ac00840 	rev	w0, w2
    343109c0:	5ac00842 	rev	w2, w2
    343109c4:	eb04001f 	cmp	x0, x4
    343109c8:	54000883 	b.cc	34310ad8 <fdt_check_header+0x1e8>  // b.lo, b.ul, b.last
    343109cc:	37f80862 	tbnz	w2, #31, 34310ad8 <fdt_check_header+0x1e8>
    343109d0:	39404028 	ldrb	w8, [x1, #16]
    343109d4:	2a0403e7 	mov	w7, w4
    343109d8:	39404426 	ldrb	w6, [x1, #17]
    343109dc:	39404823 	ldrb	w3, [x1, #18]
    343109e0:	39404c20 	ldrb	w0, [x1, #19]
    343109e4:	aa062106 	orr	x6, x8, x6, lsl #8
    343109e8:	aa0340c3 	orr	x3, x6, x3, lsl #16
    343109ec:	aa006060 	orr	x0, x3, x0, lsl #24
    343109f0:	5ac00800 	rev	w0, w0
    343109f4:	6b00009f 	cmp	w4, w0
    343109f8:	7a409040 	ccmp	w2, w0, #0x0, ls  // ls = plast
    343109fc:	540006e3 	b.cc	34310ad8 <fdt_check_header+0x1e8>  // b.lo, b.ul, b.last
    34310a00:	39402028 	ldrb	w8, [x1, #8]
    34310a04:	39402426 	ldrb	w6, [x1, #9]
    34310a08:	39402820 	ldrb	w0, [x1, #10]
    34310a0c:	39402c23 	ldrb	w3, [x1, #11]
    34310a10:	aa062106 	orr	x6, x8, x6, lsl #8
    34310a14:	aa0040c0 	orr	x0, x6, x0, lsl #16
    34310a18:	aa036003 	orr	x3, x0, x3, lsl #24
    34310a1c:	5ac00863 	rev	w3, w3
    34310a20:	6b03005f 	cmp	w2, w3
    34310a24:	1a9f37e0 	cset	w0, cs  // cs = hs, nlast
    34310a28:	6b03009f 	cmp	w4, w3
    34310a2c:	1a9f87e4 	cset	w4, ls  // ls = plast
    34310a30:	0a040004 	and	w4, w0, w4
    34310a34:	710040bf 	cmp	w5, #0x10
    34310a38:	54000348 	b.hi	34310aa0 <fdt_check_header+0x1b0>  // b.pmore
    34310a3c:	340004e4 	cbz	w4, 34310ad8 <fdt_check_header+0x1e8>
    34310a40:	39403026 	ldrb	w6, [x1, #12]
    34310a44:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    34310a48:	39403425 	ldrb	w5, [x1, #13]
    34310a4c:	39403824 	ldrb	w4, [x1, #14]
    34310a50:	39403c23 	ldrb	w3, [x1, #15]
    34310a54:	aa0520c5 	orr	x5, x6, x5, lsl #8
    34310a58:	aa0440a4 	orr	x4, x5, x4, lsl #16
    34310a5c:	aa036083 	orr	x3, x4, x3, lsl #24
    34310a60:	5ac00863 	rev	w3, w3
    34310a64:	6b0300ff 	cmp	w7, w3
    34310a68:	7a439040 	ccmp	w2, w3, #0x0, ls  // ls = plast
    34310a6c:	54000183 	b.cc	34310a9c <fdt_check_header+0x1ac>  // b.lo, b.ul, b.last
    34310a70:	39408026 	ldrb	w6, [x1, #32]
    34310a74:	39408425 	ldrb	w5, [x1, #33]
    34310a78:	39408824 	ldrb	w4, [x1, #34]
    34310a7c:	39408c21 	ldrb	w1, [x1, #35]
    34310a80:	aa0520c5 	orr	x5, x6, x5, lsl #8
    34310a84:	aa0440a4 	orr	x4, x5, x4, lsl #16
    34310a88:	aa016081 	orr	x1, x4, x1, lsl #24
    34310a8c:	5ac00821 	rev	w1, w1
    34310a90:	2b030021 	adds	w1, w1, w3
    34310a94:	7a413040 	ccmp	w2, w1, #0x0, cc  // cc = lo, ul, last
    34310a98:	1a9f3000 	csel	w0, w0, wzr, cc  // cc = lo, ul, last
    34310a9c:	d65f03c0 	ret
    34310aa0:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    34310aa4:	34ffffc4 	cbz	w4, 34310a9c <fdt_check_header+0x1ac>
    34310aa8:	39409028 	ldrb	w8, [x1, #36]
    34310aac:	39409426 	ldrb	w6, [x1, #37]
    34310ab0:	39409825 	ldrb	w5, [x1, #38]
    34310ab4:	39409c24 	ldrb	w4, [x1, #39]
    34310ab8:	aa062106 	orr	x6, x8, x6, lsl #8
    34310abc:	aa0540c5 	orr	x5, x6, x5, lsl #16
    34310ac0:	aa0460a4 	orr	x4, x5, x4, lsl #24
    34310ac4:	5ac00884 	rev	w4, w4
    34310ac8:	2b030084 	adds	w4, w4, w3
    34310acc:	7a443040 	ccmp	w2, w4, #0x0, cc  // cc = lo, ul, last
    34310ad0:	54fffb82 	b.cs	34310a40 <fdt_check_header+0x150>  // b.hs, b.nlast
    34310ad4:	d65f03c0 	ret
    34310ad8:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    34310adc:	d65f03c0 	ret
    34310ae0:	12800120 	mov	w0, #0xfffffff6            	// #-10
    34310ae4:	d65f03c0 	ret
    34310ae8:	12800100 	mov	w0, #0xfffffff7            	// #-9
    34310aec:	d65f03c0 	ret
    34310af0:	12800240 	mov	w0, #0xffffffed            	// #-19
    34310af4:	d65f03c0 	ret
	...

0000000034310b00 <fdt_offset_ptr>:
    34310b00:	39402006 	ldrb	w6, [x0, #8]
    34310b04:	39402405 	ldrb	w5, [x0, #9]
    34310b08:	39402804 	ldrb	w4, [x0, #10]
    34310b0c:	39402c03 	ldrb	w3, [x0, #11]
    34310b10:	aa0520c5 	orr	x5, x6, x5, lsl #8
    34310b14:	aa0440a4 	orr	x4, x5, x4, lsl #16
    34310b18:	aa036083 	orr	x3, x4, x3, lsl #24
    34310b1c:	5ac00863 	rev	w3, w3
    34310b20:	2b030024 	adds	w4, w1, w3
    34310b24:	1a9f37e5 	cset	w5, cs  // cs = hs, nlast
    34310b28:	7100003f 	cmp	w1, #0x0
    34310b2c:	7a40a8a0 	ccmp	w5, #0x0, #0x0, ge  // ge = tcont
    34310b30:	540004e1 	b.ne	34310bcc <fdt_offset_ptr+0xcc>  // b.any
    34310b34:	2b020084 	adds	w4, w4, w2
    34310b38:	540004a2 	b.cs	34310bcc <fdt_offset_ptr+0xcc>  // b.hs, b.nlast
    34310b3c:	39401008 	ldrb	w8, [x0, #4]
    34310b40:	39401407 	ldrb	w7, [x0, #5]
    34310b44:	39401806 	ldrb	w6, [x0, #6]
    34310b48:	39401c05 	ldrb	w5, [x0, #7]
    34310b4c:	aa072107 	orr	x7, x8, x7, lsl #8
    34310b50:	aa0640e6 	orr	x6, x7, x6, lsl #16
    34310b54:	aa0560c5 	orr	x5, x6, x5, lsl #24
    34310b58:	5ac008a5 	rev	w5, w5
    34310b5c:	6b05009f 	cmp	w4, w5
    34310b60:	54000368 	b.hi	34310bcc <fdt_offset_ptr+0xcc>  // b.pmore
    34310b64:	39405007 	ldrb	w7, [x0, #20]
    34310b68:	39405406 	ldrb	w6, [x0, #21]
    34310b6c:	39405805 	ldrb	w5, [x0, #22]
    34310b70:	39405c04 	ldrb	w4, [x0, #23]
    34310b74:	aa0620e6 	orr	x6, x7, x6, lsl #8
    34310b78:	aa0540c5 	orr	x5, x6, x5, lsl #16
    34310b7c:	aa0460a4 	orr	x4, x5, x4, lsl #24
    34310b80:	5ac00884 	rev	w4, w4
    34310b84:	7100409f 	cmp	w4, #0x10
    34310b88:	540001a9 	b.ls	34310bbc <fdt_offset_ptr+0xbc>  // b.plast
    34310b8c:	2b020022 	adds	w2, w1, w2
    34310b90:	540001e2 	b.cs	34310bcc <fdt_offset_ptr+0xcc>  // b.hs, b.nlast
    34310b94:	39409007 	ldrb	w7, [x0, #36]
    34310b98:	39409406 	ldrb	w6, [x0, #37]
    34310b9c:	39409805 	ldrb	w5, [x0, #38]
    34310ba0:	39409c04 	ldrb	w4, [x0, #39]
    34310ba4:	aa0620e6 	orr	x6, x7, x6, lsl #8
    34310ba8:	aa0540c5 	orr	x5, x6, x5, lsl #16
    34310bac:	aa0460a4 	orr	x4, x5, x4, lsl #24
    34310bb0:	5ac00884 	rev	w4, w4
    34310bb4:	6b04005f 	cmp	w2, w4
    34310bb8:	540000a8 	b.hi	34310bcc <fdt_offset_ptr+0xcc>  // b.pmore
    34310bbc:	93407c21 	sxtw	x1, w1
    34310bc0:	8b234023 	add	x3, x1, w3, uxtw
    34310bc4:	8b030000 	add	x0, x0, x3
    34310bc8:	d65f03c0 	ret
    34310bcc:	d2800000 	mov	x0, #0x0                   	// #0
    34310bd0:	d65f03c0 	ret
	...

0000000034310be0 <fdt_next_tag>:
    34310be0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34310be4:	aa0203ec 	mov	x12, x2
    34310be8:	128000e3 	mov	w3, #0xfffffff8            	// #-8
    34310bec:	910003fd 	mov	x29, sp
    34310bf0:	b9000183 	str	w3, [x12]
    34310bf4:	aa0003eb 	mov	x11, x0
    34310bf8:	2a0103ed 	mov	w13, w1
    34310bfc:	52800082 	mov	w2, #0x4                   	// #4
    34310c00:	97ffffc0 	bl	34310b00 <fdt_offset_ptr>
    34310c04:	b4000420 	cbz	x0, 34310c88 <fdt_next_tag+0xa8>
    34310c08:	b940000a 	ldr	w10, [x0]
    34310c0c:	12800140 	mov	w0, #0xfffffff5            	// #-11
    34310c10:	b9000180 	str	w0, [x12]
    34310c14:	110011a9 	add	w9, w13, #0x4
    34310c18:	5ac0094a 	rev	w10, w10
    34310c1c:	71000d5f 	cmp	w10, #0x3
    34310c20:	540004a0 	b.eq	34310cb4 <fdt_next_tag+0xd4>  // b.none
    34310c24:	540003a8 	b.hi	34310c98 <fdt_next_tag+0xb8>  // b.pmore
    34310c28:	7100055f 	cmp	w10, #0x1
    34310c2c:	54000200 	b.eq	34310c6c <fdt_next_tag+0x8c>  // b.none
    34310c30:	52800082 	mov	w2, #0x4                   	// #4
    34310c34:	7100095f 	cmp	w10, #0x2
    34310c38:	54000281 	b.ne	34310c88 <fdt_next_tag+0xa8>  // b.any
    34310c3c:	2a0d03e1 	mov	w1, w13
    34310c40:	aa0b03e0 	mov	x0, x11
    34310c44:	97ffffaf 	bl	34310b00 <fdt_offset_ptr>
    34310c48:	b4000200 	cbz	x0, 34310c88 <fdt_next_tag+0xa8>
    34310c4c:	11000d29 	add	w9, w9, #0x3
    34310c50:	2a0a03e0 	mov	w0, w10
    34310c54:	121e7529 	and	w9, w9, #0xfffffffc
    34310c58:	b9000189 	str	w9, [x12]
    34310c5c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34310c60:	d65f03c0 	ret
    34310c64:	39400003 	ldrb	w3, [x0]
    34310c68:	34000543 	cbz	w3, 34310d10 <fdt_next_tag+0x130>
    34310c6c:	2a0903e1 	mov	w1, w9
    34310c70:	aa0b03e0 	mov	x0, x11
    34310c74:	52800022 	mov	w2, #0x1                   	// #1
    34310c78:	11000529 	add	w9, w9, #0x1
    34310c7c:	97ffffa1 	bl	34310b00 <fdt_offset_ptr>
    34310c80:	b5ffff20 	cbnz	x0, 34310c64 <fdt_next_tag+0x84>
    34310c84:	d503201f 	nop
    34310c88:	5280012a 	mov	w10, #0x9                   	// #9
    34310c8c:	2a0a03e0 	mov	w0, w10
    34310c90:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34310c94:	d65f03c0 	ret
    34310c98:	7100115f 	cmp	w10, #0x4
    34310c9c:	540003e0 	b.eq	34310d18 <fdt_next_tag+0x138>  // b.none
    34310ca0:	52800082 	mov	w2, #0x4                   	// #4
    34310ca4:	7100255f 	cmp	w10, #0x9
    34310ca8:	54fffca0 	b.eq	34310c3c <fdt_next_tag+0x5c>  // b.none
    34310cac:	5280012a 	mov	w10, #0x9                   	// #9
    34310cb0:	17fffff7 	b	34310c8c <fdt_next_tag+0xac>
    34310cb4:	2a0903e1 	mov	w1, w9
    34310cb8:	aa0b03e0 	mov	x0, x11
    34310cbc:	52800082 	mov	w2, #0x4                   	// #4
    34310cc0:	97ffff90 	bl	34310b00 <fdt_offset_ptr>
    34310cc4:	b4fffe20 	cbz	x0, 34310c88 <fdt_next_tag+0xa8>
    34310cc8:	b9400000 	ldr	w0, [x0]
    34310ccc:	321f77e1 	mov	w1, #0x7ffffffe            	// #2147483646
    34310cd0:	5ac00800 	rev	w0, w0
    34310cd4:	2b000124 	adds	w4, w9, w0
    34310cd8:	7a413082 	ccmp	w4, w1, #0x2, cc  // cc = lo, ul, last
    34310cdc:	54fffd68 	b.hi	34310c88 <fdt_next_tag+0xa8>  // b.pmore
    34310ce0:	39405165 	ldrb	w5, [x11, #20]
    34310ce4:	11002089 	add	w9, w4, #0x8
    34310ce8:	39405563 	ldrb	w3, [x11, #21]
    34310cec:	39405962 	ldrb	w2, [x11, #22]
    34310cf0:	39405d61 	ldrb	w1, [x11, #23]
    34310cf4:	aa0320a3 	orr	x3, x5, x3, lsl #8
    34310cf8:	aa024062 	orr	x2, x3, x2, lsl #16
    34310cfc:	aa016041 	orr	x1, x2, x1, lsl #24
    34310d00:	5ac00821 	rev	w1, w1
    34310d04:	71003c3f 	cmp	w1, #0xf
    34310d08:	7a479800 	ccmp	w0, #0x7, #0x0, ls  // ls = plast
    34310d0c:	540000a8 	b.hi	34310d20 <fdt_next_tag+0x140>  // b.pmore
    34310d10:	4b0d0122 	sub	w2, w9, w13
    34310d14:	17ffffca 	b	34310c3c <fdt_next_tag+0x5c>
    34310d18:	2a0a03e2 	mov	w2, w10
    34310d1c:	17ffffc8 	b	34310c3c <fdt_next_tag+0x5c>
    34310d20:	4b000120 	sub	w0, w9, w0
    34310d24:	f240081f 	tst	x0, #0x7
    34310d28:	54ffff40 	b.eq	34310d10 <fdt_next_tag+0x130>  // b.none
    34310d2c:	11003089 	add	w9, w4, #0xc
    34310d30:	4b0d0122 	sub	w2, w9, w13
    34310d34:	17ffffc2 	b	34310c3c <fdt_next_tag+0x5c>
	...

0000000034310d40 <fdt_check_node_offset_>:
    34310d40:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34310d44:	910003fd 	mov	x29, sp
    34310d48:	b9001fe1 	str	w1, [sp, #28]
    34310d4c:	37f80161 	tbnz	w1, #31, 34310d78 <fdt_check_node_offset_+0x38>
    34310d50:	2a0103e2 	mov	w2, w1
    34310d54:	f240045f 	tst	x2, #0x3
    34310d58:	54000101 	b.ne	34310d78 <fdt_check_node_offset_+0x38>  // b.any
    34310d5c:	910073e2 	add	x2, sp, #0x1c
    34310d60:	97ffffa0 	bl	34310be0 <fdt_next_tag>
    34310d64:	7100041f 	cmp	w0, #0x1
    34310d68:	54000081 	b.ne	34310d78 <fdt_check_node_offset_+0x38>  // b.any
    34310d6c:	b9401fe0 	ldr	w0, [sp, #28]
    34310d70:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34310d74:	d65f03c0 	ret
    34310d78:	12800060 	mov	w0, #0xfffffffc            	// #-4
    34310d7c:	17fffffd 	b	34310d70 <fdt_check_node_offset_+0x30>

0000000034310d80 <fdt_check_prop_offset_>:
    34310d80:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34310d84:	910003fd 	mov	x29, sp
    34310d88:	b9001fe1 	str	w1, [sp, #28]
    34310d8c:	37f80161 	tbnz	w1, #31, 34310db8 <fdt_check_prop_offset_+0x38>
    34310d90:	2a0103e2 	mov	w2, w1
    34310d94:	f240045f 	tst	x2, #0x3
    34310d98:	54000101 	b.ne	34310db8 <fdt_check_prop_offset_+0x38>  // b.any
    34310d9c:	910073e2 	add	x2, sp, #0x1c
    34310da0:	97ffff90 	bl	34310be0 <fdt_next_tag>
    34310da4:	71000c1f 	cmp	w0, #0x3
    34310da8:	54000081 	b.ne	34310db8 <fdt_check_prop_offset_+0x38>  // b.any
    34310dac:	b9401fe0 	ldr	w0, [sp, #28]
    34310db0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34310db4:	d65f03c0 	ret
    34310db8:	12800060 	mov	w0, #0xfffffffc            	// #-4
    34310dbc:	17fffffd 	b	34310db0 <fdt_check_prop_offset_+0x30>

0000000034310dc0 <fdt_next_node>:
    34310dc0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34310dc4:	aa0203ef 	mov	x15, x2
    34310dc8:	aa0003f2 	mov	x18, x0
    34310dcc:	910003fd 	mov	x29, sp
    34310dd0:	b9001bff 	str	wzr, [sp, #24]
    34310dd4:	5280000e 	mov	w14, #0x0                   	// #0
    34310dd8:	36f80501 	tbz	w1, #31, 34310e78 <fdt_next_node+0xb8>
    34310ddc:	910063e2 	add	x2, sp, #0x18
    34310de0:	2a0e03e1 	mov	w1, w14
    34310de4:	aa1203e0 	mov	x0, x18
    34310de8:	97ffff7e 	bl	34310be0 <fdt_next_tag>
    34310dec:	7100081f 	cmp	w0, #0x2
    34310df0:	54000180 	b.eq	34310e20 <fdt_next_node+0x60>  // b.none
    34310df4:	7100241f 	cmp	w0, #0x9
    34310df8:	54000300 	b.eq	34310e58 <fdt_next_node+0x98>  // b.none
    34310dfc:	7100041f 	cmp	w0, #0x1
    34310e00:	540001e0 	b.eq	34310e3c <fdt_next_node+0x7c>  // b.none
    34310e04:	b9401bee 	ldr	w14, [sp, #24]
    34310e08:	910063e2 	add	x2, sp, #0x18
    34310e0c:	aa1203e0 	mov	x0, x18
    34310e10:	2a0e03e1 	mov	w1, w14
    34310e14:	97ffff73 	bl	34310be0 <fdt_next_tag>
    34310e18:	7100081f 	cmp	w0, #0x2
    34310e1c:	54fffec1 	b.ne	34310df4 <fdt_next_node+0x34>  // b.any
    34310e20:	b4ffff2f 	cbz	x15, 34310e04 <fdt_next_node+0x44>
    34310e24:	b94001e0 	ldr	w0, [x15]
    34310e28:	51000400 	sub	w0, w0, #0x1
    34310e2c:	b90001e0 	str	w0, [x15]
    34310e30:	36fffea0 	tbz	w0, #31, 34310e04 <fdt_next_node+0x44>
    34310e34:	b9401bee 	ldr	w14, [sp, #24]
    34310e38:	14000005 	b	34310e4c <fdt_next_node+0x8c>
    34310e3c:	b400008f 	cbz	x15, 34310e4c <fdt_next_node+0x8c>
    34310e40:	b94001e0 	ldr	w0, [x15]
    34310e44:	11000400 	add	w0, w0, #0x1
    34310e48:	b90001e0 	str	w0, [x15]
    34310e4c:	2a0e03e0 	mov	w0, w14
    34310e50:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34310e54:	d65f03c0 	ret
    34310e58:	b9401bee 	ldr	w14, [sp, #24]
    34310e5c:	36f802ae 	tbz	w14, #31, 34310eb0 <fdt_next_node+0xf0>
    34310e60:	f10001ff 	cmp	x15, #0x0
    34310e64:	3a4809c0 	ccmn	w14, #0x8, #0x0, eq  // eq = none
    34310e68:	5a9f11ce 	csinv	w14, w14, wzr, ne  // ne = any
    34310e6c:	2a0e03e0 	mov	w0, w14
    34310e70:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34310e74:	d65f03c0 	ret
    34310e78:	2a0103e2 	mov	w2, w1
    34310e7c:	b9001fe1 	str	w1, [sp, #28]
    34310e80:	f240045f 	tst	x2, #0x3
    34310e84:	54000121 	b.ne	34310ea8 <fdt_next_node+0xe8>  // b.any
    34310e88:	910073e2 	add	x2, sp, #0x1c
    34310e8c:	97ffff55 	bl	34310be0 <fdt_next_tag>
    34310e90:	7100041f 	cmp	w0, #0x1
    34310e94:	540000a1 	b.ne	34310ea8 <fdt_next_node+0xe8>  // b.any
    34310e98:	b9401fee 	ldr	w14, [sp, #28]
    34310e9c:	b9001bee 	str	w14, [sp, #24]
    34310ea0:	36fff9ee 	tbz	w14, #31, 34310ddc <fdt_next_node+0x1c>
    34310ea4:	17ffffea 	b	34310e4c <fdt_next_node+0x8c>
    34310ea8:	1280006e 	mov	w14, #0xfffffffc            	// #-4
    34310eac:	17ffffe8 	b	34310e4c <fdt_next_node+0x8c>
    34310eb0:	1280000e 	mov	w14, #0xffffffff            	// #-1
    34310eb4:	17ffffe6 	b	34310e4c <fdt_next_node+0x8c>
	...

0000000034310ec0 <fdt_first_subnode>:
    34310ec0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34310ec4:	910003fd 	mov	x29, sp
    34310ec8:	910073e2 	add	x2, sp, #0x1c
    34310ecc:	b9001fff 	str	wzr, [sp, #28]
    34310ed0:	97ffffbc 	bl	34310dc0 <fdt_next_node>
    34310ed4:	37f800c0 	tbnz	w0, #31, 34310eec <fdt_first_subnode+0x2c>
    34310ed8:	b9401fe1 	ldr	w1, [sp, #28]
    34310edc:	7100043f 	cmp	w1, #0x1
    34310ee0:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
    34310ee4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34310ee8:	d65f03c0 	ret
    34310eec:	12800000 	mov	w0, #0xffffffff            	// #-1
    34310ef0:	17fffffd 	b	34310ee4 <fdt_first_subnode+0x24>
	...

0000000034310f00 <fdt_next_subnode>:
    34310f00:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34310f04:	910003fd 	mov	x29, sp
    34310f08:	f9000bf3 	str	x19, [sp, #16]
    34310f0c:	aa0003f3 	mov	x19, x0
    34310f10:	52800020 	mov	w0, #0x1                   	// #1
    34310f14:	b9002fe0 	str	w0, [sp, #44]
    34310f18:	14000006 	b	34310f30 <fdt_next_subnode+0x30>
    34310f1c:	b9402fe2 	ldr	w2, [sp, #44]
    34310f20:	7100005f 	cmp	w2, #0x0
    34310f24:	5400010d 	b.le	34310f44 <fdt_next_subnode+0x44>
    34310f28:	7100045f 	cmp	w2, #0x1
    34310f2c:	540000e0 	b.eq	34310f48 <fdt_next_subnode+0x48>  // b.none
    34310f30:	9100b3e2 	add	x2, sp, #0x2c
    34310f34:	aa1303e0 	mov	x0, x19
    34310f38:	97ffffa2 	bl	34310dc0 <fdt_next_node>
    34310f3c:	2a0003e1 	mov	w1, w0
    34310f40:	36fffee0 	tbz	w0, #31, 34310f1c <fdt_next_subnode+0x1c>
    34310f44:	12800000 	mov	w0, #0xffffffff            	// #-1
    34310f48:	f9400bf3 	ldr	x19, [sp, #16]
    34310f4c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34310f50:	d65f03c0 	ret
	...

0000000034310f60 <fdt_find_string_>:
    34310f60:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34310f64:	910003fd 	mov	x29, sp
    34310f68:	a90153f3 	stp	x19, x20, [sp, #16]
    34310f6c:	aa0003f3 	mov	x19, x0
    34310f70:	93407c34 	sxtw	x20, w1
    34310f74:	aa0203e0 	mov	x0, x2
    34310f78:	a9025bf5 	stp	x21, x22, [sp, #32]
    34310f7c:	aa0203f6 	mov	x22, x2
    34310f80:	94000a34 	bl	34313850 <strlen>
    34310f84:	11000415 	add	w21, w0, #0x1
    34310f88:	93407eb5 	sxtw	x21, w21
    34310f8c:	cb150294 	sub	x20, x20, x21
    34310f90:	ab140274 	adds	x20, x19, x20
    34310f94:	540000a3 	b.cc	34310fa8 <fdt_find_string_+0x48>  // b.lo, b.ul, b.last
    34310f98:	1400000e 	b	34310fd0 <fdt_find_string_+0x70>
    34310f9c:	91000673 	add	x19, x19, #0x1
    34310fa0:	eb13029f 	cmp	x20, x19
    34310fa4:	54000163 	b.cc	34310fd0 <fdt_find_string_+0x70>  // b.lo, b.ul, b.last
    34310fa8:	aa1503e2 	mov	x2, x21
    34310fac:	aa1603e1 	mov	x1, x22
    34310fb0:	aa1303e0 	mov	x0, x19
    34310fb4:	94000637 	bl	34312890 <memcmp>
    34310fb8:	35ffff20 	cbnz	w0, 34310f9c <fdt_find_string_+0x3c>
    34310fbc:	aa1303e0 	mov	x0, x19
    34310fc0:	a94153f3 	ldp	x19, x20, [sp, #16]
    34310fc4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34310fc8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34310fcc:	d65f03c0 	ret
    34310fd0:	d2800000 	mov	x0, #0x0                   	// #0
    34310fd4:	a94153f3 	ldp	x19, x20, [sp, #16]
    34310fd8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34310fdc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34310fe0:	d65f03c0 	ret
	...

0000000034310ff0 <fdt_address_cells>:
    34310ff0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34310ff4:	f0000002 	adrp	x2, 34313000 <vprintf+0x520>
    34310ff8:	91290042 	add	x2, x2, #0xa40
    34310ffc:	910003fd 	mov	x29, sp
    34311000:	910073e3 	add	x3, sp, #0x1c
    34311004:	94000253 	bl	34311950 <fdt_getprop>
    34311008:	b40001a0 	cbz	x0, 3431103c <fdt_address_cells+0x4c>
    3431100c:	b9401fe1 	ldr	w1, [sp, #28]
    34311010:	7100103f 	cmp	w1, #0x4
    34311014:	54000221 	b.ne	34311058 <fdt_address_cells+0x68>  // b.any
    34311018:	b9400000 	ldr	w0, [x0]
    3431101c:	5ac00800 	rev	w0, w0
    34311020:	7100101f 	cmp	w0, #0x4
    34311024:	540001a8 	b.hi	34311058 <fdt_address_cells+0x68>  // b.pmore
    34311028:	7100001f 	cmp	w0, #0x0
    3431102c:	128001a1 	mov	w1, #0xfffffff2            	// #-14
    34311030:	1a811000 	csel	w0, w0, w1, ne  // ne = any
    34311034:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34311038:	d65f03c0 	ret
    3431103c:	b9401fe0 	ldr	w0, [sp, #28]
    34311040:	340000c0 	cbz	w0, 34311058 <fdt_address_cells+0x68>
    34311044:	3100041f 	cmn	w0, #0x1
    34311048:	52800041 	mov	w1, #0x2                   	// #2
    3431104c:	1a811000 	csel	w0, w0, w1, ne  // ne = any
    34311050:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34311054:	d65f03c0 	ret
    34311058:	128001a0 	mov	w0, #0xfffffff2            	// #-14
    3431105c:	17fffff6 	b	34311034 <fdt_address_cells+0x44>

0000000034311060 <fdt_size_cells>:
    34311060:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34311064:	d0000002 	adrp	x2, 34313000 <vprintf+0x520>
    34311068:	91294042 	add	x2, x2, #0xa50
    3431106c:	910003fd 	mov	x29, sp
    34311070:	910073e3 	add	x3, sp, #0x1c
    34311074:	94000237 	bl	34311950 <fdt_getprop>
    34311078:	b4000160 	cbz	x0, 343110a4 <fdt_size_cells+0x44>
    3431107c:	b9401fe1 	ldr	w1, [sp, #28]
    34311080:	7100103f 	cmp	w1, #0x4
    34311084:	540001c1 	b.ne	343110bc <fdt_size_cells+0x5c>  // b.any
    34311088:	b9400000 	ldr	w0, [x0]
    3431108c:	128001a1 	mov	w1, #0xfffffff2            	// #-14
    34311090:	5ac00800 	rev	w0, w0
    34311094:	7100101f 	cmp	w0, #0x4
    34311098:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
    3431109c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343110a0:	d65f03c0 	ret
    343110a4:	b9401fe0 	ldr	w0, [sp, #28]
    343110a8:	3100041f 	cmn	w0, #0x1
    343110ac:	54ffff81 	b.ne	3431109c <fdt_size_cells+0x3c>  // b.any
    343110b0:	52800020 	mov	w0, #0x1                   	// #1
    343110b4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    343110b8:	d65f03c0 	ret
    343110bc:	128001a0 	mov	w0, #0xfffffff2            	// #-14
    343110c0:	17fffff7 	b	3431109c <fdt_size_cells+0x3c>
	...

00000000343110d0 <fdt_get_property_by_offset_>:
    343110d0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    343110d4:	910003fd 	mov	x29, sp
    343110d8:	a90153f3 	stp	x19, x20, [sp, #16]
    343110dc:	aa0003f3 	mov	x19, x0
    343110e0:	2a0103f4 	mov	w20, w1
    343110e4:	f90013f5 	str	x21, [sp, #32]
    343110e8:	aa0203f5 	mov	x21, x2
    343110ec:	97ffff25 	bl	34310d80 <fdt_check_prop_offset_>
    343110f0:	37f80260 	tbnz	w0, #31, 3431113c <fdt_get_property_by_offset_+0x6c>
    343110f4:	39402263 	ldrb	w3, [x19, #8]
    343110f8:	39402662 	ldrb	w2, [x19, #9]
    343110fc:	39402a61 	ldrb	w1, [x19, #10]
    34311100:	39402e60 	ldrb	w0, [x19, #11]
    34311104:	aa022062 	orr	x2, x3, x2, lsl #8
    34311108:	aa014041 	orr	x1, x2, x1, lsl #16
    3431110c:	aa006020 	orr	x0, x1, x0, lsl #24
    34311110:	5ac00800 	rev	w0, w0
    34311114:	8b34c014 	add	x20, x0, w20, sxtw
    34311118:	8b140260 	add	x0, x19, x20
    3431111c:	b4000095 	cbz	x21, 3431112c <fdt_get_property_by_offset_+0x5c>
    34311120:	b9400401 	ldr	w1, [x0, #4]
    34311124:	5ac00821 	rev	w1, w1
    34311128:	b90002a1 	str	w1, [x21]
    3431112c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311130:	f94013f5 	ldr	x21, [sp, #32]
    34311134:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34311138:	d65f03c0 	ret
    3431113c:	2a0003e1 	mov	w1, w0
    34311140:	d2800000 	mov	x0, #0x0                   	// #0
    34311144:	b5ffff35 	cbnz	x21, 34311128 <fdt_get_property_by_offset_+0x58>
    34311148:	17fffff9 	b	3431112c <fdt_get_property_by_offset_+0x5c>
    3431114c:	00000000 	udf	#0

0000000034311150 <fdt_get_string>:
    34311150:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34311154:	910003fd 	mov	x29, sp
    34311158:	a90153f3 	stp	x19, x20, [sp, #16]
    3431115c:	2a0103f4 	mov	w20, w1
    34311160:	aa0003f3 	mov	x19, x0
    34311164:	f90013f5 	str	x21, [sp, #32]
    34311168:	aa0203f5 	mov	x21, x2
    3431116c:	97fffd9d 	bl	343107e0 <fdt_ro_probe_>
    34311170:	37f80960 	tbnz	w0, #31, 3431129c <fdt_get_string+0x14c>
    34311174:	39403261 	ldrb	w1, [x19, #12]
    34311178:	39403665 	ldrb	w5, [x19, #13]
    3431117c:	39403a64 	ldrb	w4, [x19, #14]
    34311180:	39403e63 	ldrb	w3, [x19, #15]
    34311184:	aa052025 	orr	x5, x1, x5, lsl #8
    34311188:	aa0440a4 	orr	x4, x5, x4, lsl #16
    3431118c:	aa036083 	orr	x3, x4, x3, lsl #24
    34311190:	5ac00863 	rev	w3, w3
    34311194:	0b030283 	add	w3, w20, w3
    34311198:	6b03001f 	cmp	w0, w3
    3431119c:	540007e9 	b.ls	34311298 <fdt_get_string+0x148>  // b.plast
    343111a0:	39400266 	ldrb	w6, [x19]
    343111a4:	4b030007 	sub	w7, w0, w3
    343111a8:	39400664 	ldrb	w4, [x19, #1]
    343111ac:	4b030002 	sub	w2, w0, w3
    343111b0:	39400a61 	ldrb	w1, [x19, #2]
    343111b4:	529fdda5 	mov	w5, #0xfeed                	// #65261
    343111b8:	39400e60 	ldrb	w0, [x19, #3]
    343111bc:	72ba01a5 	movk	w5, #0xd00d, lsl #16
    343111c0:	aa0420c4 	orr	x4, x6, x4, lsl #8
    343111c4:	aa014081 	orr	x1, x4, x1, lsl #16
    343111c8:	aa006020 	orr	x0, x1, x0, lsl #24
    343111cc:	5ac00800 	rev	w0, w0
    343111d0:	6b05001f 	cmp	w0, w5
    343111d4:	54000380 	b.eq	34311244 <fdt_get_string+0xf4>  // b.none
    343111d8:	52802241 	mov	w1, #0x112                 	// #274
    343111dc:	72a5fe41 	movk	w1, #0x2ff2, lsl #16
    343111e0:	6b01001f 	cmp	w0, w1
    343111e4:	540006c1 	b.ne	343112bc <fdt_get_string+0x16c>  // b.any
    343111e8:	36f80594 	tbz	w20, #31, 34311298 <fdt_get_string+0x148>
    343111ec:	39408266 	ldrb	w6, [x19, #32]
    343111f0:	4b1403e1 	neg	w1, w20
    343111f4:	39408665 	ldrb	w5, [x19, #33]
    343111f8:	39408a64 	ldrb	w4, [x19, #34]
    343111fc:	39408e60 	ldrb	w0, [x19, #35]
    34311200:	aa0520c5 	orr	x5, x6, x5, lsl #8
    34311204:	aa0440a4 	orr	x4, x5, x4, lsl #16
    34311208:	aa006080 	orr	x0, x4, x0, lsl #24
    3431120c:	5ac00800 	rev	w0, w0
    34311210:	6b00003f 	cmp	w1, w0
    34311214:	54000428 	b.hi	34311298 <fdt_get_string+0x148>  // b.pmore
    34311218:	6b0100ff 	cmp	w7, w1
    3431121c:	9a828022 	csel	x2, x1, x2, hi  // hi = pmore
    34311220:	8b234273 	add	x19, x19, w3, uxtw
    34311224:	52800001 	mov	w1, #0x0                   	// #0
    34311228:	aa1303e0 	mov	x0, x19
    3431122c:	94000589 	bl	34312850 <memchr>
    34311230:	b4000540 	cbz	x0, 343112d8 <fdt_get_string+0x188>
    34311234:	b40003b5 	cbz	x21, 343112a8 <fdt_get_string+0x158>
    34311238:	cb130000 	sub	x0, x0, x19
    3431123c:	b90002a0 	str	w0, [x21]
    34311240:	1400001a 	b	343112a8 <fdt_get_string+0x158>
    34311244:	37f802b4 	tbnz	w20, #31, 34311298 <fdt_get_string+0x148>
    34311248:	39405265 	ldrb	w5, [x19, #20]
    3431124c:	39405664 	ldrb	w4, [x19, #21]
    34311250:	39405a61 	ldrb	w1, [x19, #22]
    34311254:	39405e60 	ldrb	w0, [x19, #23]
    34311258:	aa0420a4 	orr	x4, x5, x4, lsl #8
    3431125c:	aa014081 	orr	x1, x4, x1, lsl #16
    34311260:	aa006020 	orr	x0, x1, x0, lsl #24
    34311264:	5ac00800 	rev	w0, w0
    34311268:	7100401f 	cmp	w0, #0x10
    3431126c:	54fffda9 	b.ls	34311220 <fdt_get_string+0xd0>  // b.plast
    34311270:	39408265 	ldrb	w5, [x19, #32]
    34311274:	39408664 	ldrb	w4, [x19, #33]
    34311278:	39408a61 	ldrb	w1, [x19, #34]
    3431127c:	39408e60 	ldrb	w0, [x19, #35]
    34311280:	aa0420a4 	orr	x4, x5, x4, lsl #8
    34311284:	aa014081 	orr	x1, x4, x1, lsl #16
    34311288:	aa006020 	orr	x0, x1, x0, lsl #24
    3431128c:	5ac00800 	rev	w0, w0
    34311290:	6b00029f 	cmp	w20, w0
    34311294:	54000183 	b.cc	343112c4 <fdt_get_string+0x174>  // b.lo, b.ul, b.last
    34311298:	12800060 	mov	w0, #0xfffffffc            	// #-4
    3431129c:	d2800013 	mov	x19, #0x0                   	// #0
    343112a0:	b4000055 	cbz	x21, 343112a8 <fdt_get_string+0x158>
    343112a4:	b90002a0 	str	w0, [x21]
    343112a8:	aa1303e0 	mov	x0, x19
    343112ac:	a94153f3 	ldp	x19, x20, [sp, #16]
    343112b0:	f94013f5 	ldr	x21, [sp, #32]
    343112b4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    343112b8:	d65f03c0 	ret
    343112bc:	12800180 	mov	w0, #0xfffffff3            	// #-13
    343112c0:	17fffff7 	b	3431129c <fdt_get_string+0x14c>
    343112c4:	4b140001 	sub	w1, w0, w20
    343112c8:	4b140000 	sub	w0, w0, w20
    343112cc:	6b0100ff 	cmp	w7, w1
    343112d0:	9a828002 	csel	x2, x0, x2, hi  // hi = pmore
    343112d4:	17ffffd3 	b	34311220 <fdt_get_string+0xd0>
    343112d8:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    343112dc:	17fffff0 	b	3431129c <fdt_get_string+0x14c>

00000000343112e0 <fdt_get_property_namelen_>:
    343112e0:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    343112e4:	910003fd 	mov	x29, sp
    343112e8:	a90153f3 	stp	x19, x20, [sp, #16]
    343112ec:	a9025bf5 	stp	x21, x22, [sp, #32]
    343112f0:	aa0403f6 	mov	x22, x4
    343112f4:	aa0003f5 	mov	x21, x0
    343112f8:	a90363f7 	stp	x23, x24, [sp, #48]
    343112fc:	aa0203f8 	mov	x24, x2
    34311300:	2a0303f7 	mov	w23, w3
    34311304:	a9046bf9 	stp	x25, x26, [sp, #64]
    34311308:	aa0503f9 	mov	x25, x5
    3431130c:	f9002bfb 	str	x27, [sp, #80]
    34311310:	97fffe8c 	bl	34310d40 <fdt_check_node_offset_>
    34311314:	2a0003f3 	mov	w19, w0
    34311318:	37f801c0 	tbnz	w0, #31, 34311350 <fdt_get_property_namelen_+0x70>
    3431131c:	9101b3e2 	add	x2, sp, #0x6c
    34311320:	2a1303e1 	mov	w1, w19
    34311324:	aa1503e0 	mov	x0, x21
    34311328:	97fffe2e 	bl	34310be0 <fdt_next_tag>
    3431132c:	71000c1f 	cmp	w0, #0x3
    34311330:	54000100 	b.eq	34311350 <fdt_get_property_namelen_+0x70>  // b.none
    34311334:	b9406ff3 	ldr	w19, [sp, #108]
    34311338:	7100241f 	cmp	w0, #0x9
    3431133c:	54000880 	b.eq	3431144c <fdt_get_property_namelen_+0x16c>  // b.none
    34311340:	7100101f 	cmp	w0, #0x4
    34311344:	54fffec0 	b.eq	3431131c <fdt_get_property_namelen_+0x3c>  // b.none
    34311348:	12800013 	mov	w19, #0xffffffff            	// #-1
    3431134c:	d503201f 	nop
    34311350:	93407efb 	sxtw	x27, w23
    34311354:	1280015a 	mov	w26, #0xfffffff5            	// #-11
    34311358:	37f80493 	tbnz	w19, #31, 343113e8 <fdt_get_property_namelen_+0x108>
    3431135c:	aa1603e2 	mov	x2, x22
    34311360:	2a1303e1 	mov	w1, w19
    34311364:	aa1503e0 	mov	x0, x21
    34311368:	97ffff5a 	bl	343110d0 <fdt_get_property_by_offset_>
    3431136c:	aa0003f4 	mov	x20, x0
    34311370:	b40007a0 	cbz	x0, 34311464 <fdt_get_property_namelen_+0x184>
    34311374:	b9400a81 	ldr	w1, [x20, #8]
    34311378:	9101b3e2 	add	x2, sp, #0x6c
    3431137c:	aa1503e0 	mov	x0, x21
    34311380:	5ac00821 	rev	w1, w1
    34311384:	97ffff73 	bl	34311150 <fdt_get_string>
    34311388:	b4000080 	cbz	x0, 34311398 <fdt_get_property_namelen_+0xb8>
    3431138c:	b9406fe1 	ldr	w1, [sp, #108]
    34311390:	6b0102ff 	cmp	w23, w1
    34311394:	54000400 	b.eq	34311414 <fdt_get_property_namelen_+0x134>  // b.none
    34311398:	2a1303e1 	mov	w1, w19
    3431139c:	aa1503e0 	mov	x0, x21
    343113a0:	97fffe78 	bl	34310d80 <fdt_check_prop_offset_>
    343113a4:	2a0003f3 	mov	w19, w0
    343113a8:	37f80200 	tbnz	w0, #31, 343113e8 <fdt_get_property_namelen_+0x108>
    343113ac:	9101b3e2 	add	x2, sp, #0x6c
    343113b0:	2a1303e1 	mov	w1, w19
    343113b4:	aa1503e0 	mov	x0, x21
    343113b8:	97fffe0a 	bl	34310be0 <fdt_next_tag>
    343113bc:	71000c1f 	cmp	w0, #0x3
    343113c0:	54fffcc0 	b.eq	34311358 <fdt_get_property_namelen_+0x78>  // b.none
    343113c4:	b9406ff3 	ldr	w19, [sp, #108]
    343113c8:	7100241f 	cmp	w0, #0x9
    343113cc:	54000081 	b.ne	343113dc <fdt_get_property_namelen_+0xfc>  // b.any
    343113d0:	7100027f 	cmp	w19, #0x0
    343113d4:	1a9ab273 	csel	w19, w19, w26, lt  // lt = tstop
    343113d8:	17ffffe0 	b	34311358 <fdt_get_property_namelen_+0x78>
    343113dc:	7100101f 	cmp	w0, #0x4
    343113e0:	54fffe60 	b.eq	343113ac <fdt_get_property_namelen_+0xcc>  // b.none
    343113e4:	12800013 	mov	w19, #0xffffffff            	// #-1
    343113e8:	d2800014 	mov	x20, #0x0                   	// #0
    343113ec:	b4000056 	cbz	x22, 343113f4 <fdt_get_property_namelen_+0x114>
    343113f0:	b90002d3 	str	w19, [x22]
    343113f4:	aa1403e0 	mov	x0, x20
    343113f8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343113fc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311400:	a94363f7 	ldp	x23, x24, [sp, #48]
    34311404:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34311408:	f9402bfb 	ldr	x27, [sp, #80]
    3431140c:	a8c77bfd 	ldp	x29, x30, [sp], #112
    34311410:	d65f03c0 	ret
    34311414:	aa1b03e2 	mov	x2, x27
    34311418:	aa1803e1 	mov	x1, x24
    3431141c:	9400051d 	bl	34312890 <memcmp>
    34311420:	35fffbc0 	cbnz	w0, 34311398 <fdt_get_property_namelen_+0xb8>
    34311424:	b4fffe99 	cbz	x25, 343113f4 <fdt_get_property_namelen_+0x114>
    34311428:	b9000333 	str	w19, [x25]
    3431142c:	aa1403e0 	mov	x0, x20
    34311430:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311434:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311438:	a94363f7 	ldp	x23, x24, [sp, #48]
    3431143c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34311440:	f9402bfb 	ldr	x27, [sp, #80]
    34311444:	a8c77bfd 	ldp	x29, x30, [sp], #112
    34311448:	d65f03c0 	ret
    3431144c:	7100027f 	cmp	w19, #0x0
    34311450:	12800140 	mov	w0, #0xfffffff5            	// #-11
    34311454:	93407efb 	sxtw	x27, w23
    34311458:	1a80b273 	csel	w19, w19, w0, lt  // lt = tstop
    3431145c:	1280015a 	mov	w26, #0xfffffff5            	// #-11
    34311460:	17ffffbe 	b	34311358 <fdt_get_property_namelen_+0x78>
    34311464:	12800193 	mov	w19, #0xfffffff3            	// #-13
    34311468:	d2800014 	mov	x20, #0x0                   	// #0
    3431146c:	b5fffc36 	cbnz	x22, 343113f0 <fdt_get_property_namelen_+0x110>
    34311470:	17ffffe1 	b	343113f4 <fdt_get_property_namelen_+0x114>
	...

0000000034311480 <fdt_get_name>:
    34311480:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34311484:	910003fd 	mov	x29, sp
    34311488:	a90153f3 	stp	x19, x20, [sp, #16]
    3431148c:	2a0103f4 	mov	w20, w1
    34311490:	aa0003f3 	mov	x19, x0
    34311494:	a9025bf5 	stp	x21, x22, [sp, #32]
    34311498:	aa0203f5 	mov	x21, x2
    3431149c:	39402004 	ldrb	w4, [x0, #8]
    343114a0:	39402403 	ldrb	w3, [x0, #9]
    343114a4:	39402802 	ldrb	w2, [x0, #10]
    343114a8:	39402c01 	ldrb	w1, [x0, #11]
    343114ac:	aa032083 	orr	x3, x4, x3, lsl #8
    343114b0:	aa024062 	orr	x2, x3, x2, lsl #16
    343114b4:	aa016056 	orr	x22, x2, x1, lsl #24
    343114b8:	97fffcca 	bl	343107e0 <fdt_ro_probe_>
    343114bc:	37f803a0 	tbnz	w0, #31, 34311530 <fdt_get_name+0xb0>
    343114c0:	2a1403e1 	mov	w1, w20
    343114c4:	aa1303e0 	mov	x0, x19
    343114c8:	97fffe1e 	bl	34310d40 <fdt_check_node_offset_>
    343114cc:	37f80320 	tbnz	w0, #31, 34311530 <fdt_get_name+0xb0>
    343114d0:	5ac00ac1 	rev	w1, w22
    343114d4:	39405263 	ldrb	w3, [x19, #20]
    343114d8:	39405662 	ldrb	w2, [x19, #21]
    343114dc:	8b34c034 	add	x20, x1, w20, sxtw
    343114e0:	39405a61 	ldrb	w1, [x19, #22]
    343114e4:	8b140274 	add	x20, x19, x20
    343114e8:	39405e60 	ldrb	w0, [x19, #23]
    343114ec:	91001294 	add	x20, x20, #0x4
    343114f0:	aa022062 	orr	x2, x3, x2, lsl #8
    343114f4:	aa014041 	orr	x1, x2, x1, lsl #16
    343114f8:	aa006020 	orr	x0, x1, x0, lsl #24
    343114fc:	5ac00800 	rev	w0, w0
    34311500:	71003c1f 	cmp	w0, #0xf
    34311504:	54000269 	b.ls	34311550 <fdt_get_name+0xd0>  // b.plast
    34311508:	b4000095 	cbz	x21, 34311518 <fdt_get_name+0x98>
    3431150c:	aa1403e0 	mov	x0, x20
    34311510:	940008d0 	bl	34313850 <strlen>
    34311514:	b90002a0 	str	w0, [x21]
    34311518:	aa1403e0 	mov	x0, x20
    3431151c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311520:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311524:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34311528:	d65f03c0 	ret
    3431152c:	12800140 	mov	w0, #0xfffffff5            	// #-11
    34311530:	d2800014 	mov	x20, #0x0                   	// #0
    34311534:	b4ffff35 	cbz	x21, 34311518 <fdt_get_name+0x98>
    34311538:	b90002a0 	str	w0, [x21]
    3431153c:	aa1403e0 	mov	x0, x20
    34311540:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311544:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311548:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3431154c:	d65f03c0 	ret
    34311550:	aa1403e0 	mov	x0, x20
    34311554:	528005e1 	mov	w1, #0x2f                  	// #47
    34311558:	940008e6 	bl	343138f0 <strrchr>
    3431155c:	b4fffe80 	cbz	x0, 3431152c <fdt_get_name+0xac>
    34311560:	91000414 	add	x20, x0, #0x1
    34311564:	17ffffe9 	b	34311508 <fdt_get_name+0x88>
	...

0000000034311570 <fdt_subnode_offset_namelen>:
    34311570:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34311574:	910003fd 	mov	x29, sp
    34311578:	a90153f3 	stp	x19, x20, [sp, #16]
    3431157c:	2a0103f3 	mov	w19, w1
    34311580:	aa0003f4 	mov	x20, x0
    34311584:	a9025bf5 	stp	x21, x22, [sp, #32]
    34311588:	aa0203f6 	mov	x22, x2
    3431158c:	a90363f7 	stp	x23, x24, [sp, #48]
    34311590:	2a0303f7 	mov	w23, w3
    34311594:	97fffc93 	bl	343107e0 <fdt_ro_probe_>
    34311598:	37f80680 	tbnz	w0, #31, 34311668 <fdt_subnode_offset_namelen+0xf8>
    3431159c:	b9004bff 	str	wzr, [sp, #72]
    343115a0:	93407ef8 	sxtw	x24, w23
    343115a4:	37f803b3 	tbnz	w19, #31, 34311618 <fdt_subnode_offset_namelen+0xa8>
    343115a8:	2a1303e1 	mov	w1, w19
    343115ac:	910123e2 	add	x2, sp, #0x48
    343115b0:	aa1403e0 	mov	x0, x20
    343115b4:	97fffe03 	bl	34310dc0 <fdt_next_node>
    343115b8:	b9404be4 	ldr	w4, [sp, #72]
    343115bc:	2a0003f3 	mov	w19, w0
    343115c0:	2a000085 	orr	w5, w4, w0
    343115c4:	37f80365 	tbnz	w5, #31, 34311630 <fdt_subnode_offset_namelen+0xc0>
    343115c8:	7100049f 	cmp	w4, #0x1
    343115cc:	54fffee1 	b.ne	343115a8 <fdt_subnode_offset_namelen+0x38>  // b.any
    343115d0:	910133e2 	add	x2, sp, #0x4c
    343115d4:	2a1303e1 	mov	w1, w19
    343115d8:	aa1403e0 	mov	x0, x20
    343115dc:	97ffffa9 	bl	34311480 <fdt_get_name>
    343115e0:	aa0003f5 	mov	x21, x0
    343115e4:	b4fffe20 	cbz	x0, 343115a8 <fdt_subnode_offset_namelen+0x38>
    343115e8:	b9404fe3 	ldr	w3, [sp, #76]
    343115ec:	aa1803e2 	mov	x2, x24
    343115f0:	aa1603e1 	mov	x1, x22
    343115f4:	6b0302ff 	cmp	w23, w3
    343115f8:	54fffd8c 	b.gt	343115a8 <fdt_subnode_offset_namelen+0x38>
    343115fc:	940004a5 	bl	34312890 <memcmp>
    34311600:	35fffd40 	cbnz	w0, 343115a8 <fdt_subnode_offset_namelen+0x38>
    34311604:	38786aa3 	ldrb	w3, [x21, x24]
    34311608:	aa1803e2 	mov	x2, x24
    3431160c:	aa1603e0 	mov	x0, x22
    34311610:	52800801 	mov	w1, #0x40                  	// #64
    34311614:	350001e3 	cbnz	w3, 34311650 <fdt_subnode_offset_namelen+0xe0>
    34311618:	2a1303e0 	mov	w0, w19
    3431161c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311620:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311624:	a94363f7 	ldp	x23, x24, [sp, #48]
    34311628:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3431162c:	d65f03c0 	ret
    34311630:	7100009f 	cmp	w4, #0x0
    34311634:	5a9fa013 	csinv	w19, w0, wzr, ge  // ge = tcont
    34311638:	2a1303e0 	mov	w0, w19
    3431163c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311640:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311644:	a94363f7 	ldp	x23, x24, [sp, #48]
    34311648:	a8c57bfd 	ldp	x29, x30, [sp], #80
    3431164c:	d65f03c0 	ret
    34311650:	94000480 	bl	34312850 <memchr>
    34311654:	b5fffaa0 	cbnz	x0, 343115a8 <fdt_subnode_offset_namelen+0x38>
    34311658:	38786aa0 	ldrb	w0, [x21, x24]
    3431165c:	7101001f 	cmp	w0, #0x40
    34311660:	54fffa41 	b.ne	343115a8 <fdt_subnode_offset_namelen+0x38>  // b.any
    34311664:	17ffffed 	b	34311618 <fdt_subnode_offset_namelen+0xa8>
    34311668:	2a0003f3 	mov	w19, w0
    3431166c:	2a1303e0 	mov	w0, w19
    34311670:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311674:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311678:	a94363f7 	ldp	x23, x24, [sp, #48]
    3431167c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34311680:	d65f03c0 	ret
	...

0000000034311690 <fdt_get_property>:
    34311690:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34311694:	910003fd 	mov	x29, sp
    34311698:	a90153f3 	stp	x19, x20, [sp, #16]
    3431169c:	aa0003f3 	mov	x19, x0
    343116a0:	aa0203f4 	mov	x20, x2
    343116a4:	aa0203e0 	mov	x0, x2
    343116a8:	a9025bf5 	stp	x21, x22, [sp, #32]
    343116ac:	2a0103f6 	mov	w22, w1
    343116b0:	aa0303f5 	mov	x21, x3
    343116b4:	94000867 	bl	34313850 <strlen>
    343116b8:	39405261 	ldrb	w1, [x19, #20]
    343116bc:	39405664 	ldrb	w4, [x19, #21]
    343116c0:	39405a62 	ldrb	w2, [x19, #22]
    343116c4:	39405e65 	ldrb	w5, [x19, #23]
    343116c8:	aa042024 	orr	x4, x1, x4, lsl #8
    343116cc:	aa024082 	orr	x2, x4, x2, lsl #16
    343116d0:	aa056045 	orr	x5, x2, x5, lsl #24
    343116d4:	5ac008a5 	rev	w5, w5
    343116d8:	71003cbf 	cmp	w5, #0xf
    343116dc:	54000169 	b.ls	34311708 <fdt_get_property+0x78>  // b.plast
    343116e0:	aa1503e4 	mov	x4, x21
    343116e4:	2a0003e3 	mov	w3, w0
    343116e8:	aa1403e2 	mov	x2, x20
    343116ec:	2a1603e1 	mov	w1, w22
    343116f0:	aa1303e0 	mov	x0, x19
    343116f4:	d2800005 	mov	x5, #0x0                   	// #0
    343116f8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343116fc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311700:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34311704:	17fffef7 	b	343112e0 <fdt_get_property_namelen_>
    34311708:	b4000075 	cbz	x21, 34311714 <fdt_get_property+0x84>
    3431170c:	12800120 	mov	w0, #0xfffffff6            	// #-10
    34311710:	b90002a0 	str	w0, [x21]
    34311714:	d2800000 	mov	x0, #0x0                   	// #0
    34311718:	a94153f3 	ldp	x19, x20, [sp, #16]
    3431171c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311720:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34311724:	d65f03c0 	ret
	...

0000000034311730 <fdt_getprop_namelen>:
    34311730:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34311734:	910003fd 	mov	x29, sp
    34311738:	9100b3e5 	add	x5, sp, #0x2c
    3431173c:	f9000bf3 	str	x19, [sp, #16]
    34311740:	aa0003f3 	mov	x19, x0
    34311744:	97fffee7 	bl	343112e0 <fdt_get_property_namelen_>
    34311748:	b40002a0 	cbz	x0, 3431179c <fdt_getprop_namelen+0x6c>
    3431174c:	39405264 	ldrb	w4, [x19, #20]
    34311750:	39405663 	ldrb	w3, [x19, #21]
    34311754:	39405a62 	ldrb	w2, [x19, #22]
    34311758:	39405e61 	ldrb	w1, [x19, #23]
    3431175c:	aa032083 	orr	x3, x4, x3, lsl #8
    34311760:	aa024062 	orr	x2, x3, x2, lsl #16
    34311764:	aa016041 	orr	x1, x2, x1, lsl #24
    34311768:	5ac00821 	rev	w1, w1
    3431176c:	71003c3f 	cmp	w1, #0xf
    34311770:	54000148 	b.hi	34311798 <fdt_getprop_namelen+0x68>  // b.pmore
    34311774:	b9802fe1 	ldrsw	x1, [sp, #44]
    34311778:	91003021 	add	x1, x1, #0xc
    3431177c:	f240083f 	tst	x1, #0x7
    34311780:	540000c0 	b.eq	34311798 <fdt_getprop_namelen+0x68>  // b.none
    34311784:	b9400401 	ldr	w1, [x0, #4]
    34311788:	5ac00821 	rev	w1, w1
    3431178c:	71001c3f 	cmp	w1, #0x7
    34311790:	540000c8 	b.hi	343117a8 <fdt_getprop_namelen+0x78>  // b.pmore
    34311794:	d503201f 	nop
    34311798:	91003000 	add	x0, x0, #0xc
    3431179c:	f9400bf3 	ldr	x19, [sp, #16]
    343117a0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    343117a4:	d65f03c0 	ret
    343117a8:	91004000 	add	x0, x0, #0x10
    343117ac:	17fffffc 	b	3431179c <fdt_getprop_namelen+0x6c>

00000000343117b0 <fdt_path_offset_namelen>:
    343117b0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    343117b4:	910003fd 	mov	x29, sp
    343117b8:	a90153f3 	stp	x19, x20, [sp, #16]
    343117bc:	aa0103f3 	mov	x19, x1
    343117c0:	2a0203f4 	mov	w20, w2
    343117c4:	a9025bf5 	stp	x21, x22, [sp, #32]
    343117c8:	aa0003f6 	mov	x22, x0
    343117cc:	97fffc05 	bl	343107e0 <fdt_ro_probe_>
    343117d0:	2a0003f5 	mov	w21, w0
    343117d4:	37f80460 	tbnz	w0, #31, 34311860 <fdt_path_offset_namelen+0xb0>
    343117d8:	a90363f7 	stp	x23, x24, [sp, #48]
    343117dc:	93407e82 	sxtw	x2, w20
    343117e0:	8b020274 	add	x20, x19, x2
    343117e4:	39400260 	ldrb	w0, [x19]
    343117e8:	52800015 	mov	w21, #0x0                   	// #0
    343117ec:	7100bc1f 	cmp	w0, #0x2f
    343117f0:	54000421 	b.ne	34311874 <fdt_path_offset_namelen+0xc4>  // b.any
    343117f4:	eb14027f 	cmp	x19, x20
    343117f8:	540000a3 	b.cc	3431180c <fdt_path_offset_namelen+0x5c>  // b.lo, b.ul, b.last
    343117fc:	14000018 	b	3431185c <fdt_path_offset_namelen+0xac>
    34311800:	91000673 	add	x19, x19, #0x1
    34311804:	eb13029f 	cmp	x20, x19
    34311808:	540002a0 	b.eq	3431185c <fdt_path_offset_namelen+0xac>  // b.none
    3431180c:	39400262 	ldrb	w2, [x19]
    34311810:	7100bc5f 	cmp	w2, #0x2f
    34311814:	54ffff60 	b.eq	34311800 <fdt_path_offset_namelen+0x50>  // b.none
    34311818:	cb130298 	sub	x24, x20, x19
    3431181c:	aa1303e0 	mov	x0, x19
    34311820:	aa1803e2 	mov	x2, x24
    34311824:	528005e1 	mov	w1, #0x2f                  	// #47
    34311828:	9400040a 	bl	34312850 <memchr>
    3431182c:	aa0003f7 	mov	x23, x0
    34311830:	b4000620 	cbz	x0, 343118f4 <fdt_path_offset_namelen+0x144>
    34311834:	cb130018 	sub	x24, x0, x19
    34311838:	2a1503e1 	mov	w1, w21
    3431183c:	2a1803e3 	mov	w3, w24
    34311840:	aa1303e2 	mov	x2, x19
    34311844:	aa1603e0 	mov	x0, x22
    34311848:	97ffff4a 	bl	34311570 <fdt_subnode_offset_namelen>
    3431184c:	2a0003f5 	mov	w21, w0
    34311850:	37f80060 	tbnz	w0, #31, 3431185c <fdt_path_offset_namelen+0xac>
    34311854:	aa1703f3 	mov	x19, x23
    34311858:	17ffffe7 	b	343117f4 <fdt_path_offset_namelen+0x44>
    3431185c:	a94363f7 	ldp	x23, x24, [sp, #48]
    34311860:	2a1503e0 	mov	w0, w21
    34311864:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311868:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3431186c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34311870:	d65f03c0 	ret
    34311874:	528005e1 	mov	w1, #0x2f                  	// #47
    34311878:	aa1303e0 	mov	x0, x19
    3431187c:	940003f5 	bl	34312850 <memchr>
    34311880:	f100001f 	cmp	x0, #0x0
    34311884:	aa0003f5 	mov	x21, x0
    34311888:	d0000037 	adrp	x23, 34317000 <reset_table+0x2d0>
    3431188c:	912a02f7 	add	x23, x23, #0xa80
    34311890:	9a9412b5 	csel	x21, x21, x20, ne  // ne = any
    34311894:	aa1703e0 	mov	x0, x23
    34311898:	940007ee 	bl	34313850 <strlen>
    3431189c:	aa1703e1 	mov	x1, x23
    343118a0:	2a0003e2 	mov	w2, w0
    343118a4:	cb1302b8 	sub	x24, x21, x19
    343118a8:	aa1603e0 	mov	x0, x22
    343118ac:	97ffffc1 	bl	343117b0 <fdt_path_offset_namelen>
    343118b0:	2a0003e1 	mov	w1, w0
    343118b4:	37f80240 	tbnz	w0, #31, 343118fc <fdt_path_offset_namelen+0x14c>
    343118b8:	aa1303e2 	mov	x2, x19
    343118bc:	2a1803e3 	mov	w3, w24
    343118c0:	aa1603e0 	mov	x0, x22
    343118c4:	d2800004 	mov	x4, #0x0                   	// #0
    343118c8:	97ffff9a 	bl	34311730 <fdt_getprop_namelen>
    343118cc:	aa0003f3 	mov	x19, x0
    343118d0:	b4000160 	cbz	x0, 343118fc <fdt_path_offset_namelen+0x14c>
    343118d4:	940007df 	bl	34313850 <strlen>
    343118d8:	2a0003e2 	mov	w2, w0
    343118dc:	aa1303e1 	mov	x1, x19
    343118e0:	aa1603e0 	mov	x0, x22
    343118e4:	aa1503f3 	mov	x19, x21
    343118e8:	97ffffb2 	bl	343117b0 <fdt_path_offset_namelen>
    343118ec:	2a0003f5 	mov	w21, w0
    343118f0:	17ffffc1 	b	343117f4 <fdt_path_offset_namelen+0x44>
    343118f4:	aa1403f7 	mov	x23, x20
    343118f8:	17ffffd0 	b	34311838 <fdt_path_offset_namelen+0x88>
    343118fc:	12800095 	mov	w21, #0xfffffffb            	// #-5
    34311900:	a94363f7 	ldp	x23, x24, [sp, #48]
    34311904:	17ffffd7 	b	34311860 <fdt_path_offset_namelen+0xb0>
	...

0000000034311910 <fdt_path_offset>:
    34311910:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34311914:	910003fd 	mov	x29, sp
    34311918:	a90153f3 	stp	x19, x20, [sp, #16]
    3431191c:	aa0103f3 	mov	x19, x1
    34311920:	aa0003f4 	mov	x20, x0
    34311924:	aa0103e0 	mov	x0, x1
    34311928:	940007ca 	bl	34313850 <strlen>
    3431192c:	aa1303e1 	mov	x1, x19
    34311930:	2a0003e2 	mov	w2, w0
    34311934:	aa1403e0 	mov	x0, x20
    34311938:	a94153f3 	ldp	x19, x20, [sp, #16]
    3431193c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34311940:	17ffff9c 	b	343117b0 <fdt_path_offset_namelen>
	...

0000000034311950 <fdt_getprop>:
    34311950:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34311954:	910003fd 	mov	x29, sp
    34311958:	a90153f3 	stp	x19, x20, [sp, #16]
    3431195c:	aa0203f3 	mov	x19, x2
    34311960:	aa0003f4 	mov	x20, x0
    34311964:	aa0203e0 	mov	x0, x2
    34311968:	a9025bf5 	stp	x21, x22, [sp, #32]
    3431196c:	aa0303f6 	mov	x22, x3
    34311970:	2a0103f5 	mov	w21, w1
    34311974:	940007b7 	bl	34313850 <strlen>
    34311978:	aa1603e4 	mov	x4, x22
    3431197c:	2a0003e3 	mov	w3, w0
    34311980:	aa1303e2 	mov	x2, x19
    34311984:	2a1503e1 	mov	w1, w21
    34311988:	aa1403e0 	mov	x0, x20
    3431198c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311990:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311994:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34311998:	17ffff66 	b	34311730 <fdt_getprop_namelen>
    3431199c:	00000000 	udf	#0

00000000343119a0 <fdt_supernode_atdepth_offset>:
    343119a0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    343119a4:	910003fd 	mov	x29, sp
    343119a8:	a90153f3 	stp	x19, x20, [sp, #16]
    343119ac:	2a0103f3 	mov	w19, w1
    343119b0:	a9025bf5 	stp	x21, x22, [sp, #32]
    343119b4:	2a0203f5 	mov	w21, w2
    343119b8:	aa0003f6 	mov	x22, x0
    343119bc:	f9001bf7 	str	x23, [sp, #48]
    343119c0:	aa0303f7 	mov	x23, x3
    343119c4:	97fffb87 	bl	343107e0 <fdt_ro_probe_>
    343119c8:	2a0003e1 	mov	w1, w0
    343119cc:	37f80320 	tbnz	w0, #31, 34311a30 <fdt_supernode_atdepth_offset+0x90>
    343119d0:	37f80495 	tbnz	w21, #31, 34311a60 <fdt_supernode_atdepth_offset+0xc0>
    343119d4:	b9004fff 	str	wzr, [sp, #76]
    343119d8:	52800004 	mov	w4, #0x0                   	// #0
    343119dc:	12800194 	mov	w20, #0xfffffff3            	// #-13
    343119e0:	52800001 	mov	w1, #0x0                   	// #0
    343119e4:	36f80113 	tbz	w19, #31, 34311a04 <fdt_supernode_atdepth_offset+0x64>
    343119e8:	14000020 	b	34311a68 <fdt_supernode_atdepth_offset+0xc8>
    343119ec:	97fffcf5 	bl	34310dc0 <fdt_next_node>
    343119f0:	7100001f 	cmp	w0, #0x0
    343119f4:	2a0003e1 	mov	w1, w0
    343119f8:	7a40a261 	ccmp	w19, w0, #0x1, ge  // ge = tcont
    343119fc:	5400026b 	b.lt	34311a48 <fdt_supernode_atdepth_offset+0xa8>  // b.tstop
    34311a00:	b9404fe4 	ldr	w4, [sp, #76]
    34311a04:	6b15009f 	cmp	w4, w21
    34311a08:	910133e2 	add	x2, sp, #0x4c
    34311a0c:	aa1603e0 	mov	x0, x22
    34311a10:	1a811294 	csel	w20, w20, w1, ne  // ne = any
    34311a14:	6b01027f 	cmp	w19, w1
    34311a18:	54fffea1 	b.ne	343119ec <fdt_supernode_atdepth_offset+0x4c>  // b.any
    34311a1c:	b4000057 	cbz	x23, 34311a24 <fdt_supernode_atdepth_offset+0x84>
    34311a20:	b90002e4 	str	w4, [x23]
    34311a24:	2a1403e1 	mov	w1, w20
    34311a28:	6b15009f 	cmp	w4, w21
    34311a2c:	540001ab 	b.lt	34311a60 <fdt_supernode_atdepth_offset+0xc0>  // b.tstop
    34311a30:	2a0103e0 	mov	w0, w1
    34311a34:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311a38:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311a3c:	f9401bf7 	ldr	x23, [sp, #48]
    34311a40:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34311a44:	d65f03c0 	ret
    34311a48:	3100041f 	cmn	w0, #0x1
    34311a4c:	540000ea 	b.ge	34311a68 <fdt_supernode_atdepth_offset+0xc8>  // b.tcont
    34311a50:	3100101f 	cmn	w0, #0x4
    34311a54:	54fffee1 	b.ne	34311a30 <fdt_supernode_atdepth_offset+0x90>  // b.any
    34311a58:	12800141 	mov	w1, #0xfffffff5            	// #-11
    34311a5c:	17fffff5 	b	34311a30 <fdt_supernode_atdepth_offset+0x90>
    34311a60:	12800001 	mov	w1, #0xffffffff            	// #-1
    34311a64:	17fffff3 	b	34311a30 <fdt_supernode_atdepth_offset+0x90>
    34311a68:	12800061 	mov	w1, #0xfffffffc            	// #-4
    34311a6c:	17fffff1 	b	34311a30 <fdt_supernode_atdepth_offset+0x90>

0000000034311a70 <fdt_parent_offset>:
    34311a70:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34311a74:	52800002 	mov	w2, #0x0                   	// #0
    34311a78:	910003fd 	mov	x29, sp
    34311a7c:	9100b3e3 	add	x3, sp, #0x2c
    34311a80:	a90153f3 	stp	x19, x20, [sp, #16]
    34311a84:	aa0003f3 	mov	x19, x0
    34311a88:	2a0103f4 	mov	w20, w1
    34311a8c:	97ffffc5 	bl	343119a0 <fdt_supernode_atdepth_offset>
    34311a90:	35000140 	cbnz	w0, 34311ab8 <fdt_parent_offset+0x48>
    34311a94:	b9402fe0 	ldr	w0, [sp, #44]
    34311a98:	37f80160 	tbnz	w0, #31, 34311ac4 <fdt_parent_offset+0x54>
    34311a9c:	51000402 	sub	w2, w0, #0x1
    34311aa0:	2a1403e1 	mov	w1, w20
    34311aa4:	aa1303e0 	mov	x0, x19
    34311aa8:	d2800003 	mov	x3, #0x0                   	// #0
    34311aac:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311ab0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34311ab4:	17ffffbb 	b	343119a0 <fdt_supernode_atdepth_offset>
    34311ab8:	7100001f 	cmp	w0, #0x0
    34311abc:	12800181 	mov	w1, #0xfffffff3            	// #-13
    34311ac0:	1a80a020 	csel	w0, w1, w0, ge  // ge = tcont
    34311ac4:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311ac8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    34311acc:	d65f03c0 	ret

0000000034311ad0 <fdt_node_offset_by_prop_value>:
    34311ad0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34311ad4:	910003fd 	mov	x29, sp
    34311ad8:	a90153f3 	stp	x19, x20, [sp, #16]
    34311adc:	aa0003f4 	mov	x20, x0
    34311ae0:	a9025bf5 	stp	x21, x22, [sp, #32]
    34311ae4:	aa0203f5 	mov	x21, x2
    34311ae8:	2a0403f6 	mov	w22, w4
    34311aec:	a90363f7 	stp	x23, x24, [sp, #48]
    34311af0:	2a0103f8 	mov	w24, w1
    34311af4:	aa0303f7 	mov	x23, x3
    34311af8:	97fffb3a 	bl	343107e0 <fdt_ro_probe_>
    34311afc:	2a0003f3 	mov	w19, w0
    34311b00:	37f803e0 	tbnz	w0, #31, 34311b7c <fdt_node_offset_by_prop_value+0xac>
    34311b04:	2a1803e1 	mov	w1, w24
    34311b08:	aa1403e0 	mov	x0, x20
    34311b0c:	d2800002 	mov	x2, #0x0                   	// #0
    34311b10:	97fffcac 	bl	34310dc0 <fdt_next_node>
    34311b14:	2a0003f3 	mov	w19, w0
    34311b18:	37f80320 	tbnz	w0, #31, 34311b7c <fdt_node_offset_by_prop_value+0xac>
    34311b1c:	93407ed8 	sxtw	x24, w22
    34311b20:	14000007 	b	34311b3c <fdt_node_offset_by_prop_value+0x6c>
    34311b24:	2a1303e1 	mov	w1, w19
    34311b28:	aa1403e0 	mov	x0, x20
    34311b2c:	d2800002 	mov	x2, #0x0                   	// #0
    34311b30:	97fffca4 	bl	34310dc0 <fdt_next_node>
    34311b34:	2a0003f3 	mov	w19, w0
    34311b38:	37f80220 	tbnz	w0, #31, 34311b7c <fdt_node_offset_by_prop_value+0xac>
    34311b3c:	aa1503e0 	mov	x0, x21
    34311b40:	94000744 	bl	34313850 <strlen>
    34311b44:	910133e4 	add	x4, sp, #0x4c
    34311b48:	2a0003e3 	mov	w3, w0
    34311b4c:	aa1503e2 	mov	x2, x21
    34311b50:	2a1303e1 	mov	w1, w19
    34311b54:	aa1403e0 	mov	x0, x20
    34311b58:	97fffef6 	bl	34311730 <fdt_getprop_namelen>
    34311b5c:	b4fffe40 	cbz	x0, 34311b24 <fdt_node_offset_by_prop_value+0x54>
    34311b60:	b9404fe1 	ldr	w1, [sp, #76]
    34311b64:	6b16003f 	cmp	w1, w22
    34311b68:	54fffde1 	b.ne	34311b24 <fdt_node_offset_by_prop_value+0x54>  // b.any
    34311b6c:	aa1803e2 	mov	x2, x24
    34311b70:	aa1703e1 	mov	x1, x23
    34311b74:	94000347 	bl	34312890 <memcmp>
    34311b78:	35fffd60 	cbnz	w0, 34311b24 <fdt_node_offset_by_prop_value+0x54>
    34311b7c:	2a1303e0 	mov	w0, w19
    34311b80:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311b84:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311b88:	a94363f7 	ldp	x23, x24, [sp, #48]
    34311b8c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34311b90:	d65f03c0 	ret
	...

0000000034311ba0 <fdt_stringlist_contains>:
    34311ba0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34311ba4:	910003fd 	mov	x29, sp
    34311ba8:	a90153f3 	stp	x19, x20, [sp, #16]
    34311bac:	2a0103f3 	mov	w19, w1
    34311bb0:	aa0003f4 	mov	x20, x0
    34311bb4:	aa0203e0 	mov	x0, x2
    34311bb8:	a9025bf5 	stp	x21, x22, [sp, #32]
    34311bbc:	aa0203f5 	mov	x21, x2
    34311bc0:	94000724 	bl	34313850 <strlen>
    34311bc4:	6b13001f 	cmp	w0, w19
    34311bc8:	540003cc 	b.gt	34311c40 <fdt_stringlist_contains+0xa0>
    34311bcc:	11000416 	add	w22, w0, #0x1
    34311bd0:	f9001bf7 	str	x23, [sp, #48]
    34311bd4:	2a0003f7 	mov	w23, w0
    34311bd8:	93407ed6 	sxtw	x22, w22
    34311bdc:	14000009 	b	34311c00 <fdt_stringlist_contains+0x60>
    34311be0:	9400031c 	bl	34312850 <memchr>
    34311be4:	51000673 	sub	w19, w19, #0x1
    34311be8:	cb140014 	sub	x20, x0, x20
    34311bec:	b4000280 	cbz	x0, 34311c3c <fdt_stringlist_contains+0x9c>
    34311bf0:	4b140273 	sub	w19, w19, w20
    34311bf4:	91000414 	add	x20, x0, #0x1
    34311bf8:	6b1302ff 	cmp	w23, w19
    34311bfc:	5400020c 	b.gt	34311c3c <fdt_stringlist_contains+0x9c>
    34311c00:	aa1603e2 	mov	x2, x22
    34311c04:	aa1403e1 	mov	x1, x20
    34311c08:	aa1503e0 	mov	x0, x21
    34311c0c:	94000321 	bl	34312890 <memcmp>
    34311c10:	93407e62 	sxtw	x2, w19
    34311c14:	2a0003e3 	mov	w3, w0
    34311c18:	52800001 	mov	w1, #0x0                   	// #0
    34311c1c:	aa1403e0 	mov	x0, x20
    34311c20:	35fffe03 	cbnz	w3, 34311be0 <fdt_stringlist_contains+0x40>
    34311c24:	52800020 	mov	w0, #0x1                   	// #1
    34311c28:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311c2c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311c30:	f9401bf7 	ldr	x23, [sp, #48]
    34311c34:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34311c38:	d65f03c0 	ret
    34311c3c:	f9401bf7 	ldr	x23, [sp, #48]
    34311c40:	52800000 	mov	w0, #0x0                   	// #0
    34311c44:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311c48:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311c4c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34311c50:	d65f03c0 	ret
	...

0000000034311c60 <fdt_node_check_compatible>:
    34311c60:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34311c64:	910003fd 	mov	x29, sp
    34311c68:	a90153f3 	stp	x19, x20, [sp, #16]
    34311c6c:	d0000033 	adrp	x19, 34317000 <reset_table+0x2d0>
    34311c70:	912a4273 	add	x19, x19, #0xa90
    34311c74:	aa0003f4 	mov	x20, x0
    34311c78:	aa1303e0 	mov	x0, x19
    34311c7c:	a9025bf5 	stp	x21, x22, [sp, #32]
    34311c80:	2a0103f5 	mov	w21, w1
    34311c84:	aa0203f6 	mov	x22, x2
    34311c88:	940006f2 	bl	34313850 <strlen>
    34311c8c:	aa0003e3 	mov	x3, x0
    34311c90:	aa1303e2 	mov	x2, x19
    34311c94:	2a1503e1 	mov	w1, w21
    34311c98:	aa1403e0 	mov	x0, x20
    34311c9c:	9100f3e4 	add	x4, sp, #0x3c
    34311ca0:	97fffea4 	bl	34311730 <fdt_getprop_namelen>
    34311ca4:	b4000140 	cbz	x0, 34311ccc <fdt_node_check_compatible+0x6c>
    34311ca8:	b9403fe1 	ldr	w1, [sp, #60]
    34311cac:	aa1603e2 	mov	x2, x22
    34311cb0:	97ffffbc 	bl	34311ba0 <fdt_stringlist_contains>
    34311cb4:	7100001f 	cmp	w0, #0x0
    34311cb8:	1a9f17e0 	cset	w0, eq  // eq = none
    34311cbc:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311cc0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311cc4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34311cc8:	d65f03c0 	ret
    34311ccc:	b9403fe0 	ldr	w0, [sp, #60]
    34311cd0:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311cd4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311cd8:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34311cdc:	d65f03c0 	ret

0000000034311ce0 <fdt_node_offset_by_compatible>:
    34311ce0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34311ce4:	910003fd 	mov	x29, sp
    34311ce8:	a90153f3 	stp	x19, x20, [sp, #16]
    34311cec:	2a0103f3 	mov	w19, w1
    34311cf0:	aa0003f4 	mov	x20, x0
    34311cf4:	a9025bf5 	stp	x21, x22, [sp, #32]
    34311cf8:	aa0203f6 	mov	x22, x2
    34311cfc:	97fffab9 	bl	343107e0 <fdt_ro_probe_>
    34311d00:	37f80460 	tbnz	w0, #31, 34311d8c <fdt_node_offset_by_compatible+0xac>
    34311d04:	2a1303e1 	mov	w1, w19
    34311d08:	aa1403e0 	mov	x0, x20
    34311d0c:	d2800002 	mov	x2, #0x0                   	// #0
    34311d10:	97fffc2c 	bl	34310dc0 <fdt_next_node>
    34311d14:	2a0003f3 	mov	w19, w0
    34311d18:	37f80380 	tbnz	w0, #31, 34311d88 <fdt_node_offset_by_compatible+0xa8>
    34311d1c:	d0000035 	adrp	x21, 34317000 <reset_table+0x2d0>
    34311d20:	912a42b5 	add	x21, x21, #0xa90
    34311d24:	1400000b 	b	34311d50 <fdt_node_offset_by_compatible+0x70>
    34311d28:	b9403fe1 	ldr	w1, [sp, #60]
    34311d2c:	aa1603e2 	mov	x2, x22
    34311d30:	97ffff9c 	bl	34311ba0 <fdt_stringlist_contains>
    34311d34:	350002a0 	cbnz	w0, 34311d88 <fdt_node_offset_by_compatible+0xa8>
    34311d38:	2a1303e1 	mov	w1, w19
    34311d3c:	aa1403e0 	mov	x0, x20
    34311d40:	d2800002 	mov	x2, #0x0                   	// #0
    34311d44:	97fffc1f 	bl	34310dc0 <fdt_next_node>
    34311d48:	2a0003f3 	mov	w19, w0
    34311d4c:	37f801e0 	tbnz	w0, #31, 34311d88 <fdt_node_offset_by_compatible+0xa8>
    34311d50:	aa1503e0 	mov	x0, x21
    34311d54:	940006bf 	bl	34313850 <strlen>
    34311d58:	9100f3e4 	add	x4, sp, #0x3c
    34311d5c:	2a0003e3 	mov	w3, w0
    34311d60:	aa1503e2 	mov	x2, x21
    34311d64:	2a1303e1 	mov	w1, w19
    34311d68:	aa1403e0 	mov	x0, x20
    34311d6c:	97fffe71 	bl	34311730 <fdt_getprop_namelen>
    34311d70:	b5fffdc0 	cbnz	x0, 34311d28 <fdt_node_offset_by_compatible+0x48>
    34311d74:	b9403fe0 	ldr	w0, [sp, #60]
    34311d78:	3100041f 	cmn	w0, #0x1
    34311d7c:	5400008b 	b.lt	34311d8c <fdt_node_offset_by_compatible+0xac>  // b.tstop
    34311d80:	35fffdc0 	cbnz	w0, 34311d38 <fdt_node_offset_by_compatible+0x58>
    34311d84:	d503201f 	nop
    34311d88:	2a1303e0 	mov	w0, w19
    34311d8c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34311d90:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34311d94:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34311d98:	d65f03c0 	ret
    34311d9c:	00000000 	udf	#0

0000000034311da0 <fdt_blocks_misordered_>:
    34311da0:	39404006 	ldrb	w6, [x0, #16]
    34311da4:	aa0003e3 	mov	x3, x0
    34311da8:	39404405 	ldrb	w5, [x0, #17]
    34311dac:	39404804 	ldrb	w4, [x0, #18]
    34311db0:	39404c00 	ldrb	w0, [x0, #19]
    34311db4:	aa0520c5 	orr	x5, x6, x5, lsl #8
    34311db8:	aa0440a4 	orr	x4, x5, x4, lsl #16
    34311dbc:	aa006080 	orr	x0, x4, x0, lsl #24
    34311dc0:	5ac00800 	rev	w0, w0
    34311dc4:	71009c1f 	cmp	w0, #0x27
    34311dc8:	540001c9 	b.ls	34311e00 <fdt_blocks_misordered_+0x60>  // b.plast
    34311dcc:	39402067 	ldrb	w7, [x3, #8]
    34311dd0:	0b000021 	add	w1, w1, w0
    34311dd4:	39402466 	ldrb	w6, [x3, #9]
    34311dd8:	52800020 	mov	w0, #0x1                   	// #1
    34311ddc:	39402865 	ldrb	w5, [x3, #10]
    34311de0:	39402c64 	ldrb	w4, [x3, #11]
    34311de4:	aa0620e6 	orr	x6, x7, x6, lsl #8
    34311de8:	aa0540c5 	orr	x5, x6, x5, lsl #16
    34311dec:	aa0460a4 	orr	x4, x5, x4, lsl #24
    34311df0:	5ac00884 	rev	w4, w4
    34311df4:	6b04003f 	cmp	w1, w4
    34311df8:	54000089 	b.ls	34311e08 <fdt_blocks_misordered_+0x68>  // b.plast
    34311dfc:	d65f03c0 	ret
    34311e00:	52800020 	mov	w0, #0x1                   	// #1
    34311e04:	d65f03c0 	ret
    34311e08:	39403066 	ldrb	w6, [x3, #12]
    34311e0c:	0b040042 	add	w2, w2, w4
    34311e10:	39403465 	ldrb	w5, [x3, #13]
    34311e14:	39403864 	ldrb	w4, [x3, #14]
    34311e18:	39403c61 	ldrb	w1, [x3, #15]
    34311e1c:	aa0520c5 	orr	x5, x6, x5, lsl #8
    34311e20:	aa0440a4 	orr	x4, x5, x4, lsl #16
    34311e24:	aa016081 	orr	x1, x4, x1, lsl #24
    34311e28:	5ac00821 	rev	w1, w1
    34311e2c:	6b01005f 	cmp	w2, w1
    34311e30:	54fffe68 	b.hi	34311dfc <fdt_blocks_misordered_+0x5c>  // b.pmore
    34311e34:	39408062 	ldrb	w2, [x3, #32]
    34311e38:	39408460 	ldrb	w0, [x3, #33]
    34311e3c:	39408866 	ldrb	w6, [x3, #34]
    34311e40:	39401067 	ldrb	w7, [x3, #4]
    34311e44:	39401465 	ldrb	w5, [x3, #5]
    34311e48:	aa002040 	orr	x0, x2, x0, lsl #8
    34311e4c:	39401864 	ldrb	w4, [x3, #6]
    34311e50:	aa064006 	orr	x6, x0, x6, lsl #16
    34311e54:	39408c62 	ldrb	w2, [x3, #35]
    34311e58:	39401c60 	ldrb	w0, [x3, #7]
    34311e5c:	aa0520e3 	orr	x3, x7, x5, lsl #8
    34311e60:	aa044063 	orr	x3, x3, x4, lsl #16
    34311e64:	aa0260c2 	orr	x2, x6, x2, lsl #24
    34311e68:	5ac00842 	rev	w2, w2
    34311e6c:	aa006060 	orr	x0, x3, x0, lsl #24
    34311e70:	0b020021 	add	w1, w1, w2
    34311e74:	5ac00800 	rev	w0, w0
    34311e78:	6b00003f 	cmp	w1, w0
    34311e7c:	1a9f97e0 	cset	w0, hi  // hi = pmore
    34311e80:	d65f03c0 	ret
	...

0000000034311e90 <fdt_rw_probe_>:
    34311e90:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    34311e94:	910003fd 	mov	x29, sp
    34311e98:	f9000bf3 	str	x19, [sp, #16]
    34311e9c:	aa0003f3 	mov	x19, x0
    34311ea0:	97fffa50 	bl	343107e0 <fdt_ro_probe_>
    34311ea4:	37f80360 	tbnz	w0, #31, 34311f10 <fdt_rw_probe_+0x80>
    34311ea8:	39405262 	ldrb	w2, [x19, #20]
    34311eac:	39405661 	ldrb	w1, [x19, #21]
    34311eb0:	39405a60 	ldrb	w0, [x19, #22]
    34311eb4:	39405e68 	ldrb	w8, [x19, #23]
    34311eb8:	aa012041 	orr	x1, x2, x1, lsl #8
    34311ebc:	aa004020 	orr	x0, x1, x0, lsl #16
    34311ec0:	aa086008 	orr	x8, x0, x8, lsl #24
    34311ec4:	5ac00908 	rev	w8, w8
    34311ec8:	7100411f 	cmp	w8, #0x10
    34311ecc:	54000289 	b.ls	34311f1c <fdt_rw_probe_+0x8c>  // b.plast
    34311ed0:	39409265 	ldrb	w5, [x19, #36]
    34311ed4:	aa1303e0 	mov	x0, x19
    34311ed8:	39409664 	ldrb	w4, [x19, #37]
    34311edc:	52800201 	mov	w1, #0x10                  	// #16
    34311ee0:	39409a63 	ldrb	w3, [x19, #38]
    34311ee4:	39409e62 	ldrb	w2, [x19, #39]
    34311ee8:	aa0420a4 	orr	x4, x5, x4, lsl #8
    34311eec:	aa034083 	orr	x3, x4, x3, lsl #16
    34311ef0:	aa026062 	orr	x2, x3, x2, lsl #24
    34311ef4:	5ac00842 	rev	w2, w2
    34311ef8:	97ffffaa 	bl	34311da0 <fdt_blocks_misordered_>
    34311efc:	35000140 	cbnz	w0, 34311f24 <fdt_rw_probe_+0x94>
    34311f00:	7100451f 	cmp	w8, #0x11
    34311f04:	54000060 	b.eq	34311f10 <fdt_rw_probe_+0x80>  // b.none
    34311f08:	52a22001 	mov	w1, #0x11000000            	// #285212672
    34311f0c:	b9001661 	str	w1, [x19, #20]
    34311f10:	f9400bf3 	ldr	x19, [sp, #16]
    34311f14:	a8c27bfd 	ldp	x29, x30, [sp], #32
    34311f18:	d65f03c0 	ret
    34311f1c:	12800120 	mov	w0, #0xfffffff6            	// #-10
    34311f20:	17fffffc 	b	34311f10 <fdt_rw_probe_+0x80>
    34311f24:	12800160 	mov	w0, #0xfffffff4            	// #-12
    34311f28:	17fffffa 	b	34311f10 <fdt_rw_probe_+0x80>
    34311f2c:	00000000 	udf	#0

0000000034311f30 <fdt_splice_>:
    34311f30:	39403004 	ldrb	w4, [x0, #12]
    34311f34:	aa0103e6 	mov	x6, x1
    34311f38:	3940340a 	ldrb	w10, [x0, #13]
    34311f3c:	cb000027 	sub	x7, x1, x0
    34311f40:	39408409 	ldrb	w9, [x0, #33]
    34311f44:	39408001 	ldrb	w1, [x0, #32]
    34311f48:	39403808 	ldrb	w8, [x0, #14]
    34311f4c:	aa0a208a 	orr	x10, x4, x10, lsl #8
    34311f50:	39408805 	ldrb	w5, [x0, #34]
    34311f54:	aa092029 	orr	x9, x1, x9, lsl #8
    34311f58:	39403c04 	ldrb	w4, [x0, #15]
    34311f5c:	39408c01 	ldrb	w1, [x0, #35]
    34311f60:	aa084148 	orr	x8, x10, x8, lsl #16
    34311f64:	aa054125 	orr	x5, x9, x5, lsl #16
    34311f68:	aa046104 	orr	x4, x8, x4, lsl #24
    34311f6c:	aa0160a1 	orr	x1, x5, x1, lsl #24
    34311f70:	5ac00884 	rev	w4, w4
    34311f74:	5ac00821 	rev	w1, w1
    34311f78:	0b010084 	add	w4, w4, w1
    34311f7c:	37f80422 	tbnz	w2, #31, 34312000 <fdt_splice_+0xd0>
    34311f80:	93407c45 	sxtw	x5, w2
    34311f84:	ab0700a7 	adds	x7, x5, x7
    34311f88:	540003c2 	b.cs	34312000 <fdt_splice_+0xd0>  // b.hs, b.nlast
    34311f8c:	eb0000df 	cmp	x6, x0
    34311f90:	2a0403e8 	mov	w8, w4
    34311f94:	fa4820e2 	ccmp	x7, x8, #0x2, cs  // cs = hs, nlast
    34311f98:	54000348 	b.hi	34312000 <fdt_splice_+0xd0>  // b.pmore
    34311f9c:	0b040061 	add	w1, w3, w4
    34311fa0:	6b02003f 	cmp	w1, w2
    34311fa4:	540002e3 	b.cc	34312000 <fdt_splice_+0xd0>  // b.lo, b.ul, b.last
    34311fa8:	39401009 	ldrb	w9, [x0, #4]
    34311fac:	4b020062 	sub	w2, w3, w2
    34311fb0:	39401407 	ldrb	w7, [x0, #5]
    34311fb4:	0b040042 	add	w2, w2, w4
    34311fb8:	39401804 	ldrb	w4, [x0, #6]
    34311fbc:	39401c01 	ldrb	w1, [x0, #7]
    34311fc0:	aa072127 	orr	x7, x9, x7, lsl #8
    34311fc4:	aa0440e4 	orr	x4, x7, x4, lsl #16
    34311fc8:	aa016081 	orr	x1, x4, x1, lsl #24
    34311fcc:	5ac00821 	rev	w1, w1
    34311fd0:	6b01005f 	cmp	w2, w1
    34311fd4:	540001a8 	b.hi	34312008 <fdt_splice_+0xd8>  // b.pmore
    34311fd8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    34311fdc:	8b080002 	add	x2, x0, x8
    34311fe0:	8b0500c1 	add	x1, x6, x5
    34311fe4:	910003fd 	mov	x29, sp
    34311fe8:	cb010042 	sub	x2, x2, x1
    34311fec:	8b23c0c0 	add	x0, x6, w3, sxtw
    34311ff0:	94000240 	bl	343128f0 <memmove>
    34311ff4:	52800000 	mov	w0, #0x0                   	// #0
    34311ff8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    34311ffc:	d65f03c0 	ret
    34312000:	12800060 	mov	w0, #0xfffffffc            	// #-4
    34312004:	d65f03c0 	ret
    34312008:	12800040 	mov	w0, #0xfffffffd            	// #-3
    3431200c:	d65f03c0 	ret

0000000034312010 <fdt_splice_struct_>:
    34312010:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    34312014:	910003fd 	mov	x29, sp
    34312018:	a90153f3 	stp	x19, x20, [sp, #16]
    3431201c:	aa0003f3 	mov	x19, x0
    34312020:	2a0303f4 	mov	w20, w3
    34312024:	f90013f5 	str	x21, [sp, #32]
    34312028:	2a0203f5 	mov	w21, w2
    3431202c:	97ffffc1 	bl	34311f30 <fdt_splice_>
    34312030:	35000300 	cbnz	w0, 34312090 <fdt_splice_struct_+0x80>
    34312034:	39409261 	ldrb	w1, [x19, #36]
    34312038:	4b150283 	sub	w3, w20, w21
    3431203c:	39403262 	ldrb	w2, [x19, #12]
    34312040:	39409667 	ldrb	w7, [x19, #37]
    34312044:	39403666 	ldrb	w6, [x19, #13]
    34312048:	39409a65 	ldrb	w5, [x19, #38]
    3431204c:	39403a64 	ldrb	w4, [x19, #14]
    34312050:	aa072027 	orr	x7, x1, x7, lsl #8
    34312054:	aa062046 	orr	x6, x2, x6, lsl #8
    34312058:	39409e61 	ldrb	w1, [x19, #39]
    3431205c:	39403e62 	ldrb	w2, [x19, #15]
    34312060:	aa0540e5 	orr	x5, x7, x5, lsl #16
    34312064:	aa0440c4 	orr	x4, x6, x4, lsl #16
    34312068:	aa0160a1 	orr	x1, x5, x1, lsl #24
    3431206c:	aa026082 	orr	x2, x4, x2, lsl #24
    34312070:	5ac00821 	rev	w1, w1
    34312074:	5ac00842 	rev	w2, w2
    34312078:	0b010061 	add	w1, w3, w1
    3431207c:	0b020063 	add	w3, w3, w2
    34312080:	5ac00821 	rev	w1, w1
    34312084:	5ac00863 	rev	w3, w3
    34312088:	b9000e63 	str	w3, [x19, #12]
    3431208c:	b9002661 	str	w1, [x19, #36]
    34312090:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312094:	f94013f5 	ldr	x21, [sp, #32]
    34312098:	a8c37bfd 	ldp	x29, x30, [sp], #48
    3431209c:	d65f03c0 	ret

00000000343120a0 <fdt_add_property_>:
    343120a0:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    343120a4:	910003fd 	mov	x29, sp
    343120a8:	a90153f3 	stp	x19, x20, [sp, #16]
    343120ac:	aa0003f3 	mov	x19, x0
    343120b0:	a9025bf5 	stp	x21, x22, [sp, #32]
    343120b4:	aa0203f6 	mov	x22, x2
    343120b8:	a90363f7 	stp	x23, x24, [sp, #48]
    343120bc:	2a0303f7 	mov	w23, w3
    343120c0:	aa0403f8 	mov	x24, x4
    343120c4:	97fffb1f 	bl	34310d40 <fdt_check_node_offset_>
    343120c8:	2a0003f4 	mov	w20, w0
    343120cc:	37f80720 	tbnz	w0, #31, 343121b0 <fdt_add_property_+0x110>
    343120d0:	a9046bf9 	stp	x25, x26, [sp, #64]
    343120d4:	aa1603e0 	mov	x0, x22
    343120d8:	a90573fb 	stp	x27, x28, [sp, #80]
    343120dc:	39403264 	ldrb	w4, [x19, #12]
    343120e0:	39403663 	ldrb	w3, [x19, #13]
    343120e4:	39403a62 	ldrb	w2, [x19, #14]
    343120e8:	39403e61 	ldrb	w1, [x19, #15]
    343120ec:	aa032083 	orr	x3, x4, x3, lsl #8
    343120f0:	aa024062 	orr	x2, x3, x2, lsl #16
    343120f4:	aa016041 	orr	x1, x2, x1, lsl #24
    343120f8:	5ac00821 	rev	w1, w1
    343120fc:	8b01027a 	add	x26, x19, x1
    34312100:	940005d4 	bl	34313850 <strlen>
    34312104:	aa0003fc 	mov	x28, x0
    34312108:	39408265 	ldrb	w5, [x19, #32]
    3431210c:	aa1a03e0 	mov	x0, x26
    34312110:	39408664 	ldrb	w4, [x19, #33]
    34312114:	aa1603e2 	mov	x2, x22
    34312118:	39408a63 	ldrb	w3, [x19, #34]
    3431211c:	39408e61 	ldrb	w1, [x19, #35]
    34312120:	aa0420a4 	orr	x4, x5, x4, lsl #8
    34312124:	aa034083 	orr	x3, x4, x3, lsl #16
    34312128:	aa016061 	orr	x1, x3, x1, lsl #24
    3431212c:	5ac00821 	rev	w1, w1
    34312130:	97fffb8c 	bl	34310f60 <fdt_find_string_>
    34312134:	b40005c0 	cbz	x0, 343121ec <fdt_add_property_+0x14c>
    34312138:	4b1a0015 	sub	w21, w0, w26
    3431213c:	52800019 	mov	w25, #0x0                   	// #0
    34312140:	37f80455 	tbnz	w21, #31, 343121c8 <fdt_add_property_+0x128>
    34312144:	39402260 	ldrb	w0, [x19, #8]
    34312148:	11000ee3 	add	w3, w23, #0x3
    3431214c:	39402665 	ldrb	w5, [x19, #9]
    34312150:	121e7463 	and	w3, w3, #0xfffffffc
    34312154:	39402a64 	ldrb	w4, [x19, #10]
    34312158:	11003063 	add	w3, w3, #0xc
    3431215c:	39402e61 	ldrb	w1, [x19, #11]
    34312160:	52800002 	mov	w2, #0x0                   	// #0
    34312164:	aa052005 	orr	x5, x0, x5, lsl #8
    34312168:	aa1303e0 	mov	x0, x19
    3431216c:	aa0440a4 	orr	x4, x5, x4, lsl #16
    34312170:	aa016081 	orr	x1, x4, x1, lsl #24
    34312174:	5ac00821 	rev	w1, w1
    34312178:	8b34c021 	add	x1, x1, w20, sxtw
    3431217c:	8b010261 	add	x1, x19, x1
    34312180:	f9000301 	str	x1, [x24]
    34312184:	97ffffa3 	bl	34312010 <fdt_splice_struct_>
    34312188:	2a0003f4 	mov	w20, w0
    3431218c:	350008e0 	cbnz	w0, 343122a8 <fdt_add_property_+0x208>
    34312190:	f9400300 	ldr	x0, [x24]
    34312194:	5ac00ab5 	rev	w21, w21
    34312198:	5ac00af7 	rev	w23, w23
    3431219c:	52a06001 	mov	w1, #0x3000000             	// #50331648
    343121a0:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343121a4:	a94573fb 	ldp	x27, x28, [sp, #80]
    343121a8:	29005c01 	stp	w1, w23, [x0]
    343121ac:	b9000815 	str	w21, [x0, #8]
    343121b0:	2a1403e0 	mov	w0, w20
    343121b4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343121b8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343121bc:	a94363f7 	ldp	x23, x24, [sp, #48]
    343121c0:	a8c77bfd 	ldp	x29, x30, [sp], #112
    343121c4:	d65f03c0 	ret
    343121c8:	2a1503f4 	mov	w20, w21
    343121cc:	2a1403e0 	mov	w0, w20
    343121d0:	a94153f3 	ldp	x19, x20, [sp, #16]
    343121d4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343121d8:	a94363f7 	ldp	x23, x24, [sp, #48]
    343121dc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343121e0:	a94573fb 	ldp	x27, x28, [sp, #80]
    343121e4:	a8c77bfd 	ldp	x29, x30, [sp], #112
    343121e8:	d65f03c0 	ret
    343121ec:	39408264 	ldrb	w4, [x19, #32]
    343121f0:	1100079c 	add	w28, w28, #0x1
    343121f4:	39408667 	ldrb	w7, [x19, #33]
    343121f8:	2a1c03e3 	mov	w3, w28
    343121fc:	39403261 	ldrb	w1, [x19, #12]
    34312200:	aa1303e0 	mov	x0, x19
    34312204:	39403666 	ldrb	w6, [x19, #13]
    34312208:	52800002 	mov	w2, #0x0                   	// #0
    3431220c:	39408a65 	ldrb	w5, [x19, #34]
    34312210:	aa072087 	orr	x7, x4, x7, lsl #8
    34312214:	39408e7b 	ldrb	w27, [x19, #35]
    34312218:	52800019 	mov	w25, #0x0                   	// #0
    3431221c:	39403a64 	ldrb	w4, [x19, #14]
    34312220:	aa062026 	orr	x6, x1, x6, lsl #8
    34312224:	39403e61 	ldrb	w1, [x19, #15]
    34312228:	aa0540e5 	orr	x5, x7, x5, lsl #16
    3431222c:	aa1b60bb 	orr	x27, x5, x27, lsl #24
    34312230:	aa0440c4 	orr	x4, x6, x4, lsl #16
    34312234:	aa016081 	orr	x1, x4, x1, lsl #24
    34312238:	5ac00b64 	rev	w4, w27
    3431223c:	5ac00821 	rev	w1, w1
    34312240:	5ac00b7b 	rev	w27, w27
    34312244:	8b040021 	add	x1, x1, x4
    34312248:	f90037e4 	str	x4, [sp, #104]
    3431224c:	8b010261 	add	x1, x19, x1
    34312250:	97ffff38 	bl	34311f30 <fdt_splice_>
    34312254:	2a0003f5 	mov	w21, w0
    34312258:	35fff740 	cbnz	w0, 34312140 <fdt_add_property_+0xa0>
    3431225c:	39408661 	ldrb	w1, [x19, #33]
    34312260:	93407f82 	sxtw	x2, w28
    34312264:	39408266 	ldrb	w6, [x19, #32]
    34312268:	2a1b03f5 	mov	w21, w27
    3431226c:	f94037e4 	ldr	x4, [sp, #104]
    34312270:	52800039 	mov	w25, #0x1                   	// #1
    34312274:	39408a65 	ldrb	w5, [x19, #34]
    34312278:	39408e63 	ldrb	w3, [x19, #35]
    3431227c:	8b040340 	add	x0, x26, x4
    34312280:	aa0120c4 	orr	x4, x6, x1, lsl #8
    34312284:	aa1603e1 	mov	x1, x22
    34312288:	aa054084 	orr	x4, x4, x5, lsl #16
    3431228c:	aa036083 	orr	x3, x4, x3, lsl #24
    34312290:	5ac00863 	rev	w3, w3
    34312294:	0b03039c 	add	w28, w28, w3
    34312298:	5ac00b9c 	rev	w28, w28
    3431229c:	b900227c 	str	w28, [x19, #32]
    343122a0:	9400018c 	bl	343128d0 <memcpy>
    343122a4:	17ffffa7 	b	34312140 <fdt_add_property_+0xa0>
    343122a8:	35000099 	cbnz	w25, 343122b8 <fdt_add_property_+0x218>
    343122ac:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343122b0:	a94573fb 	ldp	x27, x28, [sp, #80]
    343122b4:	17ffffbf 	b	343121b0 <fdt_add_property_+0x110>
    343122b8:	aa1603e0 	mov	x0, x22
    343122bc:	94000565 	bl	34313850 <strlen>
    343122c0:	39408264 	ldrb	w4, [x19, #32]
    343122c4:	39408663 	ldrb	w3, [x19, #33]
    343122c8:	39408a62 	ldrb	w2, [x19, #34]
    343122cc:	39408e61 	ldrb	w1, [x19, #35]
    343122d0:	aa032083 	orr	x3, x4, x3, lsl #8
    343122d4:	aa024062 	orr	x2, x3, x2, lsl #16
    343122d8:	aa016041 	orr	x1, x2, x1, lsl #24
    343122dc:	5ac00821 	rev	w1, w1
    343122e0:	51000421 	sub	w1, w1, #0x1
    343122e4:	4b000021 	sub	w1, w1, w0
    343122e8:	5ac00821 	rev	w1, w1
    343122ec:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343122f0:	a94573fb 	ldp	x27, x28, [sp, #80]
    343122f4:	b9002261 	str	w1, [x19, #32]
    343122f8:	17ffffae 	b	343121b0 <fdt_add_property_+0x110>
    343122fc:	00000000 	udf	#0

0000000034312300 <fdt_setprop_placeholder>:
    34312300:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    34312304:	910003fd 	mov	x29, sp
    34312308:	a90153f3 	stp	x19, x20, [sp, #16]
    3431230c:	2a0303f4 	mov	w20, w3
    34312310:	a9025bf5 	stp	x21, x22, [sp, #32]
    34312314:	aa0003f6 	mov	x22, x0
    34312318:	a90363f7 	stp	x23, x24, [sp, #48]
    3431231c:	2a0103f7 	mov	w23, w1
    34312320:	aa0203f8 	mov	x24, x2
    34312324:	a9046bf9 	stp	x25, x26, [sp, #64]
    34312328:	aa0403f9 	mov	x25, x4
    3431232c:	97fffed9 	bl	34311e90 <fdt_rw_probe_>
    34312330:	2a0003f3 	mov	w19, w0
    34312334:	34000100 	cbz	w0, 34312354 <fdt_setprop_placeholder+0x54>
    34312338:	2a1303e0 	mov	w0, w19
    3431233c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312340:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34312344:	a94363f7 	ldp	x23, x24, [sp, #48]
    34312348:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3431234c:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34312350:	d65f03c0 	ret
    34312354:	910153e3 	add	x3, sp, #0x54
    34312358:	aa1803e2 	mov	x2, x24
    3431235c:	2a1703e1 	mov	w1, w23
    34312360:	aa1603e0 	mov	x0, x22
    34312364:	97fffccb 	bl	34311690 <fdt_get_property>
    34312368:	f9002fe0 	str	x0, [sp, #88]
    3431236c:	aa0003f5 	mov	x21, x0
    34312370:	b40002a0 	cbz	x0, 343123c4 <fdt_setprop_placeholder+0xc4>
    34312374:	b94057e2 	ldr	w2, [sp, #84]
    34312378:	9100301a 	add	x26, x0, #0xc
    3431237c:	11000e83 	add	w3, w20, #0x3
    34312380:	aa1a03e1 	mov	x1, x26
    34312384:	11000c42 	add	w2, w2, #0x3
    34312388:	121e7463 	and	w3, w3, #0xfffffffc
    3431238c:	aa1603e0 	mov	x0, x22
    34312390:	121e7442 	and	w2, w2, #0xfffffffc
    34312394:	97ffff1f 	bl	34312010 <fdt_splice_struct_>
    34312398:	35000320 	cbnz	w0, 343123fc <fdt_setprop_placeholder+0xfc>
    3431239c:	5ac00a94 	rev	w20, w20
    343123a0:	b90006b4 	str	w20, [x21, #4]
    343123a4:	f900033a 	str	x26, [x25]
    343123a8:	2a1303e0 	mov	w0, w19
    343123ac:	a94153f3 	ldp	x19, x20, [sp, #16]
    343123b0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343123b4:	a94363f7 	ldp	x23, x24, [sp, #48]
    343123b8:	a9446bf9 	ldp	x25, x26, [sp, #64]
    343123bc:	a8c67bfd 	ldp	x29, x30, [sp], #96
    343123c0:	d65f03c0 	ret
    343123c4:	b94057e0 	ldr	w0, [sp, #84]
    343123c8:	3100041f 	cmn	w0, #0x1
    343123cc:	540000e1 	b.ne	343123e8 <fdt_setprop_placeholder+0xe8>  // b.any
    343123d0:	2a1403e3 	mov	w3, w20
    343123d4:	aa1803e2 	mov	x2, x24
    343123d8:	2a1703e1 	mov	w1, w23
    343123dc:	aa1603e0 	mov	x0, x22
    343123e0:	910163e4 	add	x4, sp, #0x58
    343123e4:	97ffff2f 	bl	343120a0 <fdt_add_property_>
    343123e8:	350000e0 	cbnz	w0, 34312404 <fdt_setprop_placeholder+0x104>
    343123ec:	f9402ffa 	ldr	x26, [sp, #88]
    343123f0:	9100335a 	add	x26, x26, #0xc
    343123f4:	f900033a 	str	x26, [x25]
    343123f8:	17ffffec 	b	343123a8 <fdt_setprop_placeholder+0xa8>
    343123fc:	3100041f 	cmn	w0, #0x1
    34312400:	54fffe80 	b.eq	343123d0 <fdt_setprop_placeholder+0xd0>  // b.none
    34312404:	2a0003f3 	mov	w19, w0
    34312408:	2a1303e0 	mov	w0, w19
    3431240c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312410:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34312414:	a94363f7 	ldp	x23, x24, [sp, #48]
    34312418:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3431241c:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34312420:	d65f03c0 	ret
	...

0000000034312430 <fdt_setprop>:
    34312430:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    34312434:	910003fd 	mov	x29, sp
    34312438:	a90153f3 	stp	x19, x20, [sp, #16]
    3431243c:	2a0403f4 	mov	w20, w4
    34312440:	f90013f5 	str	x21, [sp, #32]
    34312444:	aa0303f5 	mov	x21, x3
    34312448:	2a0403e3 	mov	w3, w4
    3431244c:	9100e3e4 	add	x4, sp, #0x38
    34312450:	97ffffac 	bl	34312300 <fdt_setprop_placeholder>
    34312454:	2a0003f3 	mov	w19, w0
    34312458:	35000040 	cbnz	w0, 34312460 <fdt_setprop+0x30>
    3431245c:	350000d4 	cbnz	w20, 34312474 <fdt_setprop+0x44>
    34312460:	2a1303e0 	mov	w0, w19
    34312464:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312468:	f94013f5 	ldr	x21, [sp, #32]
    3431246c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34312470:	d65f03c0 	ret
    34312474:	f9401fe0 	ldr	x0, [sp, #56]
    34312478:	93407e82 	sxtw	x2, w20
    3431247c:	aa1503e1 	mov	x1, x21
    34312480:	94000114 	bl	343128d0 <memcpy>
    34312484:	2a1303e0 	mov	w0, w19
    34312488:	a94153f3 	ldp	x19, x20, [sp, #16]
    3431248c:	f94013f5 	ldr	x21, [sp, #32]
    34312490:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34312494:	d65f03c0 	ret
	...

00000000343124a0 <fdt_appendprop>:
    343124a0:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    343124a4:	910003fd 	mov	x29, sp
    343124a8:	a90153f3 	stp	x19, x20, [sp, #16]
    343124ac:	a9025bf5 	stp	x21, x22, [sp, #32]
    343124b0:	2a0403f6 	mov	w22, w4
    343124b4:	aa0003f5 	mov	x21, x0
    343124b8:	a90363f7 	stp	x23, x24, [sp, #48]
    343124bc:	2a0103f8 	mov	w24, w1
    343124c0:	aa0303f7 	mov	x23, x3
    343124c4:	f90023f9 	str	x25, [sp, #64]
    343124c8:	aa0203f9 	mov	x25, x2
    343124cc:	97fffe71 	bl	34311e90 <fdt_rw_probe_>
    343124d0:	2a0003f3 	mov	w19, w0
    343124d4:	34000100 	cbz	w0, 343124f4 <fdt_appendprop+0x54>
    343124d8:	2a1303e0 	mov	w0, w19
    343124dc:	a94153f3 	ldp	x19, x20, [sp, #16]
    343124e0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    343124e4:	a94363f7 	ldp	x23, x24, [sp, #48]
    343124e8:	f94023f9 	ldr	x25, [sp, #64]
    343124ec:	a8c67bfd 	ldp	x29, x30, [sp], #96
    343124f0:	d65f03c0 	ret
    343124f4:	910153e3 	add	x3, sp, #0x54
    343124f8:	aa1903e2 	mov	x2, x25
    343124fc:	2a1803e1 	mov	w1, w24
    34312500:	aa1503e0 	mov	x0, x21
    34312504:	97fffc63 	bl	34311690 <fdt_get_property>
    34312508:	f9002fe0 	str	x0, [sp, #88]
    3431250c:	aa0003f4 	mov	x20, x0
    34312510:	b4000360 	cbz	x0, 3431257c <fdt_appendprop+0xdc>
    34312514:	b94057e2 	ldr	w2, [sp, #84]
    34312518:	91003018 	add	x24, x0, #0xc
    3431251c:	aa1503e0 	mov	x0, x21
    34312520:	aa1803e1 	mov	x1, x24
    34312524:	0b160055 	add	w21, w2, w22
    34312528:	11000c42 	add	w2, w2, #0x3
    3431252c:	11000ea3 	add	w3, w21, #0x3
    34312530:	121e7442 	and	w2, w2, #0xfffffffc
    34312534:	121e7463 	and	w3, w3, #0xfffffffc
    34312538:	97fffeb6 	bl	34312010 <fdt_splice_struct_>
    3431253c:	2a0003f3 	mov	w19, w0
    34312540:	35fffcc0 	cbnz	w0, 343124d8 <fdt_appendprop+0x38>
    34312544:	b98057e0 	ldrsw	x0, [sp, #84]
    34312548:	5ac00ab5 	rev	w21, w21
    3431254c:	b9000695 	str	w21, [x20, #4]
    34312550:	93407ec2 	sxtw	x2, w22
    34312554:	aa1703e1 	mov	x1, x23
    34312558:	8b000300 	add	x0, x24, x0
    3431255c:	940000dd 	bl	343128d0 <memcpy>
    34312560:	2a1303e0 	mov	w0, w19
    34312564:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312568:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3431256c:	a94363f7 	ldp	x23, x24, [sp, #48]
    34312570:	f94023f9 	ldr	x25, [sp, #64]
    34312574:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34312578:	d65f03c0 	ret
    3431257c:	aa1903e2 	mov	x2, x25
    34312580:	2a1803e1 	mov	w1, w24
    34312584:	aa1503e0 	mov	x0, x21
    34312588:	910163e4 	add	x4, sp, #0x58
    3431258c:	2a1603e3 	mov	w3, w22
    34312590:	97fffec4 	bl	343120a0 <fdt_add_property_>
    34312594:	2a0003f3 	mov	w19, w0
    34312598:	35fffa00 	cbnz	w0, 343124d8 <fdt_appendprop+0x38>
    3431259c:	f9402fe0 	ldr	x0, [sp, #88]
    343125a0:	93407ec2 	sxtw	x2, w22
    343125a4:	aa1703e1 	mov	x1, x23
    343125a8:	91003000 	add	x0, x0, #0xc
    343125ac:	940000c9 	bl	343128d0 <memcpy>
    343125b0:	17ffffca 	b	343124d8 <fdt_appendprop+0x38>
	...

00000000343125c0 <fdt_delprop>:
    343125c0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    343125c4:	910003fd 	mov	x29, sp
    343125c8:	a90153f3 	stp	x19, x20, [sp, #16]
    343125cc:	2a0103f4 	mov	w20, w1
    343125d0:	aa0003f3 	mov	x19, x0
    343125d4:	f90013f5 	str	x21, [sp, #32]
    343125d8:	aa0203f5 	mov	x21, x2
    343125dc:	97fffe2d 	bl	34311e90 <fdt_rw_probe_>
    343125e0:	340000a0 	cbz	w0, 343125f4 <fdt_delprop+0x34>
    343125e4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343125e8:	f94013f5 	ldr	x21, [sp, #32]
    343125ec:	a8c47bfd 	ldp	x29, x30, [sp], #64
    343125f0:	d65f03c0 	ret
    343125f4:	2a1403e1 	mov	w1, w20
    343125f8:	aa1503e2 	mov	x2, x21
    343125fc:	9100f3e3 	add	x3, sp, #0x3c
    34312600:	aa1303e0 	mov	x0, x19
    34312604:	97fffc23 	bl	34311690 <fdt_get_property>
    34312608:	aa0003e1 	mov	x1, x0
    3431260c:	b4000180 	cbz	x0, 3431263c <fdt_delprop+0x7c>
    34312610:	b9403fe2 	ldr	w2, [sp, #60]
    34312614:	aa1303e0 	mov	x0, x19
    34312618:	52800003 	mov	w3, #0x0                   	// #0
    3431261c:	11000c42 	add	w2, w2, #0x3
    34312620:	121e7442 	and	w2, w2, #0xfffffffc
    34312624:	11003042 	add	w2, w2, #0xc
    34312628:	97fffe7a 	bl	34312010 <fdt_splice_struct_>
    3431262c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312630:	f94013f5 	ldr	x21, [sp, #32]
    34312634:	a8c47bfd 	ldp	x29, x30, [sp], #64
    34312638:	d65f03c0 	ret
    3431263c:	b9403fe0 	ldr	w0, [sp, #60]
    34312640:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312644:	f94013f5 	ldr	x21, [sp, #32]
    34312648:	a8c47bfd 	ldp	x29, x30, [sp], #64
    3431264c:	d65f03c0 	ret

0000000034312650 <fdt_add_subnode_namelen>:
    34312650:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    34312654:	910003fd 	mov	x29, sp
    34312658:	a90153f3 	stp	x19, x20, [sp, #16]
    3431265c:	93407c74 	sxtw	x20, w3
    34312660:	aa0003f3 	mov	x19, x0
    34312664:	a9025bf5 	stp	x21, x22, [sp, #32]
    34312668:	2a0103f5 	mov	w21, w1
    3431266c:	aa0203f6 	mov	x22, x2
    34312670:	97fffe08 	bl	34311e90 <fdt_rw_probe_>
    34312674:	340000a0 	cbz	w0, 34312688 <fdt_add_subnode_namelen+0x38>
    34312678:	a94153f3 	ldp	x19, x20, [sp, #16]
    3431267c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34312680:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34312684:	d65f03c0 	ret
    34312688:	2a1403e3 	mov	w3, w20
    3431268c:	aa1603e2 	mov	x2, x22
    34312690:	2a1503e1 	mov	w1, w21
    34312694:	aa1303e0 	mov	x0, x19
    34312698:	97fffbb6 	bl	34311570 <fdt_subnode_offset_namelen>
    3431269c:	36f80780 	tbz	w0, #31, 3431278c <fdt_add_subnode_namelen+0x13c>
    343126a0:	3100041f 	cmn	w0, #0x1
    343126a4:	54fffea1 	b.ne	34312678 <fdt_add_subnode_namelen+0x28>  // b.any
    343126a8:	2a1503e1 	mov	w1, w21
    343126ac:	910173e2 	add	x2, sp, #0x5c
    343126b0:	aa1303e0 	mov	x0, x19
    343126b4:	97fff94b 	bl	34310be0 <fdt_next_tag>
    343126b8:	7100041f 	cmp	w0, #0x1
    343126bc:	540006c1 	b.ne	34312794 <fdt_add_subnode_namelen+0x144>  // b.any
    343126c0:	a90363f7 	stp	x23, x24, [sp, #48]
    343126c4:	f90023f9 	str	x25, [sp, #64]
    343126c8:	b9405ff5 	ldr	w21, [sp, #92]
    343126cc:	910173e2 	add	x2, sp, #0x5c
    343126d0:	aa1303e0 	mov	x0, x19
    343126d4:	2a1503e1 	mov	w1, w21
    343126d8:	97fff942 	bl	34310be0 <fdt_next_tag>
    343126dc:	51000c00 	sub	w0, w0, #0x3
    343126e0:	7100041f 	cmp	w0, #0x1
    343126e4:	54ffff29 	b.ls	343126c8 <fdt_add_subnode_namelen+0x78>  // b.plast
    343126e8:	39402262 	ldrb	w2, [x19, #8]
    343126ec:	11001297 	add	w23, w20, #0x4
    343126f0:	39402660 	ldrb	w0, [x19, #9]
    343126f4:	121e76f7 	and	w23, w23, #0xfffffffc
    343126f8:	39402a61 	ldrb	w1, [x19, #10]
    343126fc:	110022f7 	add	w23, w23, #0x8
    34312700:	39402e78 	ldrb	w24, [x19, #11]
    34312704:	2a1703e3 	mov	w3, w23
    34312708:	aa002040 	orr	x0, x2, x0, lsl #8
    3431270c:	52800002 	mov	w2, #0x0                   	// #0
    34312710:	aa014001 	orr	x1, x0, x1, lsl #16
    34312714:	aa1303e0 	mov	x0, x19
    34312718:	aa186038 	orr	x24, x1, x24, lsl #24
    3431271c:	5ac00b18 	rev	w24, w24
    34312720:	8b35c318 	add	x24, x24, w21, sxtw
    34312724:	8b180279 	add	x25, x19, x24
    34312728:	aa1903e1 	mov	x1, x25
    3431272c:	97fffe39 	bl	34312010 <fdt_splice_struct_>
    34312730:	35000280 	cbnz	w0, 34312780 <fdt_add_subnode_namelen+0x130>
    34312734:	52a02000 	mov	w0, #0x1000000             	// #16777216
    34312738:	b8386a60 	str	w0, [x19, x24]
    3431273c:	8b37c337 	add	x23, x25, w23, sxtw
    34312740:	91001333 	add	x19, x25, #0x4
    34312744:	91001282 	add	x2, x20, #0x4
    34312748:	52800001 	mov	w1, #0x0                   	// #0
    3431274c:	927ef442 	and	x2, x2, #0xfffffffffffffffc
    34312750:	aa1303e0 	mov	x0, x19
    34312754:	9400007b 	bl	34312940 <memset>
    34312758:	aa1603e1 	mov	x1, x22
    3431275c:	aa1403e2 	mov	x2, x20
    34312760:	aa1303e0 	mov	x0, x19
    34312764:	9400005b 	bl	343128d0 <memcpy>
    34312768:	52a04001 	mov	w1, #0x2000000             	// #33554432
    3431276c:	2a1503e0 	mov	w0, w21
    34312770:	f94023f9 	ldr	x25, [sp, #64]
    34312774:	b81fc2e1 	stur	w1, [x23, #-4]
    34312778:	a94363f7 	ldp	x23, x24, [sp, #48]
    3431277c:	17ffffbf 	b	34312678 <fdt_add_subnode_namelen+0x28>
    34312780:	a94363f7 	ldp	x23, x24, [sp, #48]
    34312784:	f94023f9 	ldr	x25, [sp, #64]
    34312788:	17ffffbc 	b	34312678 <fdt_add_subnode_namelen+0x28>
    3431278c:	12800020 	mov	w0, #0xfffffffe            	// #-2
    34312790:	17ffffba 	b	34312678 <fdt_add_subnode_namelen+0x28>
    34312794:	12800180 	mov	w0, #0xfffffff3            	// #-13
    34312798:	17ffffb8 	b	34312678 <fdt_add_subnode_namelen+0x28>
    3431279c:	00000000 	udf	#0

00000000343127a0 <fdt_add_subnode>:
    343127a0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    343127a4:	910003fd 	mov	x29, sp
    343127a8:	a90153f3 	stp	x19, x20, [sp, #16]
    343127ac:	aa0203f3 	mov	x19, x2
    343127b0:	aa0003f4 	mov	x20, x0
    343127b4:	aa0203e0 	mov	x0, x2
    343127b8:	f90013f5 	str	x21, [sp, #32]
    343127bc:	2a0103f5 	mov	w21, w1
    343127c0:	94000424 	bl	34313850 <strlen>
    343127c4:	aa1303e2 	mov	x2, x19
    343127c8:	2a0003e3 	mov	w3, w0
    343127cc:	2a1503e1 	mov	w1, w21
    343127d0:	aa1403e0 	mov	x0, x20
    343127d4:	a94153f3 	ldp	x19, x20, [sp, #16]
    343127d8:	f94013f5 	ldr	x21, [sp, #32]
    343127dc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    343127e0:	17ffff9c 	b	34312650 <fdt_add_subnode_namelen>
	...

00000000343127f0 <fdt_strerror>:
    343127f0:	7100001f 	cmp	w0, #0x0
    343127f4:	540001ac 	b.gt	34312828 <fdt_strerror+0x38>
    343127f8:	540001e0 	b.eq	34312834 <fdt_strerror+0x44>  // b.none
    343127fc:	31004c1f 	cmn	w0, #0x13
    34312800:	5400020b 	b.lt	34312840 <fdt_strerror+0x50>  // b.tstop
    34312804:	4b0003e0 	neg	w0, w0
    34312808:	b0000022 	adrp	x2, 34317000 <reset_table+0x2d0>
    3431280c:	91322042 	add	x2, x2, #0xc88
    34312810:	b0000021 	adrp	x1, 34317000 <reset_table+0x2d0>
    34312814:	912b2021 	add	x1, x1, #0xac8
    34312818:	f860d840 	ldr	x0, [x2, w0, sxtw #3]
    3431281c:	f100001f 	cmp	x0, #0x0
    34312820:	9a800020 	csel	x0, x1, x0, eq  // eq = none
    34312824:	d65f03c0 	ret
    34312828:	b0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    3431282c:	912a8000 	add	x0, x0, #0xaa0
    34312830:	d65f03c0 	ret
    34312834:	b0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34312838:	912ae000 	add	x0, x0, #0xab8
    3431283c:	d65f03c0 	ret
    34312840:	b0000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    34312844:	912b2000 	add	x0, x0, #0xac8
    34312848:	d65f03c0 	ret
    3431284c:	00000000 	udf	#0

0000000034312850 <memchr>:
    34312850:	b4000162 	cbz	x2, 3431287c <memchr+0x2c>
    34312854:	12001c23 	and	w3, w1, #0xff
    34312858:	8b020002 	add	x2, x0, x2
    3431285c:	14000004 	b	3431286c <memchr+0x1c>
    34312860:	91000400 	add	x0, x0, #0x1
    34312864:	eb00005f 	cmp	x2, x0
    34312868:	540000a0 	b.eq	3431287c <memchr+0x2c>  // b.none
    3431286c:	39400001 	ldrb	w1, [x0]
    34312870:	6b03003f 	cmp	w1, w3
    34312874:	54ffff61 	b.ne	34312860 <memchr+0x10>  // b.any
    34312878:	d65f03c0 	ret
    3431287c:	d2800000 	mov	x0, #0x0                   	// #0
    34312880:	d65f03c0 	ret
	...

0000000034312890 <memcmp>:
    34312890:	d1000421 	sub	x1, x1, #0x1
    34312894:	d2800003 	mov	x3, #0x0                   	// #0
    34312898:	14000006 	b	343128b0 <memcmp+0x20>
    3431289c:	38636804 	ldrb	w4, [x0, x3]
    343128a0:	91000463 	add	x3, x3, #0x1
    343128a4:	38636825 	ldrb	w5, [x1, x3]
    343128a8:	6b05009f 	cmp	w4, w5
    343128ac:	540000a1 	b.ne	343128c0 <memcmp+0x30>  // b.any
    343128b0:	eb03005f 	cmp	x2, x3
    343128b4:	54ffff41 	b.ne	3431289c <memcmp+0xc>  // b.any
    343128b8:	52800000 	mov	w0, #0x0                   	// #0
    343128bc:	d65f03c0 	ret
    343128c0:	4b050080 	sub	w0, w4, w5
    343128c4:	d65f03c0 	ret
	...

00000000343128d0 <memcpy>:
    343128d0:	b40000e2 	cbz	x2, 343128ec <memcpy+0x1c>
    343128d4:	d2800003 	mov	x3, #0x0                   	// #0
    343128d8:	38636824 	ldrb	w4, [x1, x3]
    343128dc:	38236804 	strb	w4, [x0, x3]
    343128e0:	91000463 	add	x3, x3, #0x1
    343128e4:	eb02007f 	cmp	x3, x2
    343128e8:	54ffff81 	b.ne	343128d8 <memcpy+0x8>  // b.any
    343128ec:	d65f03c0 	ret

00000000343128f0 <memmove>:
    343128f0:	cb010005 	sub	x5, x0, x1
    343128f4:	aa0003e6 	mov	x6, x0
    343128f8:	eb0200bf 	cmp	x5, x2
    343128fc:	54000202 	b.cs	3431293c <memmove+0x4c>  // b.hs, b.nlast
    34312900:	8b020005 	add	x5, x0, x2
    34312904:	8b020023 	add	x3, x1, x2
    34312908:	eb05001f 	cmp	x0, x5
    3431290c:	54000140 	b.eq	34312934 <memmove+0x44>  // b.none
    34312910:	d1000404 	sub	x4, x0, #0x1
    34312914:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
    34312918:	cb050084 	sub	x4, x4, x5
    3431291c:	d503201f 	nop
    34312920:	38616862 	ldrb	w2, [x3, x1]
    34312924:	382168a2 	strb	w2, [x5, x1]
    34312928:	d1000421 	sub	x1, x1, #0x1
    3431292c:	eb04003f 	cmp	x1, x4
    34312930:	54ffff81 	b.ne	34312920 <memmove+0x30>  // b.any
    34312934:	aa0603e0 	mov	x0, x6
    34312938:	d65f03c0 	ret
    3431293c:	17ffffe5 	b	343128d0 <memcpy>

0000000034312940 <memset>:
    34312940:	b4000422 	cbz	x2, 343129c4 <memset+0x84>
    34312944:	12001c23 	and	w3, w1, #0xff
    34312948:	aa0003e1 	mov	x1, x0
    3431294c:	14000004 	b	3431295c <memset+0x1c>
    34312950:	38001423 	strb	w3, [x1], #1
    34312954:	f1000442 	subs	x2, x2, #0x1
    34312958:	54000360 	b.eq	343129c4 <memset+0x84>  // b.none
    3431295c:	f240083f 	tst	x1, #0x7
    34312960:	54ffff81 	b.ne	34312950 <memset+0x10>  // b.any
    34312964:	92401c64 	and	x4, x3, #0xff
    34312968:	d3781c65 	ubfiz	x5, x3, #8, #8
    3431296c:	aa0400a5 	orr	x5, x5, x4
    34312970:	aa0540a5 	orr	x5, x5, x5, lsl #16
    34312974:	aa0580a5 	orr	x5, x5, x5, lsl #32
    34312978:	f1001c5f 	cmp	x2, #0x7
    3431297c:	54000269 	b.ls	343129c8 <memset+0x88>  // b.plast
    34312980:	d1002046 	sub	x6, x2, #0x8
    34312984:	d343fcc6 	lsr	x6, x6, #3
    34312988:	910004c4 	add	x4, x6, #0x1
    3431298c:	8b040c24 	add	x4, x1, x4, lsl #3
    34312990:	f8008425 	str	x5, [x1], #8
    34312994:	eb04003f 	cmp	x1, x4
    34312998:	54ffffc1 	b.ne	34312990 <memset+0x50>  // b.any
    3431299c:	d1002441 	sub	x1, x2, #0x9
    343129a0:	cb060c26 	sub	x6, x1, x6, lsl #3
    343129a4:	f240085f 	tst	x2, #0x7
    343129a8:	540000e0 	b.eq	343129c4 <memset+0x84>  // b.none
    343129ac:	910004c6 	add	x6, x6, #0x1
    343129b0:	8b060081 	add	x1, x4, x6
    343129b4:	d503201f 	nop
    343129b8:	38001483 	strb	w3, [x4], #1
    343129bc:	eb01009f 	cmp	x4, x1
    343129c0:	54ffffc1 	b.ne	343129b8 <memset+0x78>  // b.any
    343129c4:	d65f03c0 	ret
    343129c8:	d1000446 	sub	x6, x2, #0x1
    343129cc:	aa0103e4 	mov	x4, x1
    343129d0:	17fffff7 	b	343129ac <memset+0x6c>
	...

00000000343129e0 <unsigned_num_print.part.0>:
    343129e0:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    343129e4:	2a0103e1 	mov	w1, w1
    343129e8:	12001c84 	and	w4, w4, #0xff
    343129ec:	910003fd 	mov	x29, sp
    343129f0:	910123e6 	add	x6, sp, #0x48
    343129f4:	a90153f3 	stp	x19, x20, [sp, #16]
    343129f8:	12001c54 	and	w20, w2, #0xff
    343129fc:	52800013 	mov	w19, #0x0                   	// #0
    34312a00:	a9025bf5 	stp	x21, x22, [sp, #32]
    34312a04:	2a0303f5 	mov	w21, w3
    34312a08:	a90363f7 	stp	x23, x24, [sp, #48]
    34312a0c:	14000009 	b	34312a30 <unsigned_num_print.part.0+0x50>
    34312a10:	1100c042 	add	w2, w2, #0x30
    34312a14:	11000676 	add	w22, w19, #0x1
    34312a18:	12001c42 	and	w2, w2, #0xff
    34312a1c:	380014c2 	strb	w2, [x6], #1
    34312a20:	eb01001f 	cmp	x0, x1
    34312a24:	54000243 	b.cc	34312a6c <unsigned_num_print.part.0+0x8c>  // b.lo, b.ul, b.last
    34312a28:	2a1603f3 	mov	w19, w22
    34312a2c:	aa0503e0 	mov	x0, x5
    34312a30:	9ac10805 	udiv	x5, x0, x1
    34312a34:	9b0180a3 	msub	x3, x5, x1, x0
    34312a38:	12001c62 	and	w2, w3, #0xff
    34312a3c:	f100247f 	cmp	x3, #0x9
    34312a40:	54fffe89 	b.ls	34312a10 <unsigned_num_print.part.0+0x30>  // b.plast
    34312a44:	1100dc43 	add	w3, w2, #0x37
    34312a48:	11015c42 	add	w2, w2, #0x57
    34312a4c:	7100009f 	cmp	w4, #0x0
    34312a50:	12001c63 	and	w3, w3, #0xff
    34312a54:	12001c42 	and	w2, w2, #0xff
    34312a58:	11000676 	add	w22, w19, #0x1
    34312a5c:	1a830042 	csel	w2, w2, w3, eq  // eq = none
    34312a60:	380014c2 	strb	w2, [x6], #1
    34312a64:	eb01001f 	cmp	x0, x1
    34312a68:	54fffe02 	b.cs	34312a28 <unsigned_num_print.part.0+0x48>  // b.hs, b.nlast
    34312a6c:	52800018 	mov	w24, #0x0                   	// #0
    34312a70:	710002bf 	cmp	w21, #0x0
    34312a74:	5400016d 	b.le	34312aa0 <unsigned_num_print.part.0+0xc0>
    34312a78:	2a1503f7 	mov	w23, w21
    34312a7c:	6b1502df 	cmp	w22, w21
    34312a80:	5400010a 	b.ge	34312aa0 <unsigned_num_print.part.0+0xc0>  // b.tcont
    34312a84:	d503201f 	nop
    34312a88:	510006f7 	sub	w23, w23, #0x1
    34312a8c:	2a1403e0 	mov	w0, w20
    34312a90:	97ffc238 	bl	34303370 <putchar>
    34312a94:	6b1702df 	cmp	w22, w23
    34312a98:	54ffff81 	b.ne	34312a88 <unsigned_num_print.part.0+0xa8>  // b.any
    34312a9c:	4b1602b8 	sub	w24, w21, w22
    34312aa0:	910123e0 	add	x0, sp, #0x48
    34312aa4:	8b33c014 	add	x20, x0, w19, sxtw
    34312aa8:	d1000415 	sub	x21, x0, #0x1
    34312aac:	d503201f 	nop
    34312ab0:	385ff680 	ldrb	w0, [x20], #-1
    34312ab4:	97ffc22f 	bl	34303370 <putchar>
    34312ab8:	eb1402bf 	cmp	x21, x20
    34312abc:	54ffffa1 	b.ne	34312ab0 <unsigned_num_print.part.0+0xd0>  // b.any
    34312ac0:	11000700 	add	w0, w24, #0x1
    34312ac4:	0b000260 	add	w0, w19, w0
    34312ac8:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312acc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34312ad0:	a94363f7 	ldp	x23, x24, [sp, #48]
    34312ad4:	a8c67bfd 	ldp	x29, x30, [sp], #96
    34312ad8:	d65f03c0 	ret
    34312adc:	00000000 	udf	#0

0000000034312ae0 <vprintf>:
    34312ae0:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    34312ae4:	910003fd 	mov	x29, sp
    34312ae8:	a90153f3 	stp	x19, x20, [sp, #16]
    34312aec:	aa0003f3 	mov	x19, x0
    34312af0:	a9025bf5 	stp	x21, x22, [sp, #32]
    34312af4:	b9401836 	ldr	w22, [x1, #24]
    34312af8:	39400000 	ldrb	w0, [x0]
    34312afc:	a9400835 	ldp	x21, x2, [x1]
    34312b00:	f90033e2 	str	x2, [sp, #96]
    34312b04:	34002360 	cbz	w0, 34312f70 <vprintf+0x490>
    34312b08:	a90363f7 	stp	x23, x24, [sp, #48]
    34312b0c:	b0000037 	adrp	x23, 34317000 <reset_table+0x2d0>
    34312b10:	9134a2f7 	add	x23, x23, #0xd28
    34312b14:	52800014 	mov	w20, #0x0                   	// #0
    34312b18:	52800018 	mov	w24, #0x0                   	// #0
    34312b1c:	a9046bf9 	stp	x25, x26, [sp, #64]
    34312b20:	5280003a 	mov	w26, #0x1                   	// #1
    34312b24:	4b170359 	sub	w25, w26, w23
    34312b28:	a90573fb 	stp	x27, x28, [sp, #80]
    34312b2c:	14000005 	b	34312b40 <vprintf+0x60>
    34312b30:	97ffc210 	bl	34303370 <putchar>
    34312b34:	11000694 	add	w20, w20, #0x1
    34312b38:	39400260 	ldrb	w0, [x19]
    34312b3c:	34000460 	cbz	w0, 34312bc8 <vprintf+0xe8>
    34312b40:	91000673 	add	x19, x19, #0x1
    34312b44:	7100941f 	cmp	w0, #0x25
    34312b48:	54ffff41 	b.ne	34312b30 <vprintf+0x50>  // b.any
    34312b4c:	5280001b 	mov	w27, #0x0                   	// #0
    34312b50:	52800005 	mov	w5, #0x0                   	// #0
    34312b54:	39400260 	ldrb	w0, [x19]
    34312b58:	7101b01f 	cmp	w0, #0x6c
    34312b5c:	540005e0 	b.eq	34312c18 <vprintf+0x138>  // b.none
    34312b60:	54000448 	b.hi	34312be8 <vprintf+0x108>  // b.pmore
    34312b64:	7101601f 	cmp	w0, #0x58
    34312b68:	54000e40 	b.eq	34312d30 <vprintf+0x250>  // b.none
    34312b6c:	54000749 	b.ls	34312c54 <vprintf+0x174>  // b.plast
    34312b70:	7101901f 	cmp	w0, #0x64
    34312b74:	54000060 	b.eq	34312b80 <vprintf+0xa0>  // b.none
    34312b78:	7101a41f 	cmp	w0, #0x69
    34312b7c:	54000541 	b.ne	34312c24 <vprintf+0x144>  // b.any
    34312b80:	710004bf 	cmp	w5, #0x1
    34312b84:	5400168d 	b.le	34312e54 <vprintf+0x374>
    34312b88:	37f81976 	tbnz	w22, #31, 34312eb4 <vprintf+0x3d4>
    34312b8c:	aa1503e0 	mov	x0, x21
    34312b90:	91003ea1 	add	x1, x21, #0xf
    34312b94:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312b98:	f940001c 	ldr	x28, [x0]
    34312b9c:	b7f81b7c 	tbnz	x28, #63, 34312f08 <vprintf+0x428>
    34312ba0:	2a1b03e3 	mov	w3, w27
    34312ba4:	aa1c03e0 	mov	x0, x28
    34312ba8:	2a1803e2 	mov	w2, w24
    34312bac:	52800004 	mov	w4, #0x0                   	// #0
    34312bb0:	52800141 	mov	w1, #0xa                   	// #10
    34312bb4:	97ffff8b 	bl	343129e0 <unsigned_num_print.part.0>
    34312bb8:	0b000294 	add	w20, w20, w0
    34312bbc:	91000673 	add	x19, x19, #0x1
    34312bc0:	39400260 	ldrb	w0, [x19]
    34312bc4:	35fffbe0 	cbnz	w0, 34312b40 <vprintf+0x60>
    34312bc8:	a94363f7 	ldp	x23, x24, [sp, #48]
    34312bcc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    34312bd0:	a94573fb 	ldp	x27, x28, [sp, #80]
    34312bd4:	2a1403e0 	mov	w0, w20
    34312bd8:	a94153f3 	ldp	x19, x20, [sp, #16]
    34312bdc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    34312be0:	a8c77bfd 	ldp	x29, x30, [sp], #112
    34312be4:	d65f03c0 	ret
    34312be8:	7101d41f 	cmp	w0, #0x75
    34312bec:	54000f80 	b.eq	34312ddc <vprintf+0x2fc>  // b.none
    34312bf0:	540005a9 	b.ls	34312ca4 <vprintf+0x1c4>  // b.plast
    34312bf4:	7101e01f 	cmp	w0, #0x78
    34312bf8:	540007e0 	b.eq	34312cf4 <vprintf+0x214>  // b.none
    34312bfc:	7101e81f 	cmp	w0, #0x7a
    34312c00:	54002181 	b.ne	34313030 <vprintf+0x550>  // b.any
    34312c04:	39400660 	ldrb	w0, [x19, #1]
    34312c08:	91000673 	add	x19, x19, #0x1
    34312c0c:	52800045 	mov	w5, #0x2                   	// #2
    34312c10:	7101b01f 	cmp	w0, #0x6c
    34312c14:	54fffa61 	b.ne	34312b60 <vprintf+0x80>  // b.any
    34312c18:	110004a5 	add	w5, w5, #0x1
    34312c1c:	91000673 	add	x19, x19, #0x1
    34312c20:	17ffffcd 	b	34312b54 <vprintf+0x74>
    34312c24:	71018c1f 	cmp	w0, #0x63
    34312c28:	54002041 	b.ne	34313030 <vprintf+0x550>  // b.any
    34312c2c:	37f81056 	tbnz	w22, #31, 34312e34 <vprintf+0x354>
    34312c30:	91002ea1 	add	x1, x21, #0xb
    34312c34:	aa1503e0 	mov	x0, x21
    34312c38:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312c3c:	b9400000 	ldr	w0, [x0]
    34312c40:	11000694 	add	w20, w20, #0x1
    34312c44:	d503201f 	nop
    34312c48:	91000673 	add	x19, x19, #0x1
    34312c4c:	97ffc1c9 	bl	34303370 <putchar>
    34312c50:	17ffffdc 	b	34312bc0 <vprintf+0xe0>
    34312c54:	7100941f 	cmp	w0, #0x25
    34312c58:	54ffff80 	b.eq	34312c48 <vprintf+0x168>  // b.none
    34312c5c:	7100c01f 	cmp	w0, #0x30
    34312c60:	54001e81 	b.ne	34313030 <vprintf+0x550>  // b.any
    34312c64:	39400662 	ldrb	w2, [x19, #1]
    34312c68:	91000673 	add	x19, x19, #0x1
    34312c6c:	5100c041 	sub	w1, w2, #0x30
    34312c70:	12001c22 	and	w2, w1, #0xff
    34312c74:	7100245f 	cmp	w2, #0x9
    34312c78:	54001808 	b.hi	34312f78 <vprintf+0x498>  // b.pmore
    34312c7c:	5280001b 	mov	w27, #0x0                   	// #0
    34312c80:	38401e62 	ldrb	w2, [x19, #1]!
    34312c84:	0b1b0b63 	add	w3, w27, w27, lsl #2
    34312c88:	0b03043b 	add	w27, w1, w3, lsl #1
    34312c8c:	5100c041 	sub	w1, w2, #0x30
    34312c90:	12001c20 	and	w0, w1, #0xff
    34312c94:	7100241f 	cmp	w0, #0x9
    34312c98:	54ffff49 	b.ls	34312c80 <vprintf+0x1a0>  // b.plast
    34312c9c:	52800618 	mov	w24, #0x30                  	// #48
    34312ca0:	17ffffad 	b	34312b54 <vprintf+0x74>
    34312ca4:	7101c01f 	cmp	w0, #0x70
    34312ca8:	54000680 	b.eq	34312d78 <vprintf+0x298>  // b.none
    34312cac:	7101cc1f 	cmp	w0, #0x73
    34312cb0:	54001c01 	b.ne	34313030 <vprintf+0x550>  // b.any
    34312cb4:	37f80df6 	tbnz	w22, #31, 34312e70 <vprintf+0x390>
    34312cb8:	91003ea1 	add	x1, x21, #0xf
    34312cbc:	aa1503e0 	mov	x0, x21
    34312cc0:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312cc4:	f9400001 	ldr	x1, [x0]
    34312cc8:	39400020 	ldrb	w0, [x1]
    34312ccc:	34fff780 	cbz	w0, 34312bbc <vprintf+0xdc>
    34312cd0:	aa0103fb 	mov	x27, x1
    34312cd4:	4b01035c 	sub	w28, w26, w1
    34312cd8:	97ffc1a6 	bl	34303370 <putchar>
    34312cdc:	0b1b0382 	add	w2, w28, w27
    34312ce0:	38401f60 	ldrb	w0, [x27, #1]!
    34312ce4:	35ffffa0 	cbnz	w0, 34312cd8 <vprintf+0x1f8>
    34312ce8:	0b020294 	add	w20, w20, w2
    34312cec:	91000673 	add	x19, x19, #0x1
    34312cf0:	17ffffb4 	b	34312bc0 <vprintf+0xe0>
    34312cf4:	52800004 	mov	w4, #0x0                   	// #0
    34312cf8:	710004bf 	cmp	w5, #0x1
    34312cfc:	5400020d 	b.le	34312d3c <vprintf+0x25c>
    34312d00:	37f802d6 	tbnz	w22, #31, 34312d58 <vprintf+0x278>
    34312d04:	91003ea1 	add	x1, x21, #0xf
    34312d08:	aa1503e0 	mov	x0, x21
    34312d0c:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312d10:	f9400000 	ldr	x0, [x0]
    34312d14:	2a1b03e3 	mov	w3, w27
    34312d18:	2a1803e2 	mov	w2, w24
    34312d1c:	52800201 	mov	w1, #0x10                  	// #16
    34312d20:	91000673 	add	x19, x19, #0x1
    34312d24:	97ffff2f 	bl	343129e0 <unsigned_num_print.part.0>
    34312d28:	0b000294 	add	w20, w20, w0
    34312d2c:	17ffffa5 	b	34312bc0 <vprintf+0xe0>
    34312d30:	52800024 	mov	w4, #0x1                   	// #1
    34312d34:	710004bf 	cmp	w5, #0x1
    34312d38:	54fffe4c 	b.gt	34312d00 <vprintf+0x220>
    34312d3c:	54fffe20 	b.eq	34312d00 <vprintf+0x220>  // b.none
    34312d40:	37f80ef6 	tbnz	w22, #31, 34312f1c <vprintf+0x43c>
    34312d44:	aa1503e0 	mov	x0, x21
    34312d48:	91002ea1 	add	x1, x21, #0xb
    34312d4c:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312d50:	b9400000 	ldr	w0, [x0]
    34312d54:	17fffff0 	b	34312d14 <vprintf+0x234>
    34312d58:	110022c1 	add	w1, w22, #0x8
    34312d5c:	7100003f 	cmp	w1, #0x0
    34312d60:	54000bcd 	b.le	34312ed8 <vprintf+0x3f8>
    34312d64:	91003ea2 	add	x2, x21, #0xf
    34312d68:	aa1503e0 	mov	x0, x21
    34312d6c:	2a0103f6 	mov	w22, w1
    34312d70:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312d74:	17ffffe7 	b	34312d10 <vprintf+0x230>
    34312d78:	37f80b96 	tbnz	w22, #31, 34312ee8 <vprintf+0x408>
    34312d7c:	91003ea1 	add	x1, x21, #0xf
    34312d80:	aa1503e0 	mov	x0, x21
    34312d84:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312d88:	f9400000 	ldr	x0, [x0]
    34312d8c:	f90037e0 	str	x0, [sp, #104]
    34312d90:	b4000140 	cbz	x0, 34312db8 <vprintf+0x2d8>
    34312d94:	aa1703fc 	mov	x28, x23
    34312d98:	52800600 	mov	w0, #0x30                  	// #48
    34312d9c:	d503201f 	nop
    34312da0:	97ffc174 	bl	34303370 <putchar>
    34312da4:	0b1c0322 	add	w2, w25, w28
    34312da8:	38401f80 	ldrb	w0, [x28, #1]!
    34312dac:	35ffffa0 	cbnz	w0, 34312da0 <vprintf+0x2c0>
    34312db0:	0b020294 	add	w20, w20, w2
    34312db4:	51000b7b 	sub	w27, w27, #0x2
    34312db8:	f94037e0 	ldr	x0, [sp, #104]
    34312dbc:	2a1b03e3 	mov	w3, w27
    34312dc0:	2a1803e2 	mov	w2, w24
    34312dc4:	52800004 	mov	w4, #0x0                   	// #0
    34312dc8:	52800201 	mov	w1, #0x10                  	// #16
    34312dcc:	91000673 	add	x19, x19, #0x1
    34312dd0:	97ffff04 	bl	343129e0 <unsigned_num_print.part.0>
    34312dd4:	0b000294 	add	w20, w20, w0
    34312dd8:	17ffff7a 	b	34312bc0 <vprintf+0xe0>
    34312ddc:	710004bf 	cmp	w5, #0x1
    34312de0:	540001cd 	b.le	34312e18 <vprintf+0x338>
    34312de4:	37f80576 	tbnz	w22, #31, 34312e90 <vprintf+0x3b0>
    34312de8:	aa1503e0 	mov	x0, x21
    34312dec:	91003ea1 	add	x1, x21, #0xf
    34312df0:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312df4:	f9400000 	ldr	x0, [x0]
    34312df8:	2a1b03e3 	mov	w3, w27
    34312dfc:	2a1803e2 	mov	w2, w24
    34312e00:	52800004 	mov	w4, #0x0                   	// #0
    34312e04:	52800141 	mov	w1, #0xa                   	// #10
    34312e08:	91000673 	add	x19, x19, #0x1
    34312e0c:	97fffef5 	bl	343129e0 <unsigned_num_print.part.0>
    34312e10:	0b000294 	add	w20, w20, w0
    34312e14:	17ffff6b 	b	34312bc0 <vprintf+0xe0>
    34312e18:	54fffe60 	b.eq	34312de4 <vprintf+0x304>  // b.none
    34312e1c:	37f80e56 	tbnz	w22, #31, 34312fe4 <vprintf+0x504>
    34312e20:	aa1503e0 	mov	x0, x21
    34312e24:	91002ea1 	add	x1, x21, #0xb
    34312e28:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312e2c:	b9400000 	ldr	w0, [x0]
    34312e30:	17fffff2 	b	34312df8 <vprintf+0x318>
    34312e34:	110022c1 	add	w1, w22, #0x8
    34312e38:	7100003f 	cmp	w1, #0x0
    34312e3c:	5400092d 	b.le	34312f60 <vprintf+0x480>
    34312e40:	91002ea2 	add	x2, x21, #0xb
    34312e44:	aa1503e0 	mov	x0, x21
    34312e48:	2a0103f6 	mov	w22, w1
    34312e4c:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312e50:	17ffff7b 	b	34312c3c <vprintf+0x15c>
    34312e54:	54ffe9a0 	b.eq	34312b88 <vprintf+0xa8>  // b.none
    34312e58:	37f80b56 	tbnz	w22, #31, 34312fc0 <vprintf+0x4e0>
    34312e5c:	aa1503e0 	mov	x0, x21
    34312e60:	91002ea1 	add	x1, x21, #0xb
    34312e64:	927df035 	and	x21, x1, #0xfffffffffffffff8
    34312e68:	b980001c 	ldrsw	x28, [x0]
    34312e6c:	17ffff4c 	b	34312b9c <vprintf+0xbc>
    34312e70:	110022c1 	add	w1, w22, #0x8
    34312e74:	7100003f 	cmp	w1, #0x0
    34312e78:	5400064d 	b.le	34312f40 <vprintf+0x460>
    34312e7c:	91003ea2 	add	x2, x21, #0xf
    34312e80:	aa1503e0 	mov	x0, x21
    34312e84:	2a0103f6 	mov	w22, w1
    34312e88:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312e8c:	17ffff8e 	b	34312cc4 <vprintf+0x1e4>
    34312e90:	110022c1 	add	w1, w22, #0x8
    34312e94:	7100003f 	cmp	w1, #0x0
    34312e98:	540008ad 	b.le	34312fac <vprintf+0x4cc>
    34312e9c:	aa1503e0 	mov	x0, x21
    34312ea0:	91003ea2 	add	x2, x21, #0xf
    34312ea4:	2a0103f6 	mov	w22, w1
    34312ea8:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312eac:	f9400000 	ldr	x0, [x0]
    34312eb0:	17ffffd2 	b	34312df8 <vprintf+0x318>
    34312eb4:	110022c1 	add	w1, w22, #0x8
    34312eb8:	7100003f 	cmp	w1, #0x0
    34312ebc:	540006ed 	b.le	34312f98 <vprintf+0x4b8>
    34312ec0:	aa1503e0 	mov	x0, x21
    34312ec4:	91003ea2 	add	x2, x21, #0xf
    34312ec8:	2a0103f6 	mov	w22, w1
    34312ecc:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312ed0:	f940001c 	ldr	x28, [x0]
    34312ed4:	17ffff32 	b	34312b9c <vprintf+0xbc>
    34312ed8:	f94033e0 	ldr	x0, [sp, #96]
    34312edc:	8b36c000 	add	x0, x0, w22, sxtw
    34312ee0:	2a0103f6 	mov	w22, w1
    34312ee4:	17ffff8b 	b	34312d10 <vprintf+0x230>
    34312ee8:	110022c1 	add	w1, w22, #0x8
    34312eec:	7100003f 	cmp	w1, #0x0
    34312ef0:	5400030d 	b.le	34312f50 <vprintf+0x470>
    34312ef4:	91003ea2 	add	x2, x21, #0xf
    34312ef8:	aa1503e0 	mov	x0, x21
    34312efc:	2a0103f6 	mov	w22, w1
    34312f00:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312f04:	17ffffa1 	b	34312d88 <vprintf+0x2a8>
    34312f08:	cb1c03fc 	neg	x28, x28
    34312f0c:	5100077b 	sub	w27, w27, #0x1
    34312f10:	528005a0 	mov	w0, #0x2d                  	// #45
    34312f14:	97ffc117 	bl	34303370 <putchar>
    34312f18:	17ffff22 	b	34312ba0 <vprintf+0xc0>
    34312f1c:	110022c1 	add	w1, w22, #0x8
    34312f20:	7100003f 	cmp	w1, #0x0
    34312f24:	5400030d 	b.le	34312f84 <vprintf+0x4a4>
    34312f28:	aa1503e0 	mov	x0, x21
    34312f2c:	91002ea2 	add	x2, x21, #0xb
    34312f30:	2a0103f6 	mov	w22, w1
    34312f34:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312f38:	b9400000 	ldr	w0, [x0]
    34312f3c:	17ffff76 	b	34312d14 <vprintf+0x234>
    34312f40:	f94033e0 	ldr	x0, [sp, #96]
    34312f44:	8b36c000 	add	x0, x0, w22, sxtw
    34312f48:	2a0103f6 	mov	w22, w1
    34312f4c:	17ffff5e 	b	34312cc4 <vprintf+0x1e4>
    34312f50:	f94033e0 	ldr	x0, [sp, #96]
    34312f54:	8b36c000 	add	x0, x0, w22, sxtw
    34312f58:	2a0103f6 	mov	w22, w1
    34312f5c:	17ffff8b 	b	34312d88 <vprintf+0x2a8>
    34312f60:	f94033e0 	ldr	x0, [sp, #96]
    34312f64:	8b36c000 	add	x0, x0, w22, sxtw
    34312f68:	2a0103f6 	mov	w22, w1
    34312f6c:	17ffff34 	b	34312c3c <vprintf+0x15c>
    34312f70:	52800014 	mov	w20, #0x0                   	// #0
    34312f74:	17ffff18 	b	34312bd4 <vprintf+0xf4>
    34312f78:	2a0003f8 	mov	w24, w0
    34312f7c:	5280001b 	mov	w27, #0x0                   	// #0
    34312f80:	17fffef5 	b	34312b54 <vprintf+0x74>
    34312f84:	f94033e0 	ldr	x0, [sp, #96]
    34312f88:	8b36c000 	add	x0, x0, w22, sxtw
    34312f8c:	2a0103f6 	mov	w22, w1
    34312f90:	b9400000 	ldr	w0, [x0]
    34312f94:	17ffff60 	b	34312d14 <vprintf+0x234>
    34312f98:	f94033e0 	ldr	x0, [sp, #96]
    34312f9c:	8b36c000 	add	x0, x0, w22, sxtw
    34312fa0:	2a0103f6 	mov	w22, w1
    34312fa4:	f940001c 	ldr	x28, [x0]
    34312fa8:	17fffefd 	b	34312b9c <vprintf+0xbc>
    34312fac:	f94033e0 	ldr	x0, [sp, #96]
    34312fb0:	8b36c000 	add	x0, x0, w22, sxtw
    34312fb4:	2a0103f6 	mov	w22, w1
    34312fb8:	f9400000 	ldr	x0, [x0]
    34312fbc:	17ffff8f 	b	34312df8 <vprintf+0x318>
    34312fc0:	110022c1 	add	w1, w22, #0x8
    34312fc4:	7100003f 	cmp	w1, #0x0
    34312fc8:	5400020d 	b.le	34313008 <vprintf+0x528>
    34312fcc:	aa1503e0 	mov	x0, x21
    34312fd0:	91002ea2 	add	x2, x21, #0xb
    34312fd4:	2a0103f6 	mov	w22, w1
    34312fd8:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34312fdc:	b980001c 	ldrsw	x28, [x0]
    34312fe0:	17fffeef 	b	34312b9c <vprintf+0xbc>
    34312fe4:	110022c1 	add	w1, w22, #0x8
    34312fe8:	7100003f 	cmp	w1, #0x0
    34312fec:	5400018d 	b.le	3431301c <vprintf+0x53c>
    34312ff0:	aa1503e0 	mov	x0, x21
    34312ff4:	91002ea2 	add	x2, x21, #0xb
    34312ff8:	2a0103f6 	mov	w22, w1
    34312ffc:	927df055 	and	x21, x2, #0xfffffffffffffff8
    34313000:	b9400000 	ldr	w0, [x0]
    34313004:	17ffff7d 	b	34312df8 <vprintf+0x318>
    34313008:	f94033e0 	ldr	x0, [sp, #96]
    3431300c:	8b36c000 	add	x0, x0, w22, sxtw
    34313010:	2a0103f6 	mov	w22, w1
    34313014:	b980001c 	ldrsw	x28, [x0]
    34313018:	17fffee1 	b	34312b9c <vprintf+0xbc>
    3431301c:	f94033e0 	ldr	x0, [sp, #96]
    34313020:	8b36c000 	add	x0, x0, w22, sxtw
    34313024:	2a0103f6 	mov	w22, w1
    34313028:	b9400000 	ldr	w0, [x0]
    3431302c:	17ffff73 	b	34312df8 <vprintf+0x318>
    34313030:	12800014 	mov	w20, #0xffffffff            	// #-1
    34313034:	a94363f7 	ldp	x23, x24, [sp, #48]
    34313038:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3431303c:	a94573fb 	ldp	x27, x28, [sp, #80]
    34313040:	17fffee5 	b	34312bd4 <vprintf+0xf4>
	...

0000000034313050 <unsigned_num_print>:
    34313050:	72001cff 	tst	w7, #0xff
    34313054:	5280082d 	mov	w13, #0x41                  	// #65
    34313058:	52800c27 	mov	w7, #0x61                  	// #97
    3431305c:	1a8711ad 	csel	w13, w13, w7, ne  // ne = any
    34313060:	d10083ff 	sub	sp, sp, #0x20
    34313064:	2a0403e4 	mov	w4, w4
    34313068:	12001ca5 	and	w5, w5, #0xff
    3431306c:	510029ad 	sub	w13, w13, #0xa
    34313070:	d2800028 	mov	x8, #0x1                   	// #1
    34313074:	14000002 	b	3431307c <unsigned_num_print+0x2c>
    34313078:	aa0b03e3 	mov	x3, x11
    3431307c:	9ac4086b 	udiv	x11, x3, x4
    34313080:	910023e7 	add	x7, sp, #0x8
    34313084:	8b0800e9 	add	x9, x7, x8
    34313088:	2a0803ec 	mov	w12, w8
    3431308c:	91000508 	add	x8, x8, #0x1
    34313090:	9b048d6a 	msub	x10, x11, x4, x3
    34313094:	12001d47 	and	w7, w10, #0xff
    34313098:	f100255f 	cmp	x10, #0x9
    3431309c:	1100c0ea 	add	w10, w7, #0x30
    343130a0:	0b0d00e7 	add	w7, w7, w13
    343130a4:	12001d4a 	and	w10, w10, #0xff
    343130a8:	12001ce7 	and	w7, w7, #0xff
    343130ac:	1a8a80e7 	csel	w7, w7, w10, hi  // hi = pmore
    343130b0:	381ff127 	sturb	w7, [x9, #-1]
    343130b4:	eb04007f 	cmp	x3, x4
    343130b8:	54fffe02 	b.cs	34313078 <unsigned_num_print+0x28>  // b.hs, b.nlast
    343130bc:	4b0c00c4 	sub	w4, w6, w12
    343130c0:	f9400043 	ldr	x3, [x2]
    343130c4:	7100009f 	cmp	w4, #0x0
    343130c8:	540001cd 	b.le	34313100 <unsigned_num_print+0xb0>
    343130cc:	d503201f 	nop
    343130d0:	eb01007f 	cmp	x3, x1
    343130d4:	540000e2 	b.cs	343130f0 <unsigned_num_print+0xa0>  // b.hs, b.nlast
    343130d8:	f9400003 	ldr	x3, [x0]
    343130dc:	39000065 	strb	w5, [x3]
    343130e0:	f9400007 	ldr	x7, [x0]
    343130e4:	f9400043 	ldr	x3, [x2]
    343130e8:	910004e7 	add	x7, x7, #0x1
    343130ec:	f9000007 	str	x7, [x0]
    343130f0:	91000463 	add	x3, x3, #0x1
    343130f4:	f9000043 	str	x3, [x2]
    343130f8:	71000484 	subs	w4, w4, #0x1
    343130fc:	54fffea1 	b.ne	343130d0 <unsigned_num_print+0x80>  // b.any
    34313100:	93407d84 	sxtw	x4, w12
    34313104:	d503201f 	nop
    34313108:	910023e7 	add	x7, sp, #0x8
    3431310c:	8b0400e7 	add	x7, x7, x4
    34313110:	eb03003f 	cmp	x1, x3
    34313114:	54000109 	b.ls	34313134 <unsigned_num_print+0xe4>  // b.plast
    34313118:	f9400003 	ldr	x3, [x0]
    3431311c:	385ff0e7 	ldurb	w7, [x7, #-1]
    34313120:	39000067 	strb	w7, [x3]
    34313124:	f9400007 	ldr	x7, [x0]
    34313128:	f9400043 	ldr	x3, [x2]
    3431312c:	910004e7 	add	x7, x7, #0x1
    34313130:	f9000007 	str	x7, [x0]
    34313134:	91000463 	add	x3, x3, #0x1
    34313138:	f9000043 	str	x3, [x2]
    3431313c:	d1000484 	sub	x4, x4, #0x1
    34313140:	35fffe44 	cbnz	w4, 34313108 <unsigned_num_print+0xb8>
    34313144:	2b060186 	adds	w6, w12, w6
    34313148:	540001c5 	b.pl	34313180 <unsigned_num_print+0x130>  // b.nfrst
    3431314c:	d503201f 	nop
    34313150:	eb03003f 	cmp	x1, x3
    34313154:	540000e9 	b.ls	34313170 <unsigned_num_print+0x120>  // b.plast
    34313158:	f9400003 	ldr	x3, [x0]
    3431315c:	39000065 	strb	w5, [x3]
    34313160:	f9400004 	ldr	x4, [x0]
    34313164:	f9400043 	ldr	x3, [x2]
    34313168:	91000484 	add	x4, x4, #0x1
    3431316c:	f9000004 	str	x4, [x0]
    34313170:	91000463 	add	x3, x3, #0x1
    34313174:	f9000043 	str	x3, [x2]
    34313178:	310004c6 	adds	w6, w6, #0x1
    3431317c:	54fffea1 	b.ne	34313150 <unsigned_num_print+0x100>  // b.any
    34313180:	910083ff 	add	sp, sp, #0x20
    34313184:	d65f03c0 	ret
	...

0000000034313190 <vsnprintf>:
    34313190:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    34313194:	aa0203ee 	mov	x14, x2
    34313198:	910003fd 	mov	x29, sp
    3431319c:	a90153f3 	stp	x19, x20, [sp, #16]
    343131a0:	b9401873 	ldr	w19, [x3, #24]
    343131a4:	f9001fe0 	str	x0, [sp, #56]
    343131a8:	f90027ff 	str	xzr, [sp, #72]
    343131ac:	a9405072 	ldp	x18, x20, [x3]
    343131b0:	b40001e1 	cbz	x1, 343131ec <vsnprintf+0x5c>
    343131b4:	f100043f 	cmp	x1, #0x1
    343131b8:	54000160 	b.eq	343131e4 <vsnprintf+0x54>  // b.none
    343131bc:	39400042 	ldrb	w2, [x2]
    343131c0:	d1000421 	sub	x1, x1, #0x1
    343131c4:	350001a2 	cbnz	w2, 343131f8 <vsnprintf+0x68>
    343131c8:	52800000 	mov	w0, #0x0                   	// #0
    343131cc:	d503201f 	nop
    343131d0:	f9401fe1 	ldr	x1, [sp, #56]
    343131d4:	3900003f 	strb	wzr, [x1]
    343131d8:	a94153f3 	ldp	x19, x20, [sp, #16]
    343131dc:	a8c57bfd 	ldp	x29, x30, [sp], #80
    343131e0:	d65f03c0 	ret
    343131e4:	d2800001 	mov	x1, #0x0                   	// #0
    343131e8:	3900001f 	strb	wzr, [x0]
    343131ec:	394001c2 	ldrb	w2, [x14]
    343131f0:	52800000 	mov	w0, #0x0                   	// #0
    343131f4:	34ffff22 	cbz	w2, 343131d8 <vsnprintf+0x48>
    343131f8:	90000020 	adrp	x0, 34317000 <reset_table+0x2d0>
    343131fc:	9134a00f 	add	x15, x0, #0xd28
    34313200:	f90013f5 	str	x21, [sp, #32]
    34313204:	d2800035 	mov	x21, #0x1                   	// #1
    34313208:	910005c3 	add	x3, x14, #0x1
    3431320c:	7100945f 	cmp	w2, #0x25
    34313210:	54000240 	b.eq	34313258 <vsnprintf+0xc8>  // b.none
    34313214:	f94027e0 	ldr	x0, [sp, #72]
    34313218:	eb01001f 	cmp	x0, x1
    3431321c:	54000082 	b.cs	3431322c <vsnprintf+0x9c>  // b.hs, b.nlast
    34313220:	f9401fe4 	ldr	x4, [sp, #56]
    34313224:	38001482 	strb	w2, [x4], #1
    34313228:	f9001fe4 	str	x4, [sp, #56]
    3431322c:	aa0303ee 	mov	x14, x3
    34313230:	91000400 	add	x0, x0, #0x1
    34313234:	f90027e0 	str	x0, [sp, #72]
    34313238:	394001c2 	ldrb	w2, [x14]
    3431323c:	35fffe62 	cbnz	w2, 34313208 <vsnprintf+0x78>
    34313240:	b9404be0 	ldr	w0, [sp, #72]
    34313244:	f94013f5 	ldr	x21, [sp, #32]
    34313248:	b5fffc41 	cbnz	x1, 343131d0 <vsnprintf+0x40>
    3431324c:	a94153f3 	ldp	x19, x20, [sp, #16]
    34313250:	a8c57bfd 	ldp	x29, x30, [sp], #80
    34313254:	d65f03c0 	ret
    34313258:	394005c0 	ldrb	w0, [x14, #1]
    3431325c:	52800008 	mov	w8, #0x0                   	// #0
    34313260:	52800009 	mov	w9, #0x0                   	// #0
    34313264:	52800006 	mov	w6, #0x0                   	// #0
    34313268:	52800005 	mov	w5, #0x0                   	// #0
    3431326c:	5280040b 	mov	w11, #0x20                  	// #32
    34313270:	5280060a 	mov	w10, #0x30                  	// #48
    34313274:	9100046e 	add	x14, x3, #0x1
    34313278:	aa0e03e2 	mov	x2, x14
    3431327c:	7101a41f 	cmp	w0, #0x69
    34313280:	540007a0 	b.eq	34313374 <vsnprintf+0x1e4>  // b.none
    34313284:	540003c9 	b.ls	343132fc <vsnprintf+0x16c>  // b.plast
    34313288:	7101d41f 	cmp	w0, #0x75
    3431328c:	54000c20 	b.eq	34313410 <vsnprintf+0x280>  // b.none
    34313290:	540005a8 	b.hi	34313344 <vsnprintf+0x1b4>  // b.pmore
    34313294:	7101c01f 	cmp	w0, #0x70
    34313298:	54000cc0 	b.eq	34313430 <vsnprintf+0x2a0>  // b.none
    3431329c:	7101cc1f 	cmp	w0, #0x73
    343132a0:	54000461 	b.ne	3431332c <vsnprintf+0x19c>  // b.any
    343132a4:	37f81a33 	tbnz	w19, #31, 343135e8 <vsnprintf+0x458>
    343132a8:	91003e42 	add	x2, x18, #0xf
    343132ac:	aa1203e0 	mov	x0, x18
    343132b0:	927df052 	and	x18, x2, #0xfffffffffffffff8
    343132b4:	f9400003 	ldr	x3, [x0]
    343132b8:	39400062 	ldrb	w2, [x3]
    343132bc:	34fffbe2 	cbz	w2, 34313238 <vsnprintf+0xa8>
    343132c0:	f94027e0 	ldr	x0, [sp, #72]
    343132c4:	52800005 	mov	w5, #0x0                   	// #0
    343132c8:	f9401fe4 	ldr	x4, [sp, #56]
    343132cc:	cb000063 	sub	x3, x3, x0
    343132d0:	eb00003f 	cmp	x1, x0
    343132d4:	54000069 	b.ls	343132e0 <vsnprintf+0x150>  // b.plast
    343132d8:	52800025 	mov	w5, #0x1                   	// #1
    343132dc:	38001482 	strb	w2, [x4], #1
    343132e0:	91000400 	add	x0, x0, #0x1
    343132e4:	38606862 	ldrb	w2, [x3, x0]
    343132e8:	35ffff42 	cbnz	w2, 343132d0 <vsnprintf+0x140>
    343132ec:	f90027e0 	str	x0, [sp, #72]
    343132f0:	34fffa45 	cbz	w5, 34313238 <vsnprintf+0xa8>
    343132f4:	f9001fe4 	str	x4, [sp, #56]
    343132f8:	17ffffd0 	b	34313238 <vsnprintf+0xa8>
    343132fc:	7100e41f 	cmp	w0, #0x39
    34313300:	54000328 	b.hi	34313364 <vsnprintf+0x1d4>  // b.pmore
    34313304:	7100bc1f 	cmp	w0, #0x2f
    34313308:	54000d48 	b.hi	343134b0 <vsnprintf+0x320>  // b.pmore
    3431330c:	7100941f 	cmp	w0, #0x25
    34313310:	54000f00 	b.eq	343134f0 <vsnprintf+0x360>  // b.none
    34313314:	7100b41f 	cmp	w0, #0x2d
    34313318:	54000fe1 	b.ne	34313514 <vsnprintf+0x384>  // b.any
    3431331c:	39400460 	ldrb	w0, [x3, #1]
    34313320:	52800029 	mov	w9, #0x1                   	// #1
    34313324:	aa0e03e3 	mov	x3, x14
    34313328:	17ffffd3 	b	34313274 <vsnprintf+0xe4>
    3431332c:	7101b01f 	cmp	w0, #0x6c
    34313330:	54000f21 	b.ne	34313514 <vsnprintf+0x384>  // b.any
    34313334:	39400460 	ldrb	w0, [x3, #1]
    34313338:	11000508 	add	w8, w8, #0x1
    3431333c:	aa0e03e3 	mov	x3, x14
    34313340:	17ffffcd 	b	34313274 <vsnprintf+0xe4>
    34313344:	7101e01f 	cmp	w0, #0x78
    34313348:	54000520 	b.eq	343133ec <vsnprintf+0x25c>  // b.none
    3431334c:	7101e81f 	cmp	w0, #0x7a
    34313350:	54000e21 	b.ne	34313514 <vsnprintf+0x384>  // b.any
    34313354:	39400460 	ldrb	w0, [x3, #1]
    34313358:	52800028 	mov	w8, #0x1                   	// #1
    3431335c:	aa0e03e3 	mov	x3, x14
    34313360:	17ffffc5 	b	34313274 <vsnprintf+0xe4>
    34313364:	71018c1f 	cmp	w0, #0x63
    34313368:	54000fa0 	b.eq	3431355c <vsnprintf+0x3cc>  // b.none
    3431336c:	7101901f 	cmp	w0, #0x64
    34313370:	54000201 	b.ne	343133b0 <vsnprintf+0x220>  // b.any
    34313374:	7100051f 	cmp	w8, #0x1
    34313378:	540011e9 	b.ls	343135b4 <vsnprintf+0x424>  // b.plast
    3431337c:	37f81593 	tbnz	w19, #31, 3431362c <vsnprintf+0x49c>
    34313380:	91003e42 	add	x2, x18, #0xf
    34313384:	aa1203e0 	mov	x0, x18
    34313388:	927df052 	and	x18, x2, #0xfffffffffffffff8
    3431338c:	b9400000 	ldr	w0, [x0]
    34313390:	93407c03 	sxtw	x3, w0
    34313394:	37f816c0 	tbnz	w0, #31, 3431366c <vsnprintf+0x4dc>
    34313398:	910123e2 	add	x2, sp, #0x48
    3431339c:	9100e3e0 	add	x0, sp, #0x38
    343133a0:	52800007 	mov	w7, #0x0                   	// #0
    343133a4:	52800144 	mov	w4, #0xa                   	// #10
    343133a8:	97ffff2a 	bl	34313050 <unsigned_num_print>
    343133ac:	17ffffa3 	b	34313238 <vsnprintf+0xa8>
    343133b0:	52800027 	mov	w7, #0x1                   	// #1
    343133b4:	7101601f 	cmp	w0, #0x58
    343133b8:	54000ae1 	b.ne	34313514 <vsnprintf+0x384>  // b.any
    343133bc:	7100051f 	cmp	w8, #0x1
    343133c0:	540001a9 	b.ls	343133f4 <vsnprintf+0x264>  // b.plast
    343133c4:	37f81453 	tbnz	w19, #31, 3431364c <vsnprintf+0x4bc>
    343133c8:	91003e42 	add	x2, x18, #0xf
    343133cc:	aa1203e0 	mov	x0, x18
    343133d0:	927df052 	and	x18, x2, #0xfffffffffffffff8
    343133d4:	f9400003 	ldr	x3, [x0]
    343133d8:	910123e2 	add	x2, sp, #0x48
    343133dc:	9100e3e0 	add	x0, sp, #0x38
    343133e0:	52800204 	mov	w4, #0x10                  	// #16
    343133e4:	97ffff1b 	bl	34313050 <unsigned_num_print>
    343133e8:	17ffff94 	b	34313238 <vsnprintf+0xa8>
    343133ec:	52800007 	mov	w7, #0x0                   	// #0
    343133f0:	17fffff3 	b	343133bc <vsnprintf+0x22c>
    343133f4:	54fffe80 	b.eq	343133c4 <vsnprintf+0x234>  // b.none
    343133f8:	37f81593 	tbnz	w19, #31, 343136a8 <vsnprintf+0x518>
    343133fc:	aa1203e0 	mov	x0, x18
    34313400:	91002e42 	add	x2, x18, #0xb
    34313404:	927df052 	and	x18, x2, #0xfffffffffffffff8
    34313408:	b9400003 	ldr	w3, [x0]
    3431340c:	17fffff3 	b	343133d8 <vsnprintf+0x248>
    34313410:	7100051f 	cmp	w8, #0x1
    34313414:	54000dc9 	b.ls	343135cc <vsnprintf+0x43c>  // b.plast
    34313418:	37f80f93 	tbnz	w19, #31, 34313608 <vsnprintf+0x478>
    3431341c:	aa1203e0 	mov	x0, x18
    34313420:	91003e42 	add	x2, x18, #0xf
    34313424:	927df052 	and	x18, x2, #0xfffffffffffffff8
    34313428:	f9400003 	ldr	x3, [x0]
    3431342c:	17ffffdb 	b	34313398 <vsnprintf+0x208>
    34313430:	37f80b33 	tbnz	w19, #31, 34313594 <vsnprintf+0x404>
    34313434:	91003e42 	add	x2, x18, #0xf
    34313438:	aa1203e0 	mov	x0, x18
    3431343c:	927df052 	and	x18, x2, #0xfffffffffffffff8
    34313440:	f9400003 	ldr	x3, [x0]
    34313444:	b40002a3 	cbz	x3, 34313498 <vsnprintf+0x308>
    34313448:	f94027e0 	ldr	x0, [sp, #72]
    3431344c:	52800f02 	mov	w2, #0x78                  	// #120
    34313450:	52800009 	mov	w9, #0x0                   	// #0
    34313454:	52800604 	mov	w4, #0x30                  	// #48
    34313458:	cb0002a7 	sub	x7, x21, x0
    3431345c:	8b0f00e7 	add	x7, x7, x15
    34313460:	f9401fe8 	ldr	x8, [sp, #56]
    34313464:	14000002 	b	3431346c <vsnprintf+0x2dc>
    34313468:	386068e2 	ldrb	w2, [x7, x0]
    3431346c:	eb01001f 	cmp	x0, x1
    34313470:	54000062 	b.cs	3431347c <vsnprintf+0x2ec>  // b.hs, b.nlast
    34313474:	52800029 	mov	w9, #0x1                   	// #1
    34313478:	38001504 	strb	w4, [x8], #1
    3431347c:	91000400 	add	x0, x0, #0x1
    34313480:	2a0203e4 	mov	w4, w2
    34313484:	35ffff22 	cbnz	w2, 34313468 <vsnprintf+0x2d8>
    34313488:	f90027e0 	str	x0, [sp, #72]
    3431348c:	34000049 	cbz	w9, 34313494 <vsnprintf+0x304>
    34313490:	f9001fe8 	str	x8, [sp, #56]
    34313494:	510008c6 	sub	w6, w6, #0x2
    34313498:	910123e2 	add	x2, sp, #0x48
    3431349c:	9100e3e0 	add	x0, sp, #0x38
    343134a0:	52800007 	mov	w7, #0x0                   	// #0
    343134a4:	52800204 	mov	w4, #0x10                  	// #16
    343134a8:	97fffeea 	bl	34313050 <unsigned_num_print>
    343134ac:	17ffff63 	b	34313238 <vsnprintf+0xa8>
    343134b0:	7100c004 	subs	w4, w0, #0x30
    343134b4:	52800006 	mov	w6, #0x0                   	// #0
    343134b8:	1a8a1165 	csel	w5, w11, w10, ne  // ne = any
    343134bc:	d503201f 	nop
    343134c0:	39400040 	ldrb	w0, [x2]
    343134c4:	0b0608c6 	add	w6, w6, w6, lsl #2
    343134c8:	aa0203e3 	mov	x3, x2
    343134cc:	91000442 	add	x2, x2, #0x1
    343134d0:	0b060486 	add	w6, w4, w6, lsl #1
    343134d4:	5100c004 	sub	w4, w0, #0x30
    343134d8:	12001c87 	and	w7, w4, #0xff
    343134dc:	710024ff 	cmp	w7, #0x9
    343134e0:	54ffff09 	b.ls	343134c0 <vsnprintf+0x330>  // b.plast
    343134e4:	7100013f 	cmp	w9, #0x0
    343134e8:	5a8604c6 	cneg	w6, w6, ne  // ne = any
    343134ec:	17ffff62 	b	34313274 <vsnprintf+0xe4>
    343134f0:	f94027e2 	ldr	x2, [sp, #72]
    343134f4:	eb01005f 	cmp	x2, x1
    343134f8:	54000082 	b.cs	34313508 <vsnprintf+0x378>  // b.hs, b.nlast
    343134fc:	f9401fe3 	ldr	x3, [sp, #56]
    34313500:	38001460 	strb	w0, [x3], #1
    34313504:	f9001fe3 	str	x3, [sp, #56]
    34313508:	91000442 	add	x2, x2, #0x1
    3431350c:	f90027e2 	str	x2, [sp, #72]
    34313510:	17ffff4a 	b	34313238 <vsnprintf+0xa8>
    34313514:	f94027e0 	ldr	x0, [sp, #72]
    34313518:	eb01001f 	cmp	x0, x1
    3431351c:	540000a2 	b.cs	34313530 <vsnprintf+0x3a0>  // b.hs, b.nlast
    34313520:	f9401fe2 	ldr	x2, [sp, #56]
    34313524:	528004a4 	mov	w4, #0x25                  	// #37
    34313528:	38001444 	strb	w4, [x2], #1
    3431352c:	f9001fe2 	str	x2, [sp, #56]
    34313530:	91000402 	add	x2, x0, #0x1
    34313534:	f90027e2 	str	x2, [sp, #72]
    34313538:	eb01005f 	cmp	x2, x1
    3431353c:	540000a2 	b.cs	34313550 <vsnprintf+0x3c0>  // b.hs, b.nlast
    34313540:	f9401fe2 	ldr	x2, [sp, #56]
    34313544:	39400063 	ldrb	w3, [x3]
    34313548:	38001443 	strb	w3, [x2], #1
    3431354c:	f9001fe2 	str	x2, [sp, #56]
    34313550:	91000800 	add	x0, x0, #0x2
    34313554:	f90027e0 	str	x0, [sp, #72]
    34313558:	17ffff38 	b	34313238 <vsnprintf+0xa8>
    3431355c:	f94027e0 	ldr	x0, [sp, #72]
    34313560:	eb01001f 	cmp	x0, x1
    34313564:	54000122 	b.cs	34313588 <vsnprintf+0x3f8>  // b.hs, b.nlast
    34313568:	37f80b33 	tbnz	w19, #31, 343136cc <vsnprintf+0x53c>
    3431356c:	91002e42 	add	x2, x18, #0xb
    34313570:	aa1203e3 	mov	x3, x18
    34313574:	927df052 	and	x18, x2, #0xfffffffffffffff8
    34313578:	f9401fe2 	ldr	x2, [sp, #56]
    3431357c:	b9400063 	ldr	w3, [x3]
    34313580:	38001443 	strb	w3, [x2], #1
    34313584:	f9001fe2 	str	x2, [sp, #56]
    34313588:	91000400 	add	x0, x0, #0x1
    3431358c:	f90027e0 	str	x0, [sp, #72]
    34313590:	17ffff2a 	b	34313238 <vsnprintf+0xa8>
    34313594:	11002262 	add	w2, w19, #0x8
    34313598:	7100005f 	cmp	w2, #0x0
    3431359c:	54000aed 	b.le	343136f8 <vsnprintf+0x568>
    343135a0:	91003e43 	add	x3, x18, #0xf
    343135a4:	aa1203e0 	mov	x0, x18
    343135a8:	2a0203f3 	mov	w19, w2
    343135ac:	927df072 	and	x18, x3, #0xfffffffffffffff8
    343135b0:	17ffffa4 	b	34313440 <vsnprintf+0x2b0>
    343135b4:	54ffee40 	b.eq	3431337c <vsnprintf+0x1ec>  // b.none
    343135b8:	37f80b53 	tbnz	w19, #31, 34313720 <vsnprintf+0x590>
    343135bc:	91002e42 	add	x2, x18, #0xb
    343135c0:	aa1203e0 	mov	x0, x18
    343135c4:	927df052 	and	x18, x2, #0xfffffffffffffff8
    343135c8:	17ffff71 	b	3431338c <vsnprintf+0x1fc>
    343135cc:	54fff260 	b.eq	34313418 <vsnprintf+0x288>  // b.none
    343135d0:	37f80b93 	tbnz	w19, #31, 34313740 <vsnprintf+0x5b0>
    343135d4:	aa1203e0 	mov	x0, x18
    343135d8:	91002e42 	add	x2, x18, #0xb
    343135dc:	927df052 	and	x18, x2, #0xfffffffffffffff8
    343135e0:	b9400003 	ldr	w3, [x0]
    343135e4:	17ffff6d 	b	34313398 <vsnprintf+0x208>
    343135e8:	11002262 	add	w2, w19, #0x8
    343135ec:	7100005f 	cmp	w2, #0x0
    343135f0:	540008ad 	b.le	34313704 <vsnprintf+0x574>
    343135f4:	91003e43 	add	x3, x18, #0xf
    343135f8:	aa1203e0 	mov	x0, x18
    343135fc:	2a0203f3 	mov	w19, w2
    34313600:	927df072 	and	x18, x3, #0xfffffffffffffff8
    34313604:	17ffff2c 	b	343132b4 <vsnprintf+0x124>
    34313608:	11002262 	add	w2, w19, #0x8
    3431360c:	7100005f 	cmp	w2, #0x0
    34313610:	5400080d 	b.le	34313710 <vsnprintf+0x580>
    34313614:	aa1203e0 	mov	x0, x18
    34313618:	91003e43 	add	x3, x18, #0xf
    3431361c:	927df072 	and	x18, x3, #0xfffffffffffffff8
    34313620:	2a0203f3 	mov	w19, w2
    34313624:	f9400003 	ldr	x3, [x0]
    34313628:	17ffff5c 	b	34313398 <vsnprintf+0x208>
    3431362c:	11002262 	add	w2, w19, #0x8
    34313630:	7100005f 	cmp	w2, #0x0
    34313634:	540005cd 	b.le	343136ec <vsnprintf+0x55c>
    34313638:	91003e43 	add	x3, x18, #0xf
    3431363c:	aa1203e0 	mov	x0, x18
    34313640:	2a0203f3 	mov	w19, w2
    34313644:	927df072 	and	x18, x3, #0xfffffffffffffff8
    34313648:	17ffff51 	b	3431338c <vsnprintf+0x1fc>
    3431364c:	11002262 	add	w2, w19, #0x8
    34313650:	7100005f 	cmp	w2, #0x0
    34313654:	5400024d 	b.le	3431369c <vsnprintf+0x50c>
    34313658:	91003e43 	add	x3, x18, #0xf
    3431365c:	aa1203e0 	mov	x0, x18
    34313660:	2a0203f3 	mov	w19, w2
    34313664:	927df072 	and	x18, x3, #0xfffffffffffffff8
    34313668:	17ffff5b 	b	343133d4 <vsnprintf+0x244>
    3431366c:	f94027e2 	ldr	x2, [sp, #72]
    34313670:	eb01005f 	cmp	x2, x1
    34313674:	540000a2 	b.cs	34313688 <vsnprintf+0x4f8>  // b.hs, b.nlast
    34313678:	f9401fe3 	ldr	x3, [sp, #56]
    3431367c:	528005a4 	mov	w4, #0x2d                  	// #45
    34313680:	38001464 	strb	w4, [x3], #1
    34313684:	f9001fe3 	str	x3, [sp, #56]
    34313688:	4b0003e0 	neg	w0, w0
    3431368c:	91000442 	add	x2, x2, #0x1
    34313690:	f90027e2 	str	x2, [sp, #72]
    34313694:	93407c03 	sxtw	x3, w0
    34313698:	17ffff40 	b	34313398 <vsnprintf+0x208>
    3431369c:	8b33c280 	add	x0, x20, w19, sxtw
    343136a0:	2a0203f3 	mov	w19, w2
    343136a4:	17ffff4c 	b	343133d4 <vsnprintf+0x244>
    343136a8:	11002262 	add	w2, w19, #0x8
    343136ac:	7100005f 	cmp	w2, #0x0
    343136b0:	540005ad 	b.le	34313764 <vsnprintf+0x5d4>
    343136b4:	aa1203e0 	mov	x0, x18
    343136b8:	91002e43 	add	x3, x18, #0xb
    343136bc:	927df072 	and	x18, x3, #0xfffffffffffffff8
    343136c0:	2a0203f3 	mov	w19, w2
    343136c4:	b9400003 	ldr	w3, [x0]
    343136c8:	17ffff44 	b	343133d8 <vsnprintf+0x248>
    343136cc:	11002262 	add	w2, w19, #0x8
    343136d0:	7100005f 	cmp	w2, #0x0
    343136d4:	5400050d 	b.le	34313774 <vsnprintf+0x5e4>
    343136d8:	91002e44 	add	x4, x18, #0xb
    343136dc:	aa1203e3 	mov	x3, x18
    343136e0:	2a0203f3 	mov	w19, w2
    343136e4:	927df092 	and	x18, x4, #0xfffffffffffffff8
    343136e8:	17ffffa4 	b	34313578 <vsnprintf+0x3e8>
    343136ec:	8b33c280 	add	x0, x20, w19, sxtw
    343136f0:	2a0203f3 	mov	w19, w2
    343136f4:	17ffff26 	b	3431338c <vsnprintf+0x1fc>
    343136f8:	8b33c280 	add	x0, x20, w19, sxtw
    343136fc:	2a0203f3 	mov	w19, w2
    34313700:	17ffff50 	b	34313440 <vsnprintf+0x2b0>
    34313704:	8b33c280 	add	x0, x20, w19, sxtw
    34313708:	2a0203f3 	mov	w19, w2
    3431370c:	17fffeea 	b	343132b4 <vsnprintf+0x124>
    34313710:	8b33c280 	add	x0, x20, w19, sxtw
    34313714:	2a0203f3 	mov	w19, w2
    34313718:	f9400003 	ldr	x3, [x0]
    3431371c:	17ffff1f 	b	34313398 <vsnprintf+0x208>
    34313720:	11002262 	add	w2, w19, #0x8
    34313724:	7100005f 	cmp	w2, #0x0
    34313728:	54fffe2d 	b.le	343136ec <vsnprintf+0x55c>
    3431372c:	91002e43 	add	x3, x18, #0xb
    34313730:	aa1203e0 	mov	x0, x18
    34313734:	2a0203f3 	mov	w19, w2
    34313738:	927df072 	and	x18, x3, #0xfffffffffffffff8
    3431373c:	17ffff14 	b	3431338c <vsnprintf+0x1fc>
    34313740:	11002262 	add	w2, w19, #0x8
    34313744:	7100005f 	cmp	w2, #0x0
    34313748:	540001cd 	b.le	34313780 <vsnprintf+0x5f0>
    3431374c:	aa1203e0 	mov	x0, x18
    34313750:	91002e43 	add	x3, x18, #0xb
    34313754:	927df072 	and	x18, x3, #0xfffffffffffffff8
    34313758:	2a0203f3 	mov	w19, w2
    3431375c:	b9400003 	ldr	w3, [x0]
    34313760:	17ffff0e 	b	34313398 <vsnprintf+0x208>
    34313764:	8b33c280 	add	x0, x20, w19, sxtw
    34313768:	2a0203f3 	mov	w19, w2
    3431376c:	b9400003 	ldr	w3, [x0]
    34313770:	17ffff1a 	b	343133d8 <vsnprintf+0x248>
    34313774:	8b33c283 	add	x3, x20, w19, sxtw
    34313778:	2a0203f3 	mov	w19, w2
    3431377c:	17ffff7f 	b	34313578 <vsnprintf+0x3e8>
    34313780:	8b33c280 	add	x0, x20, w19, sxtw
    34313784:	2a0203f3 	mov	w19, w2
    34313788:	b9400003 	ldr	w3, [x0]
    3431378c:	17ffff03 	b	34313398 <vsnprintf+0x208>

0000000034313790 <snprintf>:
    34313790:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    34313794:	128004e8 	mov	w8, #0xffffffd8            	// #-40
    34313798:	910003fd 	mov	x29, sp
    3431379c:	910203ea 	add	x10, sp, #0x80
    343137a0:	a9032bea 	stp	x10, x10, [sp, #48]
    343137a4:	910143e9 	add	x9, sp, #0x50
    343137a8:	f90023e9 	str	x9, [sp, #64]
    343137ac:	29097fe8 	stp	w8, wzr, [sp, #72]
    343137b0:	a94327e8 	ldp	x8, x9, [sp, #48]
    343137b4:	a90127e8 	stp	x8, x9, [sp, #16]
    343137b8:	a94427e8 	ldp	x8, x9, [sp, #64]
    343137bc:	a90227e8 	stp	x8, x9, [sp, #32]
    343137c0:	a90593e3 	stp	x3, x4, [sp, #88]
    343137c4:	910043e3 	add	x3, sp, #0x10
    343137c8:	a9069be5 	stp	x5, x6, [sp, #104]
    343137cc:	f9003fe7 	str	x7, [sp, #120]
    343137d0:	97fffe70 	bl	34313190 <vsnprintf>
    343137d4:	a8c87bfd 	ldp	x29, x30, [sp], #128
    343137d8:	d65f03c0 	ret
    343137dc:	00000000 	udf	#0

00000000343137e0 <strlcpy>:
    343137e0:	b4000262 	cbz	x2, 3431382c <strlcpy+0x4c>
    343137e4:	d1000444 	sub	x4, x2, #0x1
    343137e8:	aa0103e2 	mov	x2, x1
    343137ec:	8b040004 	add	x4, x0, x4
    343137f0:	14000004 	b	34313800 <strlcpy+0x20>
    343137f4:	385ff043 	ldurb	w3, [x2, #-1]
    343137f8:	38001403 	strb	w3, [x0], #1
    343137fc:	34000123 	cbz	w3, 34313820 <strlcpy+0x40>
    34313800:	aa0203e3 	mov	x3, x2
    34313804:	91000442 	add	x2, x2, #0x1
    34313808:	eb04001f 	cmp	x0, x4
    3431380c:	54ffff41 	b.ne	343137f4 <strlcpy+0x14>  // b.any
    34313810:	aa0303e2 	mov	x2, x3
    34313814:	3900001f 	strb	wzr, [x0]
    34313818:	38401440 	ldrb	w0, [x2], #1
    3431381c:	350000a0 	cbnz	w0, 34313830 <strlcpy+0x50>
    34313820:	cb010040 	sub	x0, x2, x1
    34313824:	d1000400 	sub	x0, x0, #0x1
    34313828:	d65f03c0 	ret
    3431382c:	aa0103e2 	mov	x2, x1
    34313830:	38401440 	ldrb	w0, [x2], #1
    34313834:	35ffffe0 	cbnz	w0, 34313830 <strlcpy+0x50>
    34313838:	cb010040 	sub	x0, x2, x1
    3431383c:	d1000400 	sub	x0, x0, #0x1
    34313840:	d65f03c0 	ret
	...

0000000034313850 <strlen>:
    34313850:	39400001 	ldrb	w1, [x0]
    34313854:	340000e1 	cbz	w1, 34313870 <strlen+0x20>
    34313858:	aa0003e1 	mov	x1, x0
    3431385c:	d503201f 	nop
    34313860:	38401c22 	ldrb	w2, [x1, #1]!
    34313864:	35ffffe2 	cbnz	w2, 34313860 <strlen+0x10>
    34313868:	cb000020 	sub	x0, x1, x0
    3431386c:	d65f03c0 	ret
    34313870:	d2800000 	mov	x0, #0x0                   	// #0
    34313874:	d65f03c0 	ret
	...

0000000034313880 <strncmp>:
    34313880:	b40001a2 	cbz	x2, 343138b4 <strncmp+0x34>
    34313884:	d2800003 	mov	x3, #0x0                   	// #0
    34313888:	14000004 	b	34313898 <strncmp+0x18>
    3431388c:	34000144 	cbz	w4, 343138b4 <strncmp+0x34>
    34313890:	eb03005f 	cmp	x2, x3
    34313894:	54000100 	b.eq	343138b4 <strncmp+0x34>  // b.none
    34313898:	38636804 	ldrb	w4, [x0, x3]
    3431389c:	38636825 	ldrb	w5, [x1, x3]
    343138a0:	91000463 	add	x3, x3, #0x1
    343138a4:	6b05009f 	cmp	w4, w5
    343138a8:	54ffff20 	b.eq	3431388c <strncmp+0xc>  // b.none
    343138ac:	4b050080 	sub	w0, w4, w5
    343138b0:	d65f03c0 	ret
    343138b4:	52800000 	mov	w0, #0x0                   	// #0
    343138b8:	d65f03c0 	ret
    343138bc:	00000000 	udf	#0

00000000343138c0 <strnlen>:
    343138c0:	aa0003e4 	mov	x4, x0
    343138c4:	aa0103e0 	mov	x0, x1
    343138c8:	b4000121 	cbz	x1, 343138ec <strnlen+0x2c>
    343138cc:	d2800002 	mov	x2, #0x0                   	// #0
    343138d0:	14000004 	b	343138e0 <strnlen+0x20>
    343138d4:	91000442 	add	x2, x2, #0x1
    343138d8:	eb02001f 	cmp	x0, x2
    343138dc:	54000080 	b.eq	343138ec <strnlen+0x2c>  // b.none
    343138e0:	38626883 	ldrb	w3, [x4, x2]
    343138e4:	35ffff83 	cbnz	w3, 343138d4 <strnlen+0x14>
    343138e8:	aa0203e0 	mov	x0, x2
    343138ec:	d65f03c0 	ret

00000000343138f0 <strrchr>:
    343138f0:	12001c21 	and	w1, w1, #0xff
    343138f4:	aa0003e2 	mov	x2, x0
    343138f8:	d2800000 	mov	x0, #0x0                   	// #0
    343138fc:	d503201f 	nop
    34313900:	39400043 	ldrb	w3, [x2]
    34313904:	6b01007f 	cmp	w3, w1
    34313908:	9a821000 	csel	x0, x0, x2, ne  // ne = any
    3431390c:	91000442 	add	x2, x2, #0x1
    34313910:	35ffff83 	cbnz	w3, 34313900 <strrchr+0x10>
    34313914:	d65f03c0 	ret

0000000034313918 <build_message>:
    34313918:	6c697542 203a2074 333a3831 33323a34     Built : 18:34:23
    34313928:	754a202c 3732206c 32303220 00000035     , Jul 27 2025...

0000000034313938 <version_string>:
    34313938:	312e3276 28372e30 656c6572 29657361     v2.10.7(release)
    34313948:	7073623a 302e3334 312e322d 2d372e30     :bsp43.0-2.10.7-
    34313958:	74726964 00000079                       dirty...

0000000034313960 <fip_mem_offset>:
	...
    34313968:	324c420a 6146203a 72756c69 6e692065     .BL2: Failure in
    34313978:	65727020 616d6920 6c206567 2064616f      pre image load 
    34313988:	646e6168 676e696c 69252820 00000a29     handling (%i)...
    34313998:	324c420a 6146203a 64656c69 206f7420     .BL2: Failed to 
    343139a8:	64616f6c 616d6920 69206567 75252064     load image id %u
    343139b8:	69252820 00000a29 324c420a 6146203a      (%i)....BL2: Fa
    343139c8:	72756c69 6e692065 736f7020 6d692074     ilure in post im
    343139d8:	20656761 64616f6c 6e616820 6e696c64     age load handlin
    343139e8:	25282067 000a2969 324c4214 7325203a     g (%i)...BL2: %s
    343139f8:	0000000a 00000000 324c4214 6f42203a     .........BL2: Bo
    34313a08:	6e69746f 4c422067 000a3133 00000000     oting BL31......
    34313a18:	7365722f 65767265 656d2d64 79726f6d     /reserved-memory
	...
    34313a30:	65736572 64657672 6d656d2d 0079726f     reserved-memory.
    34313a40:	64646123 73736572 6c65632d 0000736c     #address-cells..
    34313a50:	7a697323 65632d65 00736c6c 00000000     #size-cells.....
    34313a60:	676e6172 00007365 6d2d6f6e 00007061     ranges..no-map..
    34313a70:	00676572 00000000                       reg.....

0000000034313a78 <block_dev_connector>:
    34313a78:	343035c0 00000000                       .504....

0000000034313a80 <block_dev_funcs>:
    34313a80:	34303540 00000000 34303550 00000000     @504....P504....
    34313a90:	34303570 00000000 00000000 00000000     p504............
    34313aa0:	34303840 00000000 343036b0 00000000     @804.....604....
    34313ab0:	343035b0 00000000 00000000 00000000     .504............
    34313ac0:	34303640 00000000                       @604....

0000000034313ac8 <fip_dev_connector>:
    34313ac8:	343039e0 00000000                       .904....

0000000034313ad0 <fip_dev_funcs>:
    34313ad0:	343039d0 00000000 34303c60 00000000     .904....`<04....
	...
    34313ae8:	34303a60 00000000 34303ba0 00000000     `:04.....;04....
	...
    34313b00:	34303a80 00000000 34303ae0 00000000     .:04.....:04....
    34313b10:	34303d70 00000000                       p=04....

0000000034313b18 <uuid_null.0>:
	...

0000000034313b28 <memmap_dev_connector>:
    34313b28:	34303e20 00000000                        >04....

0000000034313b30 <memmap_dev_funcs>:
    34313b30:	34303e10 00000000 34303e50 00000000     .>04....P>04....
    34313b40:	34303e90 00000000 34303eb0 00000000     .>04.....>04....
    34313b50:	34303f50 00000000 34303f00 00000000     P?04.....?04....
    34313b60:	34303ed0 00000000 00000000 00000000     .>04............
    34313b70:	34303e40 00000000 444d430a 66203331     @>04.....CMD13 f
    34313b80:	656c6961 66612064 20726574 72206425     ailed after %d r
    34313b90:	69727465 000a7365 4d43410a 20313544     etries...ACMD51 
    34313ba0:	6c696166 61206465 72657466 20642520     failed after %d 
    34313bb0:	72746572 20736569 74657228 2964253d     retries (ret=%d)
    34313bc0:	0000000a 00000000 444d430a 61662031     .........CMD1 fa
    34313bd0:	64656c69 74666120 25207265 65722064     iled after %d re
    34313be0:	65697274 00000a73 4d43410a 20313444     tries....ACMD41 
    34313bf0:	6c696166 61206465 72657466 20642520     failed after %d 
    34313c00:	72746572 0a736569 00000000 00000000     retries.........

0000000034313c10 <sd_tran_speed_base>:
    34313c10:	0d0c0a00 1e19140f 322d2823 50463c37     ........#(-27<FP

0000000034313c20 <tran_speed_base>:
    34313c20:	0d0c0a00 1e1a140f 342d2823 50463c37     ........#(-47<FP
    34313c30:	6961460a 2064656c 64206f74 73736165     .Failed to deass
    34313c40:	20747265 20524444 65736572 25282074     ert DDR reset (%
    34313c50:	000a2964 00000000 74616c70 6b6c635f     d)......plat_clk
    34313c60:	00000073 00000000 6961460a 2064656c     s........Failed 
    34313c70:	69206f74 746e6564 20796669 204d4743     to identify CGM 
    34313c80:	69766964 27726564 61702073 746e6572     divider's parent
    34313c90:	0000000a 00000000 6961460a 2064656c     .........Failed 
    34313ca0:	69206f74 746e6564 20796669 20534644     to identify DFS 
    34313cb0:	69766964 27726564 61702073 746e6572     divider's parent
    34313cc0:	0000000a 00000000 6961460a 2064656c     .........Failed 
    34313cd0:	69206f74 746e6564 20796669 27534644     to identify DFS'
    34313ce0:	61702073 746e6572 0000000a 00000000     s parent........
    34313cf0:	6961460a 2064656c 69206f74 746e6564     .Failed to ident
    34313d00:	20796669 274c4c50 61702073 746e6572     ify PLL's parent
    34313d10:	0000000a 00000000 6961460a 2064656c     .........Failed 
    34313d20:	63206f74 676e6168 68742065 6c632065     to change the cl
    34313d30:	206b636f 72756f73 6f206563 756d2066     ock source of mu
    34313d40:	75252078 206f7420 28207525 204d4743     x %u to %u (CGM 
    34313d50:	7025203d 00000a29 6568540a 69777320     = %p)....The swi
    34313d60:	20686374 6d20666f 25207875 43282075     tch of mux %u (C
    34313d70:	3d204d47 29702520 206f7420 65666173     GM = %p) to safe
    34313d80:	6f6c6320 66206b63 656c6961 00000a64      clock failed...
    34313d90:	7972540a 20676e69 64206f74 62617369     .Trying to disab
    34313da0:	6120656c 6c61206e 64616572 69642079     le an already di
    34313db0:	6c626173 6d206465 6c75646f 666f2065     sabled module of
    34313dc0:	70797420 75252065 0000000a 00000000      type %u........
    34313dd0:	766e490a 64696c61 72617020 20746e65     .Invalid parent 
    34313de0:	29752528 726f6620 78756d20 0a752520     (%u) for mux %u.
	...
    34313df8:	6f6c420a 25206b63 72662075 70206d6f     .Block %u from p
    34313e08:	69747261 6e6f6974 20752520 61207369     artition %u is a
    34313e18:	6165726c 64207964 62617369 0a64656c     lready disabled.
	...
    34313e30:	6b6e550a 6e776f6e 72617020 69746974     .Unknown partiti
    34313e40:	62206e6f 6b636f6c 70797420 25203a65     on block type: %
    34313e50:	00000a64 00000000 766e490a 64696c61     d........Invalid
    34313e60:	63736f20 616c6c69 20726f74 000a6425      oscillator %d..
    34313e70:	6568540a 65726620 6e657571 6f207963     .The frequency o
    34313e80:	68742066 69642065 65646976 75252072     f the divider %u
    34313e90:	20736920 20746f6e 0a746573 00000000      is not set.....
    34313ea0:	6568540a 72617020 20746e65 7420666f     .The parent of t
    34313eb0:	43206568 44204d47 69205649 74276e73     he CGM DIV isn't
    34313ec0:	63206120 6b636f6c 0000000a 00000000      a clock........
    34313ed0:	6568540a 6f6c6320 69206b63 74276e73     .The clock isn't
    34313ee0:	6e6f6320 7463656e 74206465 2061206f      connected to a 
    34313ef0:	75646f6d 000a656c 6568540a 72617020     module...The par
    34313f00:	20746e65 7420666f 43206568 44204d47     ent of the CGM D
    34313f10:	69205649 74276e73 4d206120 000a5855     IV isn't a MUX..
    34313f20:	6961460a 2064656c 67206f74 43207465     .Failed to get C
    34313f30:	62204d47 20657361 72646461 20737365     GM base address 
    34313f40:	7420666f 4d206568 6d205855 6c75646f     of the MUX modul
    34313f50:	64252065 0000000a 6961460a 2064656c     e %d.....Failed 
    34313f60:	65206f74 6c62616e 68742065 69642065     to enable the di
    34313f70:	75642076 6f742065 6b6e7520 6e776f6e     v due to unknown
    34313f80:	65726620 6e657571 6f207963 68742066      frequency of th
    34313f90:	47432065 554d204d 75252058 4d474328     e CGM MUX %u(CGM
    34313fa0:	2970253d 0000000a 4d47430a 76696420     =%p).....CGM div
    34313fb0:	72656469 20736920 65726c61 20796461     ider is already 
    34313fc0:	61736964 64656c62 6763203a 203d206d     disabled: cgm = 
    34313fd0:	6c257830 756d2078 203d2078 64207525     0x%lx mux = %u d
    34313fe0:	3d207669 00752520 6e61430a 20746f6e     iv = %u..Cannot 
    34313ff0:	20746573 204d4743 69766964 20726564     set CGM divider 
    34314000:	78756d28 2c75253a 76696420 2975253a     (mux:%u, div:%u)
    34314010:	726f6620 706e6920 3d207475 756c2520      for input = %lu
    34314020:	6f202620 75707475 203d2074 2c756c25      & output = %lu,
    34314030:	61654e20 74736572 65726620 203d2071      Nearest freq = 
    34314040:	0a756c25 00000000 5346440a 56494420     %lu......DFS DIV
    34314050:	656f6420 74276e73 76616820 20612065      doesn't have a 
    34314060:	20534644 70207361 6e657261 00000a74     DFS as parent...
    34314070:	726f500a 75252074 20666f20 20534644     .Port %u of DFS 
    34314080:	6c257830 73692078 726c6120 79646165     0x%lx is already
    34314090:	73696420 656c6261 00000a64 00000000      disabled.......
    343140a0:	6961460a 2064656c 67206f74 44207465     .Failed to get D
    343140b0:	73275346 65726620 6e756571 000a7963     FS's freqeuncy..
    343140c0:	6961460a 2064656c 66206f74 20646e69     .Failed to find 
    343140d0:	2049464d 20646e61 204e464d 74746573     MFI and MFN sett
    343140e0:	73676e69 726f6620 53464420 56494420     ings for DFS DIV
    343140f0:	65726620 6c252071 4e202e75 65726165      freq %lu. Neare
    34314100:	66207473 20716572 6c25203d 00000a75     st freq = %lu...
    34314110:	6961460a 2064656c 6c206f74 206b636f     .Failed to lock 
    34314120:	20534644 69766964 0a726564 00000000     DFS divider.....
    34314130:	6961460a 2064656c 67206f74 74207465     .Failed to get t
    34314140:	62206568 20657361 72646461 20737365     he base address 
    34314150:	7420666f 6d206568 6c75646f 64252065     of the module %d
    34314160:	0000000a 00000000 6961460a 2064656c     .........Failed 
    34314170:	64206f74 62617369 6d20656c 25207875     to disable mux %
    34314180:	43282075 3d204d47 29702520 0000000a     u (CGM = %p)....
    34314190:	6961460a 2064656c 69206f74 746e6564     .Failed to ident
    343141a0:	20796669 204c4c50 69766964 27726564     ify PLL divider'
    343141b0:	61702073 746e6572 0000000a 00000000     s parent........
    343141c0:	6568540a 72617020 20746e65 7420666f     .The parent of t
    343141d0:	64206568 64697669 69207265 6f6e2073     he divider is no
    343141e0:	20612074 204c4c50 74736e69 65636e61     t a PLL instance
    343141f0:	0000000a 00000000 6568540a 72617020     .........The par
    34314200:	20746e65 7420666f 50206568 44204c4c     ent of the PLL D
    34314210:	69205649 6e692073 696c6176 00000a64     IV is invalid...
    34314220:	6961460a 2064656c 64206f74 63657465     .Failed to detec
    34314230:	4c502074 6e69204c 6e617473 000a6563     t PLL instance..
    34314240:	6961460a 2064656c 65206f74 6c62616e     .Failed to enabl
    34314250:	68742065 4c502065 7564204c 6f742065     e the PLL due to
    34314260:	6b6e7520 6e776f6e 74617220 6f662065      unknown rate fo
    34314270:	70252072 0000000a 6e61430a 20746f6e     r %p.....Cannot 
    34314280:	20746573 204c4c50 69766964 20726564     set PLL divider 
    34314290:	20726f66 75706e69 203d2074 20756c25     for input = %lu 
    343142a0:	756f2026 74757074 25203d20 202e756c     & output = %lu. 
    343142b0:	7261654e 20747365 71657266 25203d20     Nearest freq = %
    343142c0:	000a756c 00000000 6b6e7528 6e776f6e     lu......(unknown
    343142d0:	00000029 00000000 766e490a 64696c61     )........Invalid
    343142e0:	72617020 20746e65 29752528 726f6620      parent (%u) for
    343142f0:	78756d20 2c752520 78756d20 70797420      mux %u, mux typ
    34314300:	25203a65 00000a73 6b6e550a 6e776f6e     e: %s....Unknown
    34314310:	78756d20 72617020 20746e65 65707974      mux parent type
    34314320:	6425203a 0000000a 6961460a 2064656c     : %d.....Failed 
    34314330:	66206f74 20646e69 2049464d 20646e61     to find MFI and 
    34314340:	204e464d 74746573 73676e69 726f6620     MFN settings for
    34314350:	4c4c5020 65726620 6c252071 4e202e75      PLL freq %lu. N
    34314360:	65726165 66207473 20716572 6c25203d     earest freq = %l
    34314370:	00000a75 00000000 6568540a 72617020     u........The par
    34314380:	20746e65 7420666f 50206568 69204c4c     ent of the PLL i
    34314390:	74276e73 63206120 6b636f6c 0000000a     sn't a clock....
    343143a0:	6568540a 72617020 20746e65 7420666f     .The parent of t
    343143b0:	50206568 69204c4c 74276e73 4d206120     he PLL isn't a M
    343143c0:	000a5855 00000000 58554d0a 70797420     UX.......MUX typ
    343143d0:	73692065 746f6e20 206e6920 636e7973     e is not in sync
    343143e0:	74697720 4c502068 4449204c 0000000a      with PLL ID....
    343143f0:	6961460a 2064656c 67206f74 50207465     .Failed to get P
    34314400:	63204c4c 6b636f6c 0a646920 00000000     LL clock id.....
    34314410:	6961460a 2064656c 74206f74 736e6172     .Failed to trans
    34314420:	6574616c 4c4c5020 6f6c6320 000a6b63     late PLL clock..
    34314430:	6961460a 2064656c 61206f74 73756a64     .Failed to adjus
    34314440:	444f2074 25205649 6f742075 74616d20     t ODIV %u to mat
    34314450:	70206863 69766572 2073756f 71657266     ch previous freq
    34314460:	636e6575 00000a79 6572500a 756f6976     uency....Previou
    34314470:	72662073 203a7165 20756c25 7261654e     s freq: %lu Near
    34314480:	20747365 71657266 6c25203a 00000a75     est freq: %lu...
    34314490:	7369440a 696c6261 6120676e 6165726c     .Disabling alrea
    343144a0:	64207964 62617369 2064656c 3a4c4c50     dy disabled PLL:
    343144b0:	25783020 000a786c 646e550a 6e696665      0x%lx...Undefin
    343144c0:	6d206465 6c75646f 79742065 203a6570     ed module type: 
    343144d0:	000a6425 00000000 646e550a 6e696665     %d.......Undefin
    343144e0:	70206465 6e657261 65672074 72657474     ed parent getter
    343144f0:	726f6620 70797420 25203a65 00000a64      for type: %d...
    34314500:	61736964 00656c62 62616e65 0000656c     disable.enable..
    34314510:	646e550a 6e696665 25206465 75662073     .Undefined %s fu
    34314520:	6974636e 66206e6f 7420726f 3a657079     nction for type:
    34314530:	0a642520 00000000 6f6c430a 25206b63      %d......Clock %
    34314540:	73692075 746f6e20 72617020 666f2074     u is not part of
    34314550:	65687420 6f6c6320 74206b63 0a656572      the clock tree.
	...
    34314568:	6961460a 2064656c 25206f74 6c632073     .Failed to %s cl
    34314578:	3a6b636f 0a752520 00000000 00000000     ock: %u.........
    34314588:	65636361 6c705f6c 0000006c 00000000     accel_pll.......
    34314598:	5f6d7261 00736664 5f6d7261 006c6c70     arm_dfs.arm_pll.
    343145a8:	306d6763 00000000 316d6763 00000000     cgm0....cgm1....
    343145b8:	326d6763 00000000 356d6763 00000000     cgm2....cgm5....
    343145c8:	366d6763 00000000 5f726464 006c6c70     cgm6....ddr_pll.
    343145d8:	63726966 00000000 736f7866 00000063     firc....fxosc...
    343145e8:	69726570 645f6870 00007366 00000000     periph_dfs......
    343145f8:	69726570 705f6870 00006c6c 00000000     periph_pll......
    34314608:	63726973 00000000                       sirc....

0000000034314610 <CSWTCH.145>:
    34314610:	34314588 00000000 34314598 00000000     .E14.....E14....
    34314620:	343145a0 00000000 343145a8 00000000     .E14.....E14....
    34314630:	343145b0 00000000 343145b8 00000000     .E14.....E14....
    34314640:	343145c0 00000000 343145c8 00000000     .E14.....E14....
    34314650:	343145d0 00000000 343145d8 00000000     .E14.....E14....
    34314660:	343145e0 00000000 343145e8 00000000     .E14.....E14....
    34314670:	343145f8 00000000 34314608 00000000     .E14.....F14....

0000000034314680 <enable_clbs>:
    34314680:	34305900 00000000 34305450 00000000     .Y04....PT04....
    34314690:	34307130 00000000 34305690 00000000     0q04.....V04....
    343146a0:	34306c50 00000000 34306c50 00000000     Pl04....Pl04....
    343146b0:	34306c50 00000000 34305450 00000000     Pl04....PT04....
    343146c0:	34306830 00000000 34305de0 00000000     0h04.....]04....
    343146d0:	343059a0 00000000 34305660 00000000     .Y04....`V04....
    343146e0:	34307b60 00000000 343057f0 00000000     `{04.....W04....
    343146f0:	34307ab0 00000000 34305450 00000000     .z04....PT04....

0000000034314700 <parents_clbs>:
    34314700:	34305420 00000000 34305420 00000000      T04.... T04....
    34314710:	34305520 00000000 343054e0 00000000      U04.....T04....
    34314720:	343057a0 00000000 343057a0 00000000     .W04.....W04....
    34314730:	343057a0 00000000 34305430 00000000     .W04....0T04....
    34314740:	34305440 00000000 343054a0 00000000     @T04.....T04....
    34314750:	34305460 00000000 34305420 00000000     `T04.... T04....
    34314760:	343053f0 00000000 34305400 00000000     .S04.....T04....
    34314770:	34305410 00000000 343053d0 00000000     .T04.....S04....
    34314780:	766e490a 64696c61 646f6d20 0a656c75     .Invalid module.
	...
    34314798:	3a73250a 78754d20 64692820 2975253a     .%s: Mux (id:%u)
    343147a8:	74697720 74756f68 76206120 64696c61      without a valid
    343147b8:	756f7320 20656372 29752528 0000000a      source (%u)....
    343147c8:	766e490a 64696c61 6f6c6320 70206b63     .Invalid clock p
    343147d8:	6e657261 00000a74 696e550a 6974696e     arent....Uniniti
    343147e8:	7a696c61 6f206465 6c696373 6f74616c     alized oscillato
    343147f8:	00000a72 00000000 6961460a 2064656c     r........Failed 
    34314808:	67206f74 50207465 73204c4c 6372756f     to get PLL sourc
    34314818:	6c632065 0a6b636f 00000000 00000000     e clock.........
    34314828:	6961460a 2064656c 67206f74 50207465     .Failed to get P
    34314838:	73274c4c 72617020 20746e65 71657266     LL's parent freq
    34314848:	636e6575 00000a79 6961460a 2064656c     uency....Failed 
    34314858:	64206f74 63657465 46442074 6e692053     to detect DFS in
    34314868:	6e617473 000a6563 6961460a 2064656c     stance...Failed 
    34314878:	67206f74 74207465 66206568 75716572     to get the frequ
    34314888:	79636e65 20666f20 204c4c50 000a7025     ency of PLL %p..
    34314898:	6961460a 2064656c 67206f74 43207465     .Failed to get C
    343148a8:	62204d47 20657361 72646461 20737365     GM base address 
    343148b8:	7420666f 6d206568 6c75646f 64252065     of the module %d
    343148c8:	0000000a 00000000 6961460a 2064656c     .........Failed 
    343148d8:	67206f74 74207465 66206568 75716572     to get the frequ
    343148e8:	79636e65 20666f20 204d4743 2058554d     ency of CGM MUX 
    343148f8:	43287525 253d4d47 000a2970 00000000     %u(CGM=%p)......
    34314908:	3233730a 316e6567 7261705f 20745f74     .s32gen1_part_t 
    34314918:	6e6e6163 6220746f 73752065 74206465     cannot be used t
    34314928:	6567206f 61722074 000a6574 00000000     o get rate......
    34314938:	3233730a 316e6567 7261705f 6c625f74     .s32gen1_part_bl
    34314948:	5f6b636f 61632074 746f6e6e 20656220     ock_t cannot be 
    34314958:	64657375 206f7420 20746567 65746172     used to get rate
    34314968:	0000000a 00000000                       ........

0000000034314970 <__func__.0>:
    34314970:	5f746567 5f78756d 71657266 00000000     get_mux_freq....
    34314980:	6961460a 2064656c 6d206f74 72207061     .Failed to map r
    34314990:	6f696765 6162206e 705f6573 30203a61     egion base_pa: 0
    343149a0:	6c6c2578 72652078 3a726f72 0a642520     x%llx error: %d.
	...
    343149b8:	6b6e550a 6e776f6e 6f6c6320 73206b63     .Unknown clock s
    343149c8:	6372756f 64692065 7525203a 0000000a     ource id: %u....

00000000343149d8 <s32g3_cc_clocks>:
	...
    34314b00:	343198f0 00000000 343198b0 00000000     ..14......14....
    34314b10:	34319980 00000000 00000000 00000000     ..14............
	...
    34314b38:	343199c0 00000000 34319920 00000000     ..14.... .14....
	...
    34314d70:	34319a20 00000000 34319a70 00000000      .14....p.14....
    34314d80:	343199f0 00000000 34319920 00000000     ..14.... .14....

0000000034314d90 <s32g3_clocks>:
	...
    34314e30:	34319768 00000000 343197c8 00000000     h.14......14....
    34314e40:	34319820 00000000 34319870 00000000      .14....p.14....

0000000034314e50 <siul2_clk_freq_map>:
    34314e50:	0000000b 00000000 3b9aca00 00000000     ...........;....
    34314e60:	77359400 00000000 3b9aca00 00000000     ..5w.......;....
    34314e70:	2faf0800 00000000 0000000c 00000000     .../............
    34314e80:	4190ab00 00000000 83215600 00000000     ...A.....V!.....
    34314e90:	4190ab00 00000000 2f351469 00000000     ...A....i.5/....
    34314ea0:	0000000e 00000000 4d7c6d00 00000000     .........m|M....
    34314eb0:	9af8da00 00000000 4d7c6d00 00000000     .........m|M....
    34314ec0:	2f47d57b 00000000 0000000f 00000000     {.G/............
    34314ed0:	53724e00 00000000 a6e49c00 00000000     .NrS............
    34314ee0:	53724e00 00000000 2faf0800 00000000     .NrS......./....
	...
    34314ef8:	4d7c6d00 00000000 9af8da00 00000000     .m|M............
    34314f08:	4d7c6d00 00000000 2f47d57b 00000000     .m|M....{.G/....
	...

0000000034314f40 <s32g_cc_clocks>:
	...
    34315040:	3431a840 00000000 3431a898 00000000     @.14......14....
	...
    343150b0:	3431a630 00000000 3431a5f0 00000000     0.14......14....
    343150c0:	3431a158 00000000 3431a118 00000000     X.14......14....
    343150d0:	3431a1c8 00000000 3431a2a8 00000000     ..14......14....
    343150e0:	3431a268 00000000 3431a318 00000000     h.14......14....
    343150f0:	3431a3f8 00000000 3431a3b8 00000000     ..14......14....
    34315100:	3431a468 00000000 3431bb08 00000000     h.14......14....
    34315110:	3431bac8 00000000 3431a188 00000000     ..14......14....
    34315120:	3431a2d8 00000000 3431a428 00000000     ..14....(.14....
    34315130:	3431a6b0 00000000 3431a670 00000000     ..14....p.14....
	...
    343151c8:	3431a000 00000000 00000000 00000000     ..14............
	...
    34315208:	34319ac0 00000000                       ..14....

0000000034315210 <s32g_clocks>:
    34315210:	3431a228 00000000 3431a1f8 00000000     (.14......14....
    34315220:	3431a378 00000000 3431a348 00000000     x.14....H.14....
    34315230:	3431a4c8 00000000 3431a498 00000000     ..14......14....
    34315240:	3431a540 00000000 3431a4f8 00000000     @.14......14....
    34315250:	3431a5b0 00000000 34319f50 00000000     ..14....P.14....
    34315260:	34319b10 00000000 34319b90 00000000     ..14......14....
    34315270:	34319c10 00000000 34319c90 00000000     ..14......14....
    34315280:	34319d08 00000000 34319d60 00000000     ..14....`.14....
    34315290:	34319db8 00000000 34319e08 00000000     ..14......14....
    343152a0:	34319e78 00000000 34319ee8 00000000     x.14......14....

00000000343152b0 <plat_clocks>:
    343152b0:	3431b1c8 00000000 3431bb88 00000000     ..14......14....
    343152c0:	3431b388 00000000 00000000 00000000     ..14............
    343152d0:	3431aa40 00000000 00000000 00000000     @.14............
	...
    34315310:	3431a950 00000000 3431a9a0 00000000     P.14......14....
	...
    34315340:	3431b630 00000000 3431b688 00000000     0.14......14....
    34315350:	3431b6e0 00000000 3431b738 00000000     ..14....8.14....
    34315360:	3431b790 00000000 3431b7e8 00000000     ..14......14....
	...
    34315378:	3431b840 00000000 3431b4a0 00000000     @.14......14....
    34315388:	3431b4f0 00000000 3431b540 00000000     ..14....@.14....
	...
    343153a0:	3431b590 00000000 00000000 00000000     ..14............
	...
    343153c0:	3431b278 00000000 3431b308 00000000     x.14......14....
    343153d0:	3431b0f0 00000000 00000000 00000000     ..14............
	...
    343153f0:	3431ba88 00000000 3431ba48 00000000     ..14....H.14....
	...
    343154b0:	3431aa10 00000000 3431aa98 00000000     ..14......14....
    343154c0:	3431af38 00000000 3431a710 00000000     8.14......14....
    343154d0:	3431a7c0 00000000 3431a768 00000000     ..14....h.14....
    343154e0:	3431ab38 00000000 3431a6e0 00000000     8.14......14....
    343154f0:	3431bbe8 00000000 3431bc68 00000000     ..14....h.14....
    34315500:	3431bc98 00000000 3431bcf0 00000000     ..14......14....
    34315510:	3431bd48 00000000 3431b600 00000000     H.14......14....
    34315520:	3431b898 00000000 3431bb38 00000000     ..14....8.14....
    34315530:	3431ad28 00000000 00000000 00000000     (.14............
    34315540:	3431ad80 00000000 3431b2a8 00000000     ..14......14....
    34315550:	3431add8 00000000 3431b338 00000000     ..14....8.14....
    34315560:	3431ae30 00000000 3431b1f8 00000000     0.14......14....
    34315570:	3431ae88 00000000 00000000 00000000     ..14............
    34315580:	3431aee0 00000000 3431b3b8 00000000     ..14......14....
    34315590:	3431b3e8 00000000 3431ac80 00000000     ..14......14....
    343155a0:	3431acd8 00000000 00000000 00000000     ..14............
	...
    343155c0:	3431abb0 00000000 00000000 00000000     ..14............
    343155d0:	3431ac00 00000000 00000000 00000000     ..14............
    343155e0:	3431ac50 00000000 3431bbb8 00000000     P.14......14....
    343155f0:	3431b918 00000000 3431b948 00000000     ..14....H.14....
    34315600:	3431b9e8 00000000 3431b0c0 00000000     ..14......14....
    34315610:	3431b148 00000000 3431af88 00000000     H.14......14....
    34315620:	3431b070 00000000 3431a810 00000000     p.14......14....
    34315630:	3431a8f0 00000000 3431afb8 00000000     ..14......14....
    34315640:	3431b008 00000000 726c410a 79646165     ..14.....Already
    34315650:	696e6920 6c616974 64657a69 6f6c6320      initialized clo
    34315660:	202e6b63 72727543 20746e65 71657266     ck. Current freq
    34315670:	25203d20 5220756c 66207165 20716572      = %lu Req freq 
    34315680:	6c25203d 00000a75 726c410a 79646165     = %lu....Already
    34315690:	696e6920 6c616974 64657a69 63736f20      initialized osc
    343156a0:	616c6c69 2e726f74 65726620 203d2071     illator. freq = 
    343156b0:	0a756c25 00000000 4c4c500a 65726620     %lu......PLL fre
    343156c0:	6e657571 77207963 61207361 6165726c     quency was alrea
    343156d0:	73207964 000a7465 5346440a 56494420     dy set...DFS DIV
    343156e0:	65726620 6e657571 77207963 61207361      frequency was a
    343156f0:	6165726c 73207964 74207465 6c25206f     lready set to %l
    34315700:	00000a75 00000000 756c250a 65726620     u........%lu fre
    34315710:	6e657571 69207963 756f2073 666f2074     quency is out of
    34315720:	65687420 6c6c6120 6465776f 6e617220      the allowed ran
    34315730:	203a6567 756c255b 756c253a 00000a5d     ge: [%lu:%lu]...
    34315740:	6568540a 76696420 72656469 656f6420     .The divider doe
    34315750:	74276e73 76616820 20612065 696c6176     sn't have a vali
    34315760:	61702064 746e6572 00000008 00000000     d parent........
    34315770:	7261500a 69746974 6c206e6f 206b6e69     .Partition link 
    34315780:	68746977 206f6e20 65726170 000a746e     with no parent..
    34315790:	7261500a 69746974 62206e6f 6b636f6c     .Partition block
    343157a0:	6e696c20 6977206b 6e206874 6170206f      link with no pa
    343157b0:	746e6572 0000000a 6961460a 2064656c     rent.....Failed 
    343157c0:	69206f74 746e6564 20796669 4d474344     to identify DCGM
    343157d0:	76696420 72656469 70207327 6e657261      divider's paren
    343157e0:	00000a74 00000000 2774490a 6f6e2073     t........It's no
    343157f0:	6c612074 65776f6c 6f742064 74657320     t allowed to set
    34315800:	65687420 65726620 6e657571 6f207963      the frequency o
    34315810:	20612066 20534644 00000021 00000000     f a DFS !.......
    34315820:	2774490a 6f6e2073 6c612074 65776f6c     .It's not allowe
    34315830:	6f742064 74657320 65687420 65726620     d to set the fre
    34315840:	6e657571 6f207963 20612066 74726170     quency of a part
    34315850:	6f697469 0021206e 2774490a 6f6e2073     ition !..It's no
    34315860:	6c612074 65776f6c 6f742064 74657320     t allowed to set
    34315870:	65687420 65726620 6e657571 6f207963      the frequency o
    34315880:	20612066 74726170 6f697469 6c62206e     f a partition bl
    34315890:	206b636f 00000021 6961460a 2064656c     ock !....Failed 
    343158a0:	73206f74 66207465 75716572 79636e65     to set frequency
    343158b0:	6c252820 484d2075 6620297a 6320726f      (%lu MHz) for c
    343158c0:	6b636f6c 0a752520 00000000 00000000     lock %u.........
    343158d0:	766e490a 64696c61 6f6c6320 000a6b63     .Invalid clock..
    343158e0:	6961460a 2064656c 67206f74 74207465     .Failed to get t
    343158f0:	66206568 75716572 79636e65 20666f20     he frequency of 
    34315900:	636f6c63 7525206b 0000000a 00000000     clock %u........
    34315910:	766e490a 64696c61 72617020 0a746e65     .Invalid parent.
	...
    34315928:	6f6c430a 25206b63 73692075 746f6e20     .Clock %u is not
    34315938:	6d206120 000a7875 6f6c430a 25206b63      a mux...Clock %
    34315948:	73692075 746f6e20 76206120 64696c61     u is not a valid
    34315958:	6f6c6320 66206b63 6d20726f 25207875      clock for mux %
    34315968:	00000a75 00000000                       u.......

0000000034315970 <__func__.0>:
    34315970:	5f746573 5f78756d 71657266 00000000     set_mux_freq....

0000000034315980 <addr_map_internal_base_map>:
    34315980:	00001716 15141312 11060706 00000b0a     ................
    34315990:	09080706 05040302 00040302 00000006     ................

00000000343159a0 <addr_map_masks_map>:
    343159a0:	00000f0f 0f0f0f0f 0f0f0f00 00001f1f     ................
    343159b0:	1f1f1f1f 0f0f1f0f 003f3f3f 0000001f     ........???.....

00000000343159c0 <addr_map_shift_map>:
    343159c0:	00000800 18100800 18100800 00000800     ................
    343159d0:	18100800 18100800 00100800 00000000     ................

00000000343159e0 <csr_to_store>:
    343159e0:	00001690 00001718 0001451c 0001651c     .........E...e..
    343159f0:	0001851c 0001a51c 00014520 00016520     ........ E.. e..
    34315a00:	00018520 0001a520 000003f0 000023f0      ... ........#..
    34315a10:	000043f0 000063f0 000083f0 0000a3f0     .C...c..........
    34315a20:	0000c3f0 0000e3f0 000103f0 000123f0     .............#..
    34315a30:	000146b0 000166b0 000186b0 0001a6b0     .F...f..........
    34315a40:	000146b4 000166b4 000186b4 0001a6b4     .F...f..........
    34315a50:	000146d0 000166d0 000186d0 0001a6d0     .F...f..........
    34315a60:	000146d4 000166d4 000186d4 0001a6d4     .F...f..........
    34315a70:	00014b50 00016b50 00018b50 0001ab50     PK..Pk..P...P...
    34315a80:	00014b4c 00016b4c 00018b4c 0001ab4c     LK..Lk..L...L...
    34315a90:	00014b70 00016b70 00018b70 0001ab70     pK..pk..p...p...
    34315aa0:	00014b6c 00016b6c 00018b6c 0001ab6c     lK..lk..l...l...
    34315ab0:	00014640 00016640 00018640 0001a640     @F..@f..@...@...
    34315ac0:	0001463c 0001663c 0001863c 0001a63c     <F..<f..<...<...
    34315ad0:	00014638 00016638 00018638 0001a638     8F..8f..8...8...
    34315ae0:	00014634 00016634 00018634 0001a634     4F..4f..4...4...
    34315af0:	00014630 00016630 00018630 0001a630     0F..0f..0...0...
    34315b00:	0001462c 0001662c 0001862c 0001a62c     ,F..,f..,...,...
    34315b10:	00014628 00016628 00018628 0001a628     (F..(f..(...(...
    34315b20:	00014624 00016624 00018624 0001a624     $F..$f..$...$...
    34315b30:	00014620 00016620 00018620 0001a620      F.. f.. ... ...
    34315b40:	00014664 00016664 00018664 0001a664     dF..df..d...d...
    34315b50:	00014660 00016660 00018660 0001a660     `F..`f..`...`...
    34315b60:	0001465c 0001665c 0001865c 0001a65c     \F..\f..\...\...
    34315b70:	00014658 00016658 00018658 0001a658     XF..Xf..X...X...
    34315b80:	00014654 00016654 00018654 0001a654     TF..Tf..T...T...
    34315b90:	00014650 00016650 00018650 0001a650     PF..Pf..P...P...
    34315ba0:	0001464c 0001664c 0001864c 0001a64c     LF..Lf..L...L...
    34315bb0:	00014648 00016648 00018648 0001a648     HF..Hf..H...H...
    34315bc0:	00014644 00016644 00018644 0001a644     DF..Df..D...D...
    34315bd0:	00014730 00016730 00018730 0001a730     0G..0g..0...0...
    34315be0:	00014734 00016734 00018734 0001a734     4G..4g..4...4...
    34315bf0:	00014750 00016750 00018750 0001a750     PG..Pg..P...P...
    34315c00:	00014754 00016754 00018754 0001a754     TG..Tg..T...T...
    34315c10:	0001492c 0001692c 0001892c 0001a92c     ,I..,i..,...,...
    34315c20:	00014928 00016928 00018928 0001a928     (I..(i..(...(...
    34315c30:	00014924 00016924 00018924 0001a924     $I..$i..$...$...
    34315c40:	00014920 00016920 00018920 0001a920      I.. i.. ... ...
    34315c50:	0001491c 0001691c 0001891c 0001a91c     .I...i..........
    34315c60:	00014918 00016918 00018918 0001a918     .I...i..........
    34315c70:	00014914 00016914 00018914 0001a914     .I...i..........
    34315c80:	00014910 00016910 00018910 0001a910     .I...i..........
    34315c90:	0001490c 0001690c 0001890c 0001a90c     .I...i..........
    34315ca0:	000149bc 000169bc 000189bc 0001a9bc     .I...i..........
    34315cb0:	000149b8 000169b8 000189b8 0001a9b8     .I...i..........
    34315cc0:	000149b4 000169b4 000189b4 0001a9b4     .I...i..........
    34315cd0:	000149b0 000169b0 000189b0 0001a9b0     .I...i..........
    34315ce0:	000149ac 000169ac 000189ac 0001a9ac     .I...i..........
    34315cf0:	000149a8 000169a8 000189a8 0001a9a8     .I...i..........
    34315d00:	000149a4 000169a4 000189a4 0001a9a4     .I...i..........
    34315d10:	000149a0 000169a0 000189a0 0001a9a0     .I...i..........
    34315d20:	0001499c 0001699c 0001899c 0001a99c     .I...i..........
    34315d30:	0001446c 0001646c 0001846c 0001a46c     lD..ld..l...l...
    34315d40:	000015e0 000015e4 00014850 00016850     ........PH..Ph..
    34315d50:	00018850 0001a850 00001374 00001388     P...P...t.......
    34315d60:	00014860 00016860 00018860 0001a860     `H..`h..`...`...
    34315d70:	00014870 00016870 00018870 0001a870     pH..ph..p...p...
    34315d80:	0000140c 00001608 00001618 000003c8     ................
    34315d90:	00000308 00000c10 00000c28 00000c40     ........(...@...
    34315da0:	00000c58 00000c70 00000c88 00000ca0     X...p...........
    34315db0:	00000cb8 000145fc 000165fc 000185fc     .....E...e......
    34315dc0:	0001a5fc 00014600 00016600 00018600     .....F...f......
    34315dd0:	0001a600 00014604 00016604 00018604     .....F...f......
    34315de0:	0001a604 00014608 00016608 00018608     .....F...f......
    34315df0:	0001a608 0001460c 0001660c 0001860c     .....F...f......
    34315e00:	0001a60c 00014610 00016610 00018610     .....F...f......
    34315e10:	0001a610 00014614 00016614 00018614     .....F...f......
    34315e20:	0001a614 00014618 00016618 00018618     .....F...f......
    34315e30:	0001a618 0001461c 0001661c 0001861c     .....F...f......
    34315e40:	0001a61c 000015f4 00014430 00016430     ........0D..0d..
    34315e50:	00018430 0001a430 00014730 00016730     0...0...0G..0g..
    34315e60:	00018730 0001a730 00014734 00016734     0...0...4G..4g..
    34315e70:	00018734 0001a734 00014750 00016750     4...4...PG..Pg..
    34315e80:	00018750 0001a750 00014754 00016754     P...P...TG..Tg..
    34315e90:	00018754 0001a754 000144f8 000164f8     T...T....D...d..
    34315ea0:	000184f8 0001a4f8 000144f4 000164f4     .........D...d..
    34315eb0:	000184f4 0001a4f4 000144f0 000164f0     .........D...d..
    34315ec0:	000184f0 0001a4f0 000144ec 000164ec     .........D...d..
    34315ed0:	000184ec 0001a4ec 000144e8 000164e8     .........D...d..
    34315ee0:	000184e8 0001a4e8 000144e4 000164e4     .........D...d..
    34315ef0:	000184e4 0001a4e4 000144e0 000164e0     .........D...d..
    34315f00:	000184e0 0001a4e0 000144dc 000164dc     .........D...d..
    34315f10:	000184dc 0001a4dc 000144d8 000164d8     .........D...d..
    34315f20:	000184d8 0001a4d8                       ........

0000000034315f28 <ddrc_to_store>:
    34315f28:	00000108 000000f4 000000e8 000000ec     ................
    34315f38:	00000194 00000f24 40394b4c 40394b50     ....$...LK9@PK9@
    34315f48:	40396b4c 40396b50 40398b4c 40398b50     Lk9@Pk9@L.9@P.9@
    34315f58:	4039ab4c 4039ab50 40394b6c 40394b70     L.9@P.9@lK9@pK9@
    34315f68:	40396b6c 40396b70 40398b6c 40398b70     lk9@pk9@l.9@p.9@
    34315f78:	4039ab6c 4039ab70 3a73250a 766e4920     l.9@p.9@.%s: Inv
    34315f88:	64696c61 72617020 74656d61 000a7265     alid parameter..
    34315f98:	3a73250a 766e4920 64696c61 72617020     .%s: Invalid par
    34315fa8:	74656d61 61207265 5f726464 0a6e656c     ameter addr_len.
	...
    34315fc0:	6961460a 2064656c 6d206f74 49207061     .Failed to map I
    34315fd0:	62204332 72207375 6f696765 62202e6e     2C bus region. b
    34315fe0:	5f657361 203a6170 6c257830 65202c78     ase_pa: 0x%lx, e
    34315ff0:	726f7272 6425203a 0000000a 00000000     rror: %d........
    34316000:	766e490a 64696c61 43324920 73616220     .Invalid I2C bas
    34316010:	64612065 73657264 00000a73 00000000     e address.......
    34316020:	636f6c63 72662d6b 65757165 0079636e     clock-frequency.

0000000034316030 <__func__.0>:
    34316030:	5f323373 5f633269 74696e69 00000000     s32_i2c_init....

0000000034316040 <__func__.1>:
    34316040:	5f323373 5f633269 74697277 00000065     s32_i2c_write...

0000000034316050 <__func__.2>:
    34316050:	5f323373 5f633269 64616572 00000000     s32_i2c_read....

0000000034316060 <s32_clk_div>:
    34316060:	00160014 001a0018 001e001c 00280022     ............".(.
    34316070:	0020001c 00280024 0030002c 0040003a     .. .$.(.,.0.:.@.
    34316080:	00380030 00480040 00580050 00800068     0.8.@.H.P.X.h...
    34316090:	00600050 00800070 00a00090 00f000c0     P.`.p...........
    343160a0:	00c000a0 010000e0 01400120 01e00180     ........ .@.....
    343160b0:	01800140 020001c0 02800240 03c00300     @.......@.......
    343160c0:	03000280 04000380 05000480 07800600     ................
    343160d0:	06000500 08000700 0a000900 0f000c00     ................
    343160e0:	4453750a 6d204348 69707061 203a676e     .uSDHC mapping: 
    343160f0:	6f727265 64252072 0000000a 00000000     error %d........
    34316100:	3a73250a 69614620 2064656c 72206f74     .%s: Failed to r
    34316110:	74657365 72616320 6f742064 6c646920     eset card to idl
    34316120:	74732065 21657461 0000000a 00000000     e state!........

0000000034316130 <__func__.0>:
    34316130:	5f323373 635f7369 5f647261 636d6d65     s32_is_card_emmc
	...

0000000034316148 <s32_mmc_ops>:
    34316148:	3430bb10 00000000 3430b690 00000000     ..04......04....
    34316158:	3430ba90 00000000 3430b960 00000000     ..04....`.04....
    34316168:	3430b940 00000000 3430b930 00000000     @.04....0.04....
    34316178:	6961460a 2064656c 6d206f74 6f207061     .Failed to map o
    34316188:	70746f63 67657220 206e6f69 65736162     cotp region base
    34316198:	3a61705f 25783020 202c786c 6f727265     _pa: 0x%lx, erro
    343161a8:	25203a72 00000a64 766e490a 64696c61     r: %d....Invalid
    343161b8:	35727620 20303135 69676572 72657473      vr5510 register
    343161c8:	0a642520 00000000 6165720a 72652064      %d......read er
    343161d8:	20726f72 6d6f7266 76656420 3a656369     ror from device:
    343161e8:	20702520 69676572 72657473 2325203a      %p register: %#
    343161f8:	000a2178 00000000 6972770a 65206574     x!.......write e
    34316208:	726f7272 206f7420 69766564 203a6563     rror to device: 
    34316218:	72207025 73696765 3a726574 78232520     %p register: %#x
    34316228:	00000a21 00000000 7369440a 65766f63     !........Discove
    34316238:	20646572 206f6f74 796e616d 736e6920     red too many ins
    34316248:	636e6174 6f207365 52562066 30313535     tances of VR5510
    34316258:	0000000a 00000000 6572220a 70202267     ........."reg" p
    34316268:	65706f72 20797472 6d207369 61646e61     roperty is manda
    34316278:	79726f74 0000000a 65737361 00007472     tory....assert..
    34316288:	73616564 74726573 00000000 00000000     deassert........
    34316298:	6f72570a 7220676e 74657365 3a646920     .Wrong reset id:
    343162a8:	756c2520 0000000a 6961460a 2064656c      %lu.....Failed 
    343162b8:	25206f74 65722073 20746573 20726f66     to %s reset for 
    343162c8:	25206469 00000a75 6961460a 2064656c     id %u....Failed 
    343162d8:	67206f74 61207465 6c617620 72206469     to get a valid r
    343162e8:	72656665 65636e65 726f6620 65687420     eference for the
    343162f8:	6f6c6320 64206b63 65766972 00000a72      clock driver...
    34316308:	6961460a 2064656c 67206f74 74207465     .Failed to get t
    34316318:	63206568 6b636f6c 69726420 20726576     he clock driver 
    34316328:	76697270 20657461 61746164 0000000a     private data....
    34316338:	6f6c430a 49206b63 75252044 20736920     .Clock ID %u is 
    34316348:	20746f6e 756d2061 00000a78 00000000     not a mux.......
    34316358:	6661530a 6c632065 206b636f 6e617274     .Safe clock tran
    34316368:	69746973 68206e6f 66207361 656c6961     sition has faile
    34316378:	6f662064 756d2072 75252078 0000000a     d for mux %u....
    34316388:	6568540a 73657220 6f207465 75252066     .The reset of %u
    34316398:	72657020 20687069 20736168 6c696166      periph has fail
    343163a8:	000a6465 00000000 20494645 54524150     ed......EFI PART
	...
    343163c0:	766e490a 64696c61 54504720 61654820     .Invalid GPT Hea
    343163d0:	20726564 3a435243 70784520 65746365     der CRC: Expecte
    343163e0:	78302064 62207825 67207475 3020746f     d 0x%x but got 0
    343163f0:	2e782578 0000000a 6961460a 2064656c     x%x......Failed 
    34316400:	72206f74 69727465 20657665 6b636142     to retrieve Back
    34316410:	47207075 68205450 65646165 61502c72     up GPT header,Pa
    34316420:	74697472 206e6f69 6279616d 6f632065     rtition maybe co
    34316430:	70757272 0a646574 00000000 00000000     rrupted.........
    34316440:	6761500a 69206465 6567616d 20736920     .Paged image is 
    34316450:	20746f6e 70707573 6574726f 00000a64     not supported...
    34316460:	7261500a 6f206573 65657470 616d6920     .Parse optee ima
    34316470:	66206567 656c6961 000a2e64 00000000     ge failed.......
    34316480:	616d6d0a 64615f70 65725f64 6e6f6967     .mmap_add_region
    34316490:	6568635f 29286b63 69616620 2e64656c     _check() failed.
    343164a0:	72726520 2520726f 00000a64 00000000      error %d.......
    343164b0:	746f4e0a 6f6e6520 20686775 6f6d656d     .Not enough memo
    343164c0:	74207972 616d206f 65722070 6e6f6967     ry to map region
    343164d0:	56200a3a 78303a41 20786c25 3a415020     :. VA:0x%lx  PA:
    343164e0:	6c257830 2020786c 657a6973 2578303a     0x%llx  size:0x%
    343164f0:	2020787a 72747461 2578303a 00000a78     zx  attr:0x%x...
    34316500:	4f525245 20203a52 00000020 00000000     ERROR:   .......
    34316510:	49544f4e 203a4543 00000020 00000000     NOTICE:  .......
    34316520:	4e524157 3a474e49 00000020 00000000     WARNING: .......
    34316530:	4f464e49 2020203a 00000020 00000000     INFO:    .......
    34316540:	42524556 3a45534f 00000020 00000000     VERBOSE: .......

0000000034316550 <plat_prefix_str>:
    34316550:	34316500 00000000 34316510 00000000     .e14.....e14....
    34316560:	34316520 00000000 34316530 00000000      e14....0e14....
    34316570:	34316540 00000000 6568540a 42544420     @e14.....The DTB
    34316580:	63786520 73646565 78616d20 334c4220      exceeds max BL3
    34316590:	54442031 69732042 203a657a 78257830     1 DTB size: 0x%x
    343165a0:	0000000a 00000000 7272450a 203a726f     .........Error: 
    343165b0:	6d206425 69707061 7220676e 6f696765     %d mapping regio
    343165c0:	6162206e 705f6573 30203a61 6c6c2578     n base_pa: 0x%ll
    343165d0:	00000a78 00000000 6f68632f 006e6573     x......./chosen.
    343165e0:	6961460a 2064656c 67206f74 6f207465     .Failed to get o
    343165f0:	65736666 666f2074 73252720 6f6e2027     ffset of '%s' no
    34316600:	28206564 0a297325 00000000 00000000     de (%s).........
    34316610:	69726573 64256c61 6e64253a 00000038     serial%d:%dn8...
    34316620:	746f4e0a 6f6e6520 20686775 63617073     .Not enough spac
    34316630:	6f742065 65707320 79666963 65687420     e to specify the
    34316640:	52415520 6f632054 6c6f736e 000a2165      UART console!..
    34316650:	6f647473 702d7475 00687461 00000000     stdout-path.....
    34316660:	6961460a 2064656c 75206f74 74616470     .Failed to updat
    34316670:	74732065 74756f64 7461702d 25203a68     e stdout-path: %
    34316680:	000a2164 00000000 756f430a 276e646c     d!.......Couldn'
    34316690:	65672074 72272074 20276765 706f7270     t get 'reg' prop
    343166a0:	79747265 6c617620 20736575 2520666f     erty values of %
    343166b0:	6f6e2073 000a6564 6961460a 2064656c     s node...Failed 
    343166c0:	72206f74 766f6d65 72272065 20276765     to remove 'reg' 
    343166d0:	706f7270 79747265 20666f20 27732527     property of '%s'
    343166e0:	646f6e20 00000a65 6e61430a 20746f6e      node....Cannot 
    343166f0:	74697277 72272065 20276765 706f7270     write 'reg' prop
    34316700:	79747265 20666f20 27732527 646f6e20     erty of '%s' nod
    34316710:	00000a65 00000000 6f6d656d 00007972     e.......memory..
    34316720:	69766564 745f6563 00657079 00000000     device_type.....
    34316730:	00667461 00000000 206f4e0a 6f6d656d     atf......No memo
    34316740:	6e207972 2065646f 6e756f66 00000a64     ry node found...
    34316750:	6961460a 2064656c 61206f74 27206464     .Failed to add '
    34316760:	27667461 65722f20 76726573 6d2d6465     atf' /reserved-m
    34316770:	726f6d65 6f6e2079 00006564 00000000     emory node......
    34316780:	6e6b6e55 206e776f 73756163 00000065     Unknown cause...
    34316790:	65776f50 6e4f2d72 73655220 00007465     Power-On Reset..
    343167a0:	74736544 74637572 20657669 65736552     Destructive Rese
    343167b0:	52282074 00294e55 74736544 74637572     t (RUN).Destruct
    343167c0:	20657669 65736552 53282074 29594254     ive Reset (STBY)
	...
    343167d8:	636e7546 6e6f6974 52206c61 74657365     Functional Reset
    343167e8:	55522820 0000294e 636e7546 6e6f6974      (RUN)..Function
    343167f8:	52206c61 74657365 54532820 00295942     al Reset (STBY).
    34316808:	656b6157 28207075 59425453 00000029     Wakeup (STBY)...
    34316818:	6f727245 00000072 65747845 6c616e72     Error...External
    34316828:	73655220 203a7465 45534552 20425f54      Reset: RESET_B 
    34316838:	4e555228 00000029 65747845 6c616e72     (RUN)...External
    34316848:	73655220 203a7465 45534552 20425f54      Reset: RESET_B 
    34316858:	42545328 00002959                       (STBY)..

0000000034316860 <dyn_ddr_regions>:
    34316860:	d0000000 00000000 d0000000 00000000     ................
    34316870:	00001000 00000000 00000009 00000000     ................
    34316880:	40000000 00000000 ff891000 00000000     ...@............
    34316890:	ff891000 00000000 0000f000 00000000     ................
    343168a0:	0000000a 00000000 00001000 00000000     ................

00000000343168b0 <names.0>:
    343168b0:	34316790 00000000 343167a0 00000000     .g14.....g14....
    343168c0:	343167b8 00000000 343167d8 00000000     .g14.....g14....
    343168d0:	343167f0 00000000 34316808 00000000     .g14.....h14....
    343168e0:	34316818 00000000 34316820 00000000     .h14.... h14....
    343168f0:	34316840 00000000                       @h14....

00000000343168f8 <s32_mmap>:
    343168f8:	401c8000 00000000 401c8000 00000000     ...@.......@....
    34316908:	00004000 00000000 00000018 00000000     .@..............
    34316918:	40000000 00000000 00000000 00000000     ...@............
	...
    34316948:	6961460a 2064656c 65206f74 6c62616e     .Failed to enabl
    34316958:	4c422065 65702032 68706972 6f6c6320     e BL2 periph clo
    34316968:	0a736b63 00000000 2c70786e 63323373     cks.....nxp,s32c
    34316978:	32692d63 00000063 74617473 00007375     c-i2c...status..
    34316988:	79616b6f 00000000 65736572 00007374     okay....resets..
    34316998:	766e490a 64696c61 72617020 69746974     .Invalid partiti
    343169a8:	25206e6f 00000a75 6961460a 2064656c     on %u....Failed 
    343169b8:	63206f74 69666e6f 65727567 52415520     to configure UAR
    343169c8:	69702054 7274636e 6977206c 65206874     T pinctrl with e
    343169d8:	726f7272 6425203a 0000000a 00000000     rror: %d........
    343169e8:	6961460a 2064656c 63206f74 69666e6f     .Failed to confi
    343169f8:	65727567 48445320 69702043 7274636e     gure SDHC pinctr
    34316a08:	6977206c 65206874 726f7272 6425203a     l with error: %d
    34316a18:	0000000a 00000000                       ........

0000000034316a20 <sdhc_periph>:
    34316a20:	00000015 00000000 34316a30 00000000     ........0j14....

0000000034316a30 <sdhc_pinconfs>:
    34316a30:	0001002e 00000000 00000004 00000000     ................
    34316a40:	34316c28 00000000 0001002f 00000000     (l14..../.......
    34316a50:	00000004 00000000 34316c38 00000000     ........8l14....
    34316a60:	00020203 00000000 00000000 00000000     ................
	...
    34316a78:	00010030 00000000 00000004 00000000     0...............
    34316a88:	34316c38 00000000 00020204 00000000     8l14............
	...
    34316aa8:	00010031 00000000 00000004 00000000     1...............
    34316ab8:	34316c38 00000000 00020205 00000000     8l14............
	...
    34316ad8:	00010032 00000000 00000004 00000000     2...............
    34316ae8:	34316c38 00000000 00020208 00000000     8l14............
	...
    34316b08:	00010033 00000000 00000004 00000000     3...............
    34316b18:	34316c38 00000000 00020209 00000000     8l14............
	...
    34316b38:	00010034 00000000 00000004 00000000     4...............
    34316b48:	34316c38 00000000 0002020a 00000000     8l14............
	...
    34316b68:	00010035 00000000 00000004 00000000     5...............
    34316b78:	34316c38 00000000 0002020b 00000000     8l14............
	...
    34316b98:	00010036 00000000 00000004 00000000     6...............
    34316ba8:	34316c38 00000000 00020207 00000000     8l14............
	...
    34316bc8:	00010037 00000000 00000004 00000000     7...............
    34316bd8:	34316c38 00000000 00020206 00000000     8l14............
	...
    34316bf8:	00010038 00000000 00000003 00000000     8...............
    34316c08:	34316c48 00000000 0002020c 00000000     Hl14............
	...

0000000034316c28 <usdhc_base_cfgs>:
    34316c28:	00000517 00000112 0000010c 00000103     ................

0000000034316c38 <usdhc_pull_up_cfgs>:
    34316c38:	00000517 00000112 0000010c 00000105     ................

0000000034316c48 <usdhc_rst_cfgs>:
    34316c48:	00000517 00000112 00000103 00000000     ................
    34316c58:	74726170 6f697469 0000306e 00000000     partition0......
    34316c68:	74726170 6f697469 0000316e 00000000     partition1......
    34316c78:	74726170 6f697469 0000326e 00000000     partition2......
    34316c88:	74726170 6f697469 0000336e 00000000     partition3......
    34316c98:	5f376d63 00000030 5f376d63 00000031     cm7_0...cm7_1...
    34316ca8:	5f376d63 00000032 00726464 00000000     cm7_2...ddr.....
    34316cb8:	65696370 00000030 64726573 00307365     pcie0...serdes0.
    34316cc8:	65696370 00000031 64726573 00317365     pcie1...serdes1.
    34316cd8:	5f333561 00000030 5f333561 00000031     a53_0...a53_1...
    34316ce8:	5f333561 00000032 5f333561 00000033     a53_2...a53_3...
    34316cf8:	00656670 00000000 65636c6c 00000000     pfe.....llce....
    34316d08:	5f376d63 00000033 5f333561 00000034     cm7_3...a53_4...
    34316d18:	5f333561 00000035 5f333561 00000036     a53_5...a53_6...
    34316d28:	5f333561 00000037                       a53_7...

0000000034316d30 <reset_table>:
    34316d30:	34316c58 00000000 00000000 00000001     Xl14............
	...
    34316d48:	34316c68 00000000 00000001 00000001     hl14............
	...
    34316d60:	34316c78 00000000 00000002 00000001     xl14............
	...
    34316d78:	34316c88 00000000 00000003 00000001     .l14............
	...
    34316d90:	34316c98 00000000 00000000 00000000     .l14............
	...
    34316da8:	34316ca0 00000000 00000001 00000000     .l14............
	...
    34316dc0:	34316ca8 00000000 00000002 00000000     .l14............
	...
    34316dd8:	34316cb0 00000000 00000003 00000000     .l14............
    34316de8:	0000277d 00000000 34316cb8 00000000     }'.......l14....
    34316df8:	00000004 00000000 00000000 00000000     ................
    34316e08:	34316cc0 00000000 00000005 00000000     .l14............
	...
    34316e20:	34316cc8 00000000 00000010 00000000     .l14............
	...
    34316e38:	34316cd0 00000000 00000011 00000000     .l14............
	...
    34316e50:	34316cd8 00000000 00000041 00000000     .l14....A.......
	...
    34316e68:	34316ce0 00000000 00000042 00000000     .l14....B.......
	...
    34316e80:	34316ce8 00000000 00000045 00000000     .l14....E.......
	...
    34316e98:	34316cf0 00000000 00000046 00000000     .l14....F.......
	...
    34316eb0:	34316cf8 00000000 00000002 00000001     .l14............
	...
    34316ec8:	34316d00 00000000 00000003 00000001     .m14............
	...
    34316ee0:	34316d08 00000000 00000006 00000000     .m14............
	...
    34316ef8:	34316d10 00000000 00000043 00000000     .m14....C.......
	...
    34316f10:	34316d18 00000000 00000044 00000000     .m14....D.......
	...
    34316f28:	34316d20 00000000 00000047 00000000      m14....G.......
	...
    34316f40:	34316d28 00000000 00000048 00000000     (m14....H.......
	...
    34316f58:	5049460a 70616d20 676e6970 7265203a     .FIP mapping: er
    34316f68:	20726f72 000a6425 206f4e0a 69766544     ror %d...No Devi
    34316f78:	54206563 20656572 6e756f66 00000064     ce Tree found...
    34316f88:	2c70786e 63323373 73712d63 00006970     nxp,s32cc-qspi..
    34316f98:	65786966 61702d64 74697472 736e6f69     fixed-partitions
	...
    34316fb0:	6562616c 0000006c 00504946 00000000     label...FIP.....
    34316fc0:	5053510a 616d2049 6e697070 65203a67     .QSPI mapping: e
    34316fd0:	726f7272 0a642520 00000000 00000000     rror %d.........
    34316fe0:	434d4d0a 70616d20 676e6970 7265203a     .MMC mapping: er
    34316ff0:	20726f72 000a6425 756f430a 6e20646c     ror %d...Could n
    34317000:	6c20746f 2064616f 2052424d 74726170     ot load MBR part
    34317010:	6f697469 6174206e 0a656c62 00000000     ition table.....

0000000034317020 <bl31_uuid_spec>:
    34317020:	6d08d447 4698fe4c 5029959b 005abdcb     G..mL..F..)P..Z.

0000000034317030 <bl33_uuid_spec>:
    34317030:	a7eed0d6 4bd5eafc 34998297 e4b634f2     .......K...4.4..

0000000034317040 <mmc_dev_spec>:
    34317040:	fdf00000 00000000 00100000 00000000     ................
    34317050:	343046a0 00000000 00000000 00000000     .F04............
    34317060:	00000200 00000000 6961460a 2064656c     .........Failed 
    34317070:	6d206f74 4e207061 7220436f 6f696765     to map NoC regio
    34317080:	7830206e 786c6c25 6e796420 63696d61     n 0x%llx dynamic
    34317090:	796c6c61 7245202e 3a726f72 0a642520     ally. Error: %d.
	...

00000000343170a8 <flex_noc_part1_configs>:
    343170a8:	50500108 00000303 00000002 50500208     ..PP..........PP
    343170b8:	00000303 00000002 50000408 00000707     ...........P....
    343170c8:	00000504 50000410 00001fff 000000c5     .......P........
    343170d8:	50000488 00000707 00000503 50000490     ...P...........P
    343170e8:	00001fff 000000c5 50000508 00000707     ...........P....
    343170f8:	00000501 50000510 00001fff 000003d8     .......P........
    34317108:	50000518 00000001 00000001 50018488     ...P...........P
    34317118:	00000707 00000505 50018490 00000fff     ...........P....
    34317128:	00000014 00000000                       ........

0000000034317130 <flex_noc_part2_configs>:
    34317130:	50000708 00000707 00000606 50000788     ...P...........P
    34317140:	00000707 00000606 50000808 00000707     ...........P....
    34317150:	00000503 50000888 00000707 00000707     .......P........
    34317160:	50000890 00000fff 00000026 50000388     ...P....&......P
    34317170:	00000707 00000505 50000908 00000707     ...........P....
    34317180:	00000606 50000988 00000707 00000501     .......P........
    34317190:	50000990 00001fff 00000280 50020088     ...P...........P
    343171a0:	00000707 00000504 50020090 00000fff     ...........P....
    343171b0:	00000040 50021088 00000707 00000504     @......P........
    343171c0:	50021090 00000fff 00000040 50022088     ...P....@.... .P
    343171d0:	00000707 00000504 50022090 00000fff     ......... .P....
    343171e0:	00000040 50023088 00000707 00000504     @....0.P........
    343171f0:	50023090 00000fff 00000040 47001508     .0.P....@......G
    34317200:	00000707 00000504 47001510 00000fff     ...........G....
    34317210:	00000100 47000088 00000707 00000504     .......G........
    34317220:	47000090 00000fff 00000100 47000108     ...G...........G
    34317230:	00000707 00000501 47000110 00000fff     ...........G....
    34317240:	00000080 47000188 00000707 00000501     .......G........
    34317250:	47000190 00000fff 00000080 47000208     ...G...........G
    34317260:	00000707 00000501 47000210 00000fff     ...........G....
    34317270:	00000015 47000288 00000707 00000501     .......G........
    34317280:	47000290 00000fff 00000015 47000308     ...G...........G
    34317290:	00000707 00000501 4700030c 00000003     ...........G....
    343172a0:	00000000 47000310 00000fff 0000002a     .......G....*...
    343172b0:	47000314 000003ff 00000040 47000388     ...G....@......G
    343172c0:	00000707 00000505 4700038c 00000003     ...........G....
	...

00000000343172d8 <flex_noc_part3_configs>:
    343172d8:	50018408 00000707 00000707 00000000     ...P............

00000000343172e8 <noc_dyn_regs>:
    343172e8:	50000000 00000000 50000000 00000000     ...P.......P....
    343172f8:	00080000 00000000 00000008 00000000     ................
    34317308:	40000000 00000000 47000000 00000000     ...@.......G....
    34317318:	47000000 00000000 00080000 00000000     ...G............
    34317328:	00000008 00000000 40000000 00000000     ...........@....
    34317338:	50500000 00000000 50500000 00000000     ..PP......PP....
    34317348:	00001000 00000000 00000008 00000000     ................
    34317358:	40000000 00000000                       ...@....

0000000034317360 <part_configs>:
	...
    34317370:	343170a8 00000000 0000000b 00000000     .p14............
    34317380:	34317130 00000000 00000023 00000000     0q14....#.......
    34317390:	343172d8 00000000 00000001 00000000     .r14............
    343173a0:	35357276 665f3031 00007573 00000000     vr5510_fsu......
    343173b0:	6961460a 2064656c 67206f74 56207465     .Failed to get V
    343173c0:	31353552 53462030 00000a55 00000000     R5510 FSU.......
    343173d0:	6961460a 2064656c 72206f74 74657365     .Failed to reset
    343173e0:	43545220 00000000 6961460a 2064656c      RTC.....Failed 
    343173f0:	63206f74 69666e6f 65727567 554d4d20     to configure MMU
	...
    34317408:	6961460a 2064656c 64206f74 62617369     .Failed to disab
    34317418:	5620656c 31353552 61772030 64686374     le VR5510 watchd
    34317428:	000a676f 00000000 6961460a 2064656c     og.......Failed 
    34317438:	61206f74 796c7070 436f4e20 74657320     to apply NoC set
    34317448:	676e6974 00000a73 6961460a 2064656c     tings....Failed 
    34317458:	74206f74 736e6172 6f697469 4444206e     to transition DD
    34317468:	6f742052 726f6e20 206c616d 65646f6d     R to normal mode
    34317478:	0000000a 00000000 73655214 73207465     .........Reset s
    34317488:	75746174 25203a73 00000a73 00000000     tatus: %s.......
    34317498:	6961460a 2064656c 63206f74 69666e6f     .Failed to confi
    343174a8:	65727567 65687420 52444420 62757320     gure the DDR sub
    343174b8:	74737973 000a6d65                       system..

00000000343174c0 <non_scp_filters>:
    343174c0:	343174d0 00000000 00000005 00000000     .t14............

00000000343174d0 <used_ips_base>:
    343174d0:	401c8000 00000000 40380000 00000000     ...@......8@....
    343174e0:	85000000 00000000 24000000 00000000     ...........$....
    343174f0:	4007c000 00000000 5252450a 6620524f     ...@.....ERROR f
    34317500:	63207464 6b636568 0000000a 00000000     dt check........
    34317510:	5252450a 6620524f 000a7464 00000000     .ERROR fdt......
    34317520:	2c70786e 35357276 00003031 00000000     nxp,vr5510......
    34317530:	6961460a 2064656c 67206f74 56207465     .Failed to get V
    34317540:	31353552 6e692030 6e617473 25206563     R5510 instance %
    34317550:	00000a75 00000000 6961460a 2064656c     u........Failed 
    34317560:	67206f74 74207465 70206568 6e657261     to get the paren
    34317570:	666f2074 35525620 20303135 6e207525     t of VR5510 %u n
    34317580:	0a65646f 00000000 3552560a 20303135     ode......VR5510 
    34317590:	69207525 74276e73 62757320 65646f6e     %u isn't subnode
    343175a0:	20666f20 49206e61 6e204332 0a65646f      of an I2C node.
	...
    343175b8:	6961460a 2064656c 72206f74 73696765     .Failed to regis
    343175c8:	20726574 35355256 69203031 6174736e     ter VR5510 insta
    343175d8:	2065636e 000a7525 2c70786e 67323373     nce %u..nxp,s32g
    343175e8:	6f636f2d 00007074 6961460a 2064656c     -ocotp...Failed 
    343175f8:	63206f74 69666e6f 65727567 72657020     to configure per
    34317608:	65687069 206c6172 30433249 65756420     ipheral I2C0 due
    34317618:	206f7420 636e6970 206c7274 6f727265      to pinctrl erro
    34317628:	25203a72 00000a64 6961460a 2064656c     r: %d....Failed 
    34317638:	63206f74 69666e6f 65727567 72657020     to configure per
    34317648:	65687069 206c6172 31433249 65756420     ipheral I2C1 due
    34317658:	206f7420 636e6970 206c7274 6f727265      to pinctrl erro
    34317668:	25203a72 00000a64 6961460a 2064656c     r: %d....Failed 
    34317678:	63206f74 69666e6f 65727567 72657020     to configure per
    34317688:	65687069 206c6172 34433249 65756420     ipheral I2C4 due
    34317698:	206f7420 636e6970 206c7274 6f727265      to pinctrl erro
    343176a8:	25203a72 00000a64                       r: %d...

00000000343176b0 <i2c0_periph>:
    343176b0:	00000004 00000000 343176c0 00000000     .........v14....

00000000343176c0 <i2c0_pinconfs>:
    343176c0:	00010010 00000000 00000004 00000000     ................
    343176d0:	34317800 00000000 00020235 00000000     .x14....5.......
	...
    343176f0:	00010011 00000000 00000004 00000000     ................
    34317700:	34317800 00000000 00020236 00000000     .x14....6.......
	...

0000000034317720 <i2c1_periph>:
    34317720:	00000004 00000000 34317730 00000000     ........0w14....

0000000034317730 <i2c1_pinconfs>:
    34317730:	00010014 00000000 00000004 00000000     ................
    34317740:	34317800 00000000 000202ce 00000000     .x14............
	...
    34317760:	00010013 00000000 00000004 00000000     ................
    34317770:	34317800 00000000 000202cd 00000000     .x14............
	...

0000000034317790 <i2c4_periph>:
    34317790:	00000004 00000000 343177a0 00000000     .........w14....

00000000343177a0 <i2c4_pinconfs>:
    343177a0:	00010021 00000000 00000004 00000000     !...............
    343177b0:	34317800 00000000 000302d4 00000000     .x14............
	...
    343177d0:	00020022 00000000 00000004 00000000     "...............
    343177e0:	34317800 00000000 000302d3 00000000     .x14............
	...

0000000034317800 <i2c_cfgs>:
    34317800:	00000112 0000010c 00000106 00000617     ................

0000000034317810 <uart0_periph>:
    34317810:	00000003 00000000 34317820 00000000     ........ x14....

0000000034317820 <uart0_pinconfs>:
    34317820:	00010029 00000000 00000002 00000000     )...............
    34317830:	343178c8 00000000 0000002a 00000000     .x14....*.......
    34317840:	00000002 00000000 343178c0 00000000     .........x14....
    34317850:	00020200 00000000 00000000 00000000     ................
	...

0000000034317868 <uart1_periph>:
    34317868:	00000003 00000000 34317878 00000000     ........xx14....

0000000034317878 <uart1_pinconfs>:
    34317878:	0002000d 00000000 00000002 00000000     ................
    34317888:	343178c8 00000000 00000010 00000000     .x14............
    34317898:	00000002 00000000 343178c0 00000000     .........x14....
    343178a8:	000202e0 00000000 00000000 00000000     ................
	...

00000000343178c0 <uart_rxd_cfgs>:
    343178c0:	00000617 0000010c                       ........

00000000343178c8 <uart_txd_cfgs>:
    343178c8:	00000617 00000112 6961460a 2064656c     .........Failed 
    343178d8:	77206f74 65746972 35525620 20303135     to write VR5510 
    343178e8:	61204457 6577736e 00000a72 00000000     WD answer.......
    343178f8:	6961460a 2064656c 72206f74 65726665     .Failed to refre
    34317908:	77206873 68637461 0a676f64 00000000     sh watchdog.....
    34317918:	6961460a 2064656c 74697277 61772065     .Failed write wa
    34317928:	64686374 7720676f 6f646e69 00000a77     tchdog window...
    34317938:	3552560a 20303135 6e207369 6920746f     .VR5510 is not i
    34317948:	4241206e 31545349 61747320 000a6574     n ABIST1 state..
    34317958:	6961460a 2064656c 64206f74 62617369     .Failed to disab
    34317968:	4620656c 0a554343 00000000 00000000     le FCCU.........

0000000034317978 <cortex_a53_errata_list_start>:
	...
    34317980:	34302508 	.word	0x34302508
    34317984:	00000000 	.word	0x00000000
    34317988:	000c8110 	.word	0x000c8110
    3431798c:	01010000 	.word	0x01010000
	...
    34317998:	34302510 	.word	0x34302510
    3431799c:	00000000 	.word	0x00000000
    343179a0:	000c9305 	.word	0x000c9305
    343179a4:	01010000 	.word	0x01010000
	...
    343179b0:	34302518 	.word	0x34302518
    343179b4:	00000000 	.word	0x00000000
    343179b8:	000c9bcf 	.word	0x000c9bcf
    343179bc:	01000000 	.word	0x01000000
	...
    343179c8:	34302520 	.word	0x34302520
    343179cc:	00000000 	.word	0x00000000
    343179d0:	000c9fb7 	.word	0x000c9fb7
    343179d4:	01010000 	.word	0x01010000
	...
    343179e0:	34302528 	.word	0x34302528
    343179e4:	00000000 	.word	0x00000000
    343179e8:	000cc0b9 	.word	0x000cc0b9
    343179ec:	01000000 	.word	0x01000000
    343179f0:	3430254c 	.word	0x3430254c
    343179f4:	00000000 	.word	0x00000000
    343179f8:	3430256c 	.word	0x3430256c
    343179fc:	00000000 	.word	0x00000000
    34317a00:	000cc506 	.word	0x000cc506
    34317a04:	01010000 	.word	0x01010000
	...
    34317a10:	34302574 	.word	0x34302574
    34317a14:	00000000 	.word	0x00000000
    34317a18:	000cde9b 	.word	0x000cde9b
    34317a1c:	01000000 	.word	0x01000000
    34317a20:	34302598 	.word	0x34302598
    34317a24:	00000000 	.word	0x00000000
    34317a28:	343025b8 	.word	0x343025b8
    34317a2c:	00000000 	.word	0x00000000
    34317a30:	000d0f41 	.word	0x000d0f41
    34317a34:	01010000 	.word	0x01010000
	...
    34317a40:	343025c0 	.word	0x343025c0
    34317a44:	00000000 	.word	0x00000000
    34317a48:	00175c2c 	.word	0x00175c2c
    34317a4c:	01010000 	.word	0x01010000
	...
    34317a58:	343025c8 	.word	0x343025c8
    34317a5c:	00000000 	.word	0x00000000
    34317a60:	0000c531 	.word	0x0000c531
    34317a64:	01000000 	.word	0x01000000
	...
    34317a70:	343025d0 	.word	0x343025d0
    34317a74:	00000000 	.word	0x00000000
    34317a78:	0000c56f 	.word	0x0000c56f
    34317a7c:	01000000 	.word	0x01000000

0000000034317a80 <cortex_a53_errata_list_end>:
    34317a80:	696c612f 	.word	0x696c612f
    34317a84:	73657361 	.word	0x73657361
	...
    34317a90:	706d6f63 	.word	0x706d6f63
    34317a94:	62697461 	.word	0x62697461
    34317a98:	0000656c 	.word	0x0000656c
    34317a9c:	00000000 	.word	0x00000000
    34317aa0:	6c61763c 	.word	0x6c61763c
    34317aa4:	6f206469 	.word	0x6f206469
    34317aa8:	65736666 	.word	0x65736666
    34317aac:	656c2f74 	.word	0x656c2f74
    34317ab0:	6874676e 	.word	0x6874676e
    34317ab4:	0000003e 	.word	0x0000003e
    34317ab8:	206f6e3c 	.word	0x206f6e3c
    34317abc:	6f727265 	.word	0x6f727265
    34317ac0:	00003e72 	.word	0x00003e72
    34317ac4:	00000000 	.word	0x00000000
    34317ac8:	6b6e753c 	.word	0x6b6e753c
    34317acc:	6e776f6e 	.word	0x6e776f6e
    34317ad0:	72726520 	.word	0x72726520
    34317ad4:	003e726f 	.word	0x003e726f
    34317ad8:	5f544446 	.word	0x5f544446
    34317adc:	5f525245 	.word	0x5f525245
    34317ae0:	46544f4e 	.word	0x46544f4e
    34317ae4:	444e554f 	.word	0x444e554f
	...
    34317af0:	5f544446 	.word	0x5f544446
    34317af4:	5f525245 	.word	0x5f525245
    34317af8:	53495845 	.word	0x53495845
    34317afc:	00005354 	.word	0x00005354
    34317b00:	5f544446 	.word	0x5f544446
    34317b04:	5f525245 	.word	0x5f525245
    34317b08:	50534f4e 	.word	0x50534f4e
    34317b0c:	00454341 	.word	0x00454341
    34317b10:	5f544446 	.word	0x5f544446
    34317b14:	5f525245 	.word	0x5f525245
    34317b18:	4f444142 	.word	0x4f444142
    34317b1c:	45534646 	.word	0x45534646
    34317b20:	00000054 	.word	0x00000054
    34317b24:	00000000 	.word	0x00000000
    34317b28:	5f544446 	.word	0x5f544446
    34317b2c:	5f525245 	.word	0x5f525245
    34317b30:	50444142 	.word	0x50444142
    34317b34:	00485441 	.word	0x00485441
    34317b38:	5f544446 	.word	0x5f544446
    34317b3c:	5f525245 	.word	0x5f525245
    34317b40:	50444142 	.word	0x50444142
    34317b44:	444e4148 	.word	0x444e4148
    34317b48:	0000454c 	.word	0x0000454c
    34317b4c:	00000000 	.word	0x00000000
    34317b50:	5f544446 	.word	0x5f544446
    34317b54:	5f525245 	.word	0x5f525245
    34317b58:	53444142 	.word	0x53444142
    34317b5c:	45544154 	.word	0x45544154
	...
    34317b68:	5f544446 	.word	0x5f544446
    34317b6c:	5f525245 	.word	0x5f525245
    34317b70:	4e555254 	.word	0x4e555254
    34317b74:	45544143 	.word	0x45544143
    34317b78:	00000044 	.word	0x00000044
    34317b7c:	00000000 	.word	0x00000000
    34317b80:	5f544446 	.word	0x5f544446
    34317b84:	5f525245 	.word	0x5f525245
    34317b88:	4d444142 	.word	0x4d444142
    34317b8c:	43494741 	.word	0x43494741
	...
    34317b98:	5f544446 	.word	0x5f544446
    34317b9c:	5f525245 	.word	0x5f525245
    34317ba0:	56444142 	.word	0x56444142
    34317ba4:	49535245 	.word	0x49535245
    34317ba8:	00004e4f 	.word	0x00004e4f
    34317bac:	00000000 	.word	0x00000000
    34317bb0:	5f544446 	.word	0x5f544446
    34317bb4:	5f525245 	.word	0x5f525245
    34317bb8:	53444142 	.word	0x53444142
    34317bbc:	43555254 	.word	0x43555254
    34317bc0:	45525554 	.word	0x45525554
    34317bc4:	00000000 	.word	0x00000000
    34317bc8:	5f544446 	.word	0x5f544446
    34317bcc:	5f525245 	.word	0x5f525245
    34317bd0:	4c444142 	.word	0x4c444142
    34317bd4:	554f5941 	.word	0x554f5941
    34317bd8:	00000054 	.word	0x00000054
    34317bdc:	00000000 	.word	0x00000000
    34317be0:	5f544446 	.word	0x5f544446
    34317be4:	5f525245 	.word	0x5f525245
    34317be8:	45544e49 	.word	0x45544e49
    34317bec:	4c414e52 	.word	0x4c414e52
	...
    34317bf8:	5f544446 	.word	0x5f544446
    34317bfc:	5f525245 	.word	0x5f525245
    34317c00:	4e444142 	.word	0x4e444142
    34317c04:	4c4c4543 	.word	0x4c4c4543
    34317c08:	00000053 	.word	0x00000053
    34317c0c:	00000000 	.word	0x00000000
    34317c10:	5f544446 	.word	0x5f544446
    34317c14:	5f525245 	.word	0x5f525245
    34317c18:	56444142 	.word	0x56444142
    34317c1c:	45554c41 	.word	0x45554c41
	...
    34317c28:	5f544446 	.word	0x5f544446
    34317c2c:	5f525245 	.word	0x5f525245
    34317c30:	4f444142 	.word	0x4f444142
    34317c34:	4c524556 	.word	0x4c524556
    34317c38:	00005941 	.word	0x00005941
    34317c3c:	00000000 	.word	0x00000000
    34317c40:	5f544446 	.word	0x5f544446
    34317c44:	5f525245 	.word	0x5f525245
    34317c48:	48504f4e 	.word	0x48504f4e
    34317c4c:	4c444e41 	.word	0x4c444e41
    34317c50:	00005345 	.word	0x00005345
    34317c54:	00000000 	.word	0x00000000
    34317c58:	5f544446 	.word	0x5f544446
    34317c5c:	5f525245 	.word	0x5f525245
    34317c60:	46444142 	.word	0x46444142
    34317c64:	5347414c 	.word	0x5347414c
	...
    34317c70:	5f544446 	.word	0x5f544446
    34317c74:	5f525245 	.word	0x5f525245
    34317c78:	47494c41 	.word	0x47494c41
    34317c7c:	4e454d4e 	.word	0x4e454d4e
    34317c80:	00000054 	.word	0x00000054
    34317c84:	00000000 	.word	0x00000000

0000000034317c88 <fdt_errtable>:
	...
    34317c90:	34317ad8 00000000 34317af0 00000000     .z14.....z14....
    34317ca0:	34317b00 00000000 34317b10 00000000     .{14.....{14....
    34317cb0:	34317b28 00000000 34317b38 00000000     ({14....8{14....
    34317cc0:	34317b50 00000000 34317b68 00000000     P{14....h{14....
    34317cd0:	34317b80 00000000 34317b98 00000000     .{14.....{14....
    34317ce0:	34317bb0 00000000 34317bc8 00000000     .{14.....{14....
    34317cf0:	34317be0 00000000 34317bf8 00000000     .{14.....{14....
    34317d00:	34317c10 00000000 34317c28 00000000     .|14....(|14....
    34317d10:	34317c40 00000000 34317c58 00000000     @|14....X|14....
    34317d20:	34317c70 00000000 00007830              p|14....0x..

0000000034317d2c <dtb_size>:
    34317d2c:	000099e0                                ....

0000000034317d30 <fip_location_mem>:
	...

0000000034317d31 <fip_location_mmc>:
	...

0000000034317d32 <fip_location_qspi>:
    34317d32:	                                         .

0000000034317d33 <panic_msg>:
    34317d33:	50          	.byte	0x50
    34317d34:	43494e41 	.word	0x43494e41
    34317d38:	20746120 	.word	0x20746120
    34317d3c:	3a204350 	.word	0x3a204350
    34317d40:	00783020 	.word	0x00783020
    34317d44:	00000000 	.word	0x00000000

0000000034317d48 <__CPU_OPS_START__>:
    34317d48:	410fd030 	.word	0x410fd030
    34317d4c:	00000000 	.word	0x00000000
    34317d50:	343025d8 	.word	0x343025d8
	...
    34317d78:	34317978 	.word	0x34317978
    34317d7c:	00000000 	.word	0x00000000
    34317d80:	34317a80 	.word	0x34317a80
    34317d84:	00000000 	.word	0x00000000

0000000034317d88 <__CPU_OPS_END__>:
	...

0000000034318000 <SynchronousExceptionSP0>:
    34318000:	d2800000 	mov	x0, #0x0                   	// #0
    34318004:	97ffa9c7 	bl	34302720 <plat_report_exception>
    34318008:	97ffa9e0 	bl	34302788 <plat_panic_handler>
	...

0000000034318080 <IrqSP0>:
    34318080:	d2800020 	mov	x0, #0x1                   	// #1
    34318084:	97ffa9a7 	bl	34302720 <plat_report_exception>
    34318088:	97ffa9c0 	bl	34302788 <plat_panic_handler>
	...

0000000034318100 <FiqSP0>:
    34318100:	d2800040 	mov	x0, #0x2                   	// #2
    34318104:	97ffa987 	bl	34302720 <plat_report_exception>
    34318108:	97ffa9a0 	bl	34302788 <plat_panic_handler>
	...

0000000034318180 <SErrorSP0>:
    34318180:	d2800060 	mov	x0, #0x3                   	// #3
    34318184:	97ffa967 	bl	34302720 <plat_report_exception>
    34318188:	97ffa980 	bl	34302788 <plat_panic_handler>
	...

0000000034318200 <SynchronousExceptionSPx>:
    34318200:	d2800080 	mov	x0, #0x4                   	// #4
    34318204:	97ffa947 	bl	34302720 <plat_report_exception>
    34318208:	97ffa960 	bl	34302788 <plat_panic_handler>
	...

0000000034318280 <IrqSPx>:
    34318280:	d28000a0 	mov	x0, #0x5                   	// #5
    34318284:	97ffa927 	bl	34302720 <plat_report_exception>
    34318288:	97ffa940 	bl	34302788 <plat_panic_handler>
	...

0000000034318300 <FiqSPx>:
    34318300:	d28000c0 	mov	x0, #0x6                   	// #6
    34318304:	97ffa907 	bl	34302720 <plat_report_exception>
    34318308:	97ffa920 	bl	34302788 <plat_panic_handler>
	...

0000000034318380 <SErrorSPx>:
    34318380:	d28000e0 	mov	x0, #0x7                   	// #7
    34318384:	97ffa8e7 	bl	34302720 <plat_report_exception>
    34318388:	97ffa900 	bl	34302788 <plat_panic_handler>
	...

0000000034318400 <SynchronousExceptionA64>:
    34318400:	d2800100 	mov	x0, #0x8                   	// #8
    34318404:	97ffa8c7 	bl	34302720 <plat_report_exception>
    34318408:	97ffa8e0 	bl	34302788 <plat_panic_handler>
	...

0000000034318480 <IrqA64>:
    34318480:	d2800120 	mov	x0, #0x9                   	// #9
    34318484:	97ffa8a7 	bl	34302720 <plat_report_exception>
    34318488:	97ffa8c0 	bl	34302788 <plat_panic_handler>
	...

0000000034318500 <FiqA64>:
    34318500:	d2800140 	mov	x0, #0xa                   	// #10
    34318504:	97ffa887 	bl	34302720 <plat_report_exception>
    34318508:	97ffa8a0 	bl	34302788 <plat_panic_handler>
	...

0000000034318580 <SErrorA64>:
    34318580:	d2800160 	mov	x0, #0xb                   	// #11
    34318584:	97ffa867 	bl	34302720 <plat_report_exception>
    34318588:	97ffa880 	bl	34302788 <plat_panic_handler>
	...

0000000034318600 <SynchronousExceptionA32>:
    34318600:	d2800180 	mov	x0, #0xc                   	// #12
    34318604:	97ffa847 	bl	34302720 <plat_report_exception>
    34318608:	97ffa860 	bl	34302788 <plat_panic_handler>
	...

0000000034318680 <IrqA32>:
    34318680:	d28001a0 	mov	x0, #0xd                   	// #13
    34318684:	97ffa827 	bl	34302720 <plat_report_exception>
    34318688:	97ffa840 	bl	34302788 <plat_panic_handler>
	...

0000000034318700 <FiqA32>:
    34318700:	d28001c0 	mov	x0, #0xe                   	// #14
    34318704:	97ffa807 	bl	34302720 <plat_report_exception>
    34318708:	97ffa820 	bl	34302788 <plat_panic_handler>
	...

0000000034318780 <SErrorA32>:
    34318780:	d28001e0 	mov	x0, #0xf                   	// #15
    34318784:	97ffa7e7 	bl	34302720 <plat_report_exception>
    34318788:	97ffa800 	bl	34302788 <plat_panic_handler>
	...

0000000034318800 <__RO_END_UNALIGNED__>:
	...
