1:17:42 PM
"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase
#OS: Windows 8 6.2
#Hostname: GBPC

# Fri Aug 14 13:17:45 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@W: CL168 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":45:6:45:8|Removing instance ALU because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":57:2:57:7|Pruning unused register testState[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":57:2:57:7|Pruning unused register b[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":57:2:57:7|Pruning unused register a[15:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:17:45 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:17:45 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:17:45 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:17:47 2020

###########################################################]
Pre-mapping Report

# Fri Aug 14 13:17:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     139.3 MHz     7.177         inferred     Autoconstr_clkgroup_0     54   
====================================================================================

@W: MT529 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 54 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:17:47 2020

###########################################################]
Map & Optimize Report

# Fri Aug 14 13:17:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":57:2:57:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":57:2:57:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance TXshift[7] (in view: work.uart(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  38 /        31
   2		0h:00m:00s		    -1.53ns		  38 /        31

   3		0h:00m:00s		    -1.53ns		  38 /        31


   4		0h:00m:00s		    -1.53ns		  38 /        31
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               31         clkdiv[10]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.98ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Aug 14 13:17:49 2020
#


Top view:               top
Requested Frequency:    167.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.055

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            167.4 MHz     142.3 MHz     5.975         7.030         -1.055     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.975       -1.055  |  5.975       0.019  |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                          Arrival           
Instance               Reference     Type         Pin     Net            Time        Slack 
                       Clock                                                               
-------------------------------------------------------------------------------------------
clkdiv[0]              top|CLK       SB_DFF       Q       clkdiv[0]      0.540       -1.055
clkdiv[1]              top|CLK       SB_DFF       Q       clkdiv[1]      0.540       -0.914
clkdiv[2]              top|CLK       SB_DFF       Q       clkdiv[2]      0.540       -0.774
clkdiv[3]              top|CLK       SB_DFF       Q       clkdiv[3]      0.540       -0.634
clkdiv[4]              top|CLK       SB_DFF       Q       clkdiv[4]      0.540       -0.494
clkdiv[5]              top|CLK       SB_DFF       Q       clkdiv[5]      0.540       -0.353
clkdiv[6]              top|CLK       SB_DFF       Q       clkdiv[6]      0.540       -0.213
clkdiv[7]              top|CLK       SB_DFF       Q       clkdiv[7]      0.540       -0.073
FTDI.TXstate_ne[0]     top|CLK       SB_DFFNE     Q       TXstate[0]     0.540       0.018 
FTDI.TXstate[1]        top|CLK       SB_DFFNE     Q       TXstate[1]     0.540       0.025 
===========================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                           Required           
Instance            Reference     Type        Pin     Net              Time         Slack 
                    Clock                                                                 
------------------------------------------------------------------------------------------
clkdiv[23]          top|CLK       SB_DFF      D       clkdiv_s[23]     5.870        -1.055
clkdiv[22]          top|CLK       SB_DFF      D       clkdiv_s[22]     5.870        -0.914
clkdiv[21]          top|CLK       SB_DFF      D       clkdiv_s[21]     5.870        -0.774
clkdiv[20]          top|CLK       SB_DFF      D       clkdiv_s[20]     5.870        -0.634
clkdiv[19]          top|CLK       SB_DFF      D       clkdiv_s[19]     5.870        -0.494
clkdiv[18]          top|CLK       SB_DFF      D       clkdiv_s[18]     5.870        -0.353
clkdiv[17]          top|CLK       SB_DFF      D       clkdiv_s[17]     5.870        -0.213
clkdiv[16]          top|CLK       SB_DFF      D       clkdiv_s[16]     5.870        -0.073
FTDI.baudAcc[0]     top|CLK       SB_DFFN     D       baudAcc          5.870        0.018 
clkdiv[15]          top|CLK       SB_DFF      D       clkdiv_s[15]     5.870        0.067 
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.925
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.055

    Number of logic level(s):                24
    Starting point:                          clkdiv[0] / Q
    Ending point:                            clkdiv[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[0]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[0]            Net          -        -       0.834     -           2         
clkdiv_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[0]        Net          -        -       0.014     -           2         
clkdiv_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
clkdiv_cry[21]       Net          -        -       0.014     -           2         
clkdiv_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
clkdiv_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
clkdiv_cry[22]       Net          -        -       0.386     -           1         
clkdiv_RNO[23]       SB_LUT4      I3       In      -         5.102       -         
clkdiv_RNO[23]       SB_LUT4      O        Out     0.316     5.418       -         
clkdiv_s[23]         Net          -        -       1.507     -           1         
clkdiv[23]           SB_DFF       D        In      -         6.925       -         
===================================================================================
Total path delay (propagation time + setup) of 7.030 is 3.995(56.8%) logic and 3.035(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.914

    Number of logic level(s):                23
    Starting point:                          clkdiv[1] / Q
    Ending point:                            clkdiv[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[1]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[1]            Net          -        -       0.834     -           2         
clkdiv_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[21]       Net          -        -       0.014     -           2         
clkdiv_cry_c[22]     SB_CARRY     CI       In      -         4.449       -         
clkdiv_cry_c[22]     SB_CARRY     CO       Out     0.126     4.576       -         
clkdiv_cry[22]       Net          -        -       0.386     -           1         
clkdiv_RNO[23]       SB_LUT4      I3       In      -         4.962       -         
clkdiv_RNO[23]       SB_LUT4      O        Out     0.316     5.277       -         
clkdiv_s[23]         Net          -        -       1.507     -           1         
clkdiv[23]           SB_DFF       D        In      -         6.784       -         
===================================================================================
Total path delay (propagation time + setup) of 6.890 is 3.868(56.2%) logic and 3.021(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.914

    Number of logic level(s):                23
    Starting point:                          clkdiv[0] / Q
    Ending point:                            clkdiv[22] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[0]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[0]            Net          -        -       0.834     -           2         
clkdiv_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[0]        Net          -        -       0.014     -           2         
clkdiv_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
clkdiv_cry[21]       Net          -        -       0.386     -           2         
clkdiv_RNO[22]       SB_LUT4      I3       In      -         4.962       -         
clkdiv_RNO[22]       SB_LUT4      O        Out     0.316     5.277       -         
clkdiv_s[22]         Net          -        -       1.507     -           1         
clkdiv[22]           SB_DFF       D        In      -         6.784       -         
===================================================================================
Total path delay (propagation time + setup) of 6.890 is 3.868(56.2%) logic and 3.021(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.644
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.774

    Number of logic level(s):                22
    Starting point:                          clkdiv[2] / Q
    Ending point:                            clkdiv[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[2]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[2]            Net          -        -       0.834     -           2         
clkdiv_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[21]       Net          -        -       0.014     -           2         
clkdiv_cry_c[22]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[22]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[22]       Net          -        -       0.386     -           1         
clkdiv_RNO[23]       SB_LUT4      I3       In      -         4.822       -         
clkdiv_RNO[23]       SB_LUT4      O        Out     0.316     5.137       -         
clkdiv_s[23]         Net          -        -       1.507     -           1         
clkdiv[23]           SB_DFF       D        In      -         6.644       -         
===================================================================================
Total path delay (propagation time + setup) of 6.749 is 3.742(55.4%) logic and 3.007(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.644
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.774

    Number of logic level(s):                22
    Starting point:                          clkdiv[0] / Q
    Ending point:                            clkdiv[21] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[0]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[0]            Net          -        -       0.834     -           2         
clkdiv_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[0]        Net          -        -       0.014     -           2         
clkdiv_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[20]       Net          -        -       0.386     -           2         
clkdiv_RNO[21]       SB_LUT4      I3       In      -         4.822       -         
clkdiv_RNO[21]       SB_LUT4      O        Out     0.316     5.137       -         
clkdiv_s[21]         Net          -        -       1.507     -           1         
clkdiv[21]           SB_DFF       D        In      -         6.644       -         
===================================================================================
Total path delay (propagation time + setup) of 6.749 is 3.742(55.4%) logic and 3.007(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        25 uses
SB_DFF          24 uses
SB_DFFN         1 use
SB_DFFNE        4 uses
SB_DFFNSR       2 uses
VCC             1 use
SB_LUT4         37 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 37 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 37 = 37 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:17:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase
#OS: Windows 8 6.2
#Hostname: GBPC

# Fri Aug 14 13:18:35 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v" (library work)
@E: CG306 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":143:9:143:13|default_nettype is set to none. Net type of GPIO0 must be declared.
@E: CS187 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":148:0:148:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:18:36 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:18:36 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase
#OS: Windows 8 6.2
#Hostname: GBPC

# Fri Aug 14 13:18:54 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@W: CL169 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning unused register testState[4:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[3] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[4] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[5] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[6] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[7] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[8] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[9] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[10] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[11] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[12] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[13] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[14] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[15] is always 0.
@W: CL279 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning register bits 15 to 3 of a[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:18:54 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:18:54 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:18:54 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:18:55 2020

###########################################################]
Pre-mapping Report

# Fri Aug 14 13:18:55 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance overflow (in view: work.alu(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     139.3 MHz     7.177         inferred     Autoconstr_clkgroup_0     89   
====================================================================================

@W: MT529 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 89 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[3] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[4] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[5] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[6] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[7] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[8] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[9] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[10] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[11] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[12] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[13] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[14] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[15] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:18:56 2020

###########################################################]
Map & Optimize Report

# Fri Aug 14 13:18:56 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance a[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|User-specified initial value defined for instance ALU.res[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance b[15:0] 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[3] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[4] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[8] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[9] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[10] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[11] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[12] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[13] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[14] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance ALU.res[15] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register ALU.res[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance TXshift[7] (in view: work.uart(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  47 /        39
   2		0h:00m:00s		    -1.53ns		  47 /        39

   3		0h:00m:00s		    -1.53ns		  47 /        39


   4		0h:00m:00s		    -1.53ns		  47 /        39
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 39 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               39         b_e_0[1]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.98ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Aug 14 13:18:57 2020
#


Top view:               top
Requested Frequency:    167.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.055

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            167.4 MHz     142.3 MHz     5.975         7.030         -1.055     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.975       -1.055  |  5.975       0.019  |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                          Arrival           
Instance               Reference     Type         Pin     Net            Time        Slack 
                       Clock                                                               
-------------------------------------------------------------------------------------------
clkdiv[0]              top|CLK       SB_DFF       Q       clkdiv[0]      0.540       -1.055
clkdiv[1]              top|CLK       SB_DFF       Q       clkdiv[1]      0.540       -0.914
clkdiv[2]              top|CLK       SB_DFF       Q       clkdiv[2]      0.540       -0.774
clkdiv[3]              top|CLK       SB_DFF       Q       clkdiv[3]      0.540       -0.634
clkdiv[4]              top|CLK       SB_DFF       Q       clkdiv[4]      0.540       -0.494
clkdiv[5]              top|CLK       SB_DFF       Q       clkdiv[5]      0.540       -0.353
clkdiv[6]              top|CLK       SB_DFF       Q       clkdiv[6]      0.540       -0.213
clkdiv[7]              top|CLK       SB_DFF       Q       clkdiv[7]      0.540       -0.073
FTDI.TXstate_ne[0]     top|CLK       SB_DFFNE     Q       TXstate[0]     0.540       0.018 
FTDI.TXstate[1]        top|CLK       SB_DFFNE     Q       TXstate[1]     0.540       0.025 
===========================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                           Required           
Instance            Reference     Type        Pin     Net              Time         Slack 
                    Clock                                                                 
------------------------------------------------------------------------------------------
clkdiv[23]          top|CLK       SB_DFF      D       clkdiv_s[23]     5.870        -1.055
clkdiv[22]          top|CLK       SB_DFF      D       clkdiv_s[22]     5.870        -0.914
clkdiv[21]          top|CLK       SB_DFF      D       clkdiv_s[21]     5.870        -0.774
clkdiv[20]          top|CLK       SB_DFF      D       clkdiv_s[20]     5.870        -0.634
clkdiv[19]          top|CLK       SB_DFF      D       clkdiv_s[19]     5.870        -0.494
clkdiv[18]          top|CLK       SB_DFF      D       clkdiv_s[18]     5.870        -0.353
clkdiv[17]          top|CLK       SB_DFF      D       clkdiv_s[17]     5.870        -0.213
clkdiv[16]          top|CLK       SB_DFF      D       clkdiv_s[16]     5.870        -0.073
FTDI.baudAcc[0]     top|CLK       SB_DFFN     D       baudAcc          5.870        0.018 
clkdiv[15]          top|CLK       SB_DFF      D       clkdiv_s[15]     5.870        0.067 
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.925
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.055

    Number of logic level(s):                24
    Starting point:                          clkdiv[0] / Q
    Ending point:                            clkdiv[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[0]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[0]            Net          -        -       0.834     -           2         
clkdiv_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[0]        Net          -        -       0.014     -           2         
clkdiv_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
clkdiv_cry[21]       Net          -        -       0.014     -           2         
clkdiv_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
clkdiv_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
clkdiv_cry[22]       Net          -        -       0.386     -           1         
clkdiv_RNO[23]       SB_LUT4      I3       In      -         5.102       -         
clkdiv_RNO[23]       SB_LUT4      O        Out     0.316     5.418       -         
clkdiv_s[23]         Net          -        -       1.507     -           1         
clkdiv[23]           SB_DFF       D        In      -         6.925       -         
===================================================================================
Total path delay (propagation time + setup) of 7.030 is 3.995(56.8%) logic and 3.035(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.914

    Number of logic level(s):                23
    Starting point:                          clkdiv[1] / Q
    Ending point:                            clkdiv[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[1]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[1]            Net          -        -       0.834     -           2         
clkdiv_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[21]       Net          -        -       0.014     -           2         
clkdiv_cry_c[22]     SB_CARRY     CI       In      -         4.449       -         
clkdiv_cry_c[22]     SB_CARRY     CO       Out     0.126     4.576       -         
clkdiv_cry[22]       Net          -        -       0.386     -           1         
clkdiv_RNO[23]       SB_LUT4      I3       In      -         4.962       -         
clkdiv_RNO[23]       SB_LUT4      O        Out     0.316     5.277       -         
clkdiv_s[23]         Net          -        -       1.507     -           1         
clkdiv[23]           SB_DFF       D        In      -         6.784       -         
===================================================================================
Total path delay (propagation time + setup) of 6.890 is 3.868(56.2%) logic and 3.021(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.914

    Number of logic level(s):                23
    Starting point:                          clkdiv[0] / Q
    Ending point:                            clkdiv[22] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[0]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[0]            Net          -        -       0.834     -           2         
clkdiv_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[0]        Net          -        -       0.014     -           2         
clkdiv_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
clkdiv_cry[21]       Net          -        -       0.386     -           2         
clkdiv_RNO[22]       SB_LUT4      I3       In      -         4.962       -         
clkdiv_RNO[22]       SB_LUT4      O        Out     0.316     5.277       -         
clkdiv_s[22]         Net          -        -       1.507     -           1         
clkdiv[22]           SB_DFF       D        In      -         6.784       -         
===================================================================================
Total path delay (propagation time + setup) of 6.890 is 3.868(56.2%) logic and 3.021(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.644
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.774

    Number of logic level(s):                22
    Starting point:                          clkdiv[2] / Q
    Ending point:                            clkdiv[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[2]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[2]            Net          -        -       0.834     -           2         
clkdiv_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[20]       Net          -        -       0.014     -           2         
clkdiv_cry_c[21]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[21]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[21]       Net          -        -       0.014     -           2         
clkdiv_cry_c[22]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[22]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[22]       Net          -        -       0.386     -           1         
clkdiv_RNO[23]       SB_LUT4      I3       In      -         4.822       -         
clkdiv_RNO[23]       SB_LUT4      O        Out     0.316     5.137       -         
clkdiv_s[23]         Net          -        -       1.507     -           1         
clkdiv[23]           SB_DFF       D        In      -         6.644       -         
===================================================================================
Total path delay (propagation time + setup) of 6.749 is 3.742(55.4%) logic and 3.007(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.975
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.870

    - Propagation time:                      6.644
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.774

    Number of logic level(s):                22
    Starting point:                          clkdiv[0] / Q
    Ending point:                            clkdiv[21] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
clkdiv[0]            SB_DFF       Q        Out     0.540     0.540       -         
clkdiv[0]            Net          -        -       0.834     -           2         
clkdiv_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
clkdiv_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
clkdiv_cry[0]        Net          -        -       0.014     -           2         
clkdiv_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
clkdiv_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
clkdiv_cry[1]        Net          -        -       0.014     -           2         
clkdiv_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
clkdiv_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
clkdiv_cry[2]        Net          -        -       0.014     -           2         
clkdiv_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
clkdiv_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
clkdiv_cry[3]        Net          -        -       0.014     -           2         
clkdiv_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
clkdiv_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
clkdiv_cry[4]        Net          -        -       0.014     -           2         
clkdiv_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
clkdiv_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
clkdiv_cry[5]        Net          -        -       0.014     -           2         
clkdiv_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
clkdiv_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
clkdiv_cry[6]        Net          -        -       0.014     -           2         
clkdiv_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
clkdiv_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
clkdiv_cry[7]        Net          -        -       0.014     -           2         
clkdiv_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
clkdiv_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
clkdiv_cry[8]        Net          -        -       0.014     -           2         
clkdiv_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
clkdiv_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
clkdiv_cry[9]        Net          -        -       0.014     -           2         
clkdiv_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
clkdiv_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
clkdiv_cry[10]       Net          -        -       0.014     -           2         
clkdiv_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
clkdiv_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
clkdiv_cry[11]       Net          -        -       0.014     -           2         
clkdiv_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
clkdiv_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
clkdiv_cry[12]       Net          -        -       0.014     -           2         
clkdiv_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
clkdiv_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
clkdiv_cry[13]       Net          -        -       0.014     -           2         
clkdiv_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
clkdiv_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
clkdiv_cry[14]       Net          -        -       0.014     -           2         
clkdiv_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
clkdiv_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
clkdiv_cry[15]       Net          -        -       0.014     -           2         
clkdiv_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
clkdiv_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
clkdiv_cry[16]       Net          -        -       0.014     -           2         
clkdiv_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
clkdiv_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
clkdiv_cry[17]       Net          -        -       0.014     -           2         
clkdiv_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
clkdiv_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
clkdiv_cry[18]       Net          -        -       0.014     -           2         
clkdiv_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
clkdiv_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
clkdiv_cry[19]       Net          -        -       0.014     -           2         
clkdiv_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
clkdiv_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
clkdiv_cry[20]       Net          -        -       0.386     -           2         
clkdiv_RNO[21]       SB_LUT4      I3       In      -         4.822       -         
clkdiv_RNO[21]       SB_LUT4      O        Out     0.316     5.137       -         
clkdiv_s[21]         Net          -        -       1.507     -           1         
clkdiv[21]           SB_DFF       D        In      -         6.644       -         
===================================================================================
Total path delay (propagation time + setup) of 6.749 is 3.742(55.4%) logic and 3.007(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        26 uses
SB_DFF          31 uses
SB_DFFE         1 use
SB_DFFN         1 use
SB_DFFNE        4 uses
SB_DFFNSR       2 uses
VCC             2 uses
SB_LUT4         45 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   39 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:18:57 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase
#OS: Windows 8 6.2
#Hostname: GBPC

# Fri Aug 14 13:19:48 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v" (library work)
Verilog syntax check successful!
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@W: CL169 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning unused register testState[4:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[3] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[4] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[5] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[6] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[7] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[8] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[9] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[10] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[11] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[12] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[13] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[14] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[15] is always 0.
@W: CL279 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning register bits 15 to 3 of a[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:19:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:19:48 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:19:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:19:49 2020

###########################################################]
Pre-mapping Report

# Fri Aug 14 13:19:50 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance overflow (in view: work.alu(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     139.3 MHz     7.177         inferred     Autoconstr_clkgroup_0     91   
====================================================================================

@W: MT529 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 91 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[3] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[4] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[5] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[6] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[7] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[8] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[9] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[10] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[11] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[12] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[13] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[14] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[15] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:19:50 2020

###########################################################]
Map & Optimize Report

# Fri Aug 14 13:19:50 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|User-specified initial value defined for instance ALU.res[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance a[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance op[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance b[15:0] 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance TXshift[7] (in view: work.uart(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[3] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[3] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[4] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[4] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[5] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[5] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[6] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[6] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[7] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[7] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[8] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[8] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[9] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[9] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[10] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[10] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[11] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[11] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[12] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[12] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[13] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[13] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[14] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[14] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Removing sequential instance res[15] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":24:2:24:7|Boundary register res[15] (in view: work.alu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  57 /        42
   2		0h:00m:00s		    -1.56ns		  57 /        42
   3		0h:00m:00s		    -1.56ns		  57 /        42

   4		0h:00m:00s		    -1.56ns		  57 /        42


   5		0h:00m:00s		    -1.47ns		  57 /        42
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               42         b_e_0[2]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 6.58ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Aug 14 13:19:51 2020
#


Top view:               top
Requested Frequency:    152.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.161

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            152.0 MHz     129.2 MHz     6.580         7.741         -1.161     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  6.580       -1.161  |  6.580       0.624  |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                       Arrival           
Instance      Reference     Type       Pin     Net           Time        Slack 
              Clock                                                            
-------------------------------------------------------------------------------
a[1]          top|CLK       SB_DFF     Q       a[1]          0.540       -1.161
a[0]          top|CLK       SB_DFF     Q       a[0]          0.540       -1.140
b[1]          top|CLK       SB_DFF     Q       b[1]          0.540       -1.112
op[0]         top|CLK       SB_DFF     Q       op[0]         0.540       -1.091
clkdiv[0]     top|CLK       SB_DFF     Q       clkdiv[0]     0.540       -0.450
clkdiv[1]     top|CLK       SB_DFF     Q       clkdiv[1]     0.540       -0.309
clkdiv[2]     top|CLK       SB_DFF     Q       clkdiv[2]     0.540       -0.169
clkdiv[3]     top|CLK       SB_DFF     Q       clkdiv[3]     0.540       -0.029
clkdiv[4]     top|CLK       SB_DFF     Q       clkdiv[4]     0.540       0.111 
clkdiv[5]     top|CLK       SB_DFF     Q       clkdiv[5]     0.540       0.252 
===============================================================================


Ending Points with Worst Slack
******************************

               Starting                                          Required           
Instance       Reference     Type       Pin     Net              Time         Slack 
               Clock                                                                
------------------------------------------------------------------------------------
ALU.res[2]     top|CLK       SB_DFF     D       res_4[2]         6.475        -1.161
clkdiv[23]     top|CLK       SB_DFF     D       clkdiv_s[23]     6.475        -0.450
clkdiv[22]     top|CLK       SB_DFF     D       clkdiv_s[22]     6.475        -0.309
clkdiv[21]     top|CLK       SB_DFF     D       clkdiv_s[21]     6.475        -0.169
clkdiv[20]     top|CLK       SB_DFF     D       clkdiv_s[20]     6.475        -0.029
clkdiv[19]     top|CLK       SB_DFF     D       clkdiv_s[19]     6.475        0.111 
clkdiv[18]     top|CLK       SB_DFF     D       clkdiv_s[18]     6.475        0.252 
clkdiv[17]     top|CLK       SB_DFF     D       clkdiv_s[17]     6.475        0.392 
clkdiv[16]     top|CLK       SB_DFF     D       clkdiv_s[16]     6.475        0.532 
ALU.res[1]     top|CLK       SB_DFF     D       res_4[1]         6.475        0.560 
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.580
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.161

    Number of logic level(s):                3
    Starting point:                          a[1] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
a[1]                 SB_DFF      Q        Out     0.540     0.540       -         
a[1]                 Net         -        -       1.599     -           7         
ALU.res_RNO_3[2]     SB_LUT4     I0       In      -         2.139       -         
ALU.res_RNO_3[2]     SB_LUT4     O        Out     0.449     2.588       -         
res_RNO_3[2]         Net         -        -       1.371     -           1         
ALU.res_RNO_1[2]     SB_LUT4     I1       In      -         3.959       -         
ALU.res_RNO_1[2]     SB_LUT4     O        Out     0.400     4.359       -         
addsub_c2            Net         -        -       1.371     -           1         
ALU.res_RNO[2]       SB_LUT4     I1       In      -         5.729       -         
ALU.res_RNO[2]       SB_LUT4     O        Out     0.400     6.129       -         
res_4[2]             Net         -        -       1.507     -           1         
ALU.res[2]           SB_DFF      D        In      -         7.636       -         
==================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.580
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.140

    Number of logic level(s):                3
    Starting point:                          a[0] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
a[0]                 SB_DFF      Q        Out     0.540     0.540       -         
a[0]                 Net         -        -       1.599     -           8         
ALU.res_RNO_4[2]     SB_LUT4     I0       In      -         2.139       -         
ALU.res_RNO_4[2]     SB_LUT4     O        Out     0.449     2.588       -         
res_RNO_4[2]         Net         -        -       1.371     -           1         
ALU.res_RNO_1[2]     SB_LUT4     I2       In      -         3.959       -         
ALU.res_RNO_1[2]     SB_LUT4     O        Out     0.379     4.338       -         
addsub_c2            Net         -        -       1.371     -           1         
ALU.res_RNO[2]       SB_LUT4     I1       In      -         5.708       -         
ALU.res_RNO[2]       SB_LUT4     O        Out     0.400     6.108       -         
res_4[2]             Net         -        -       1.507     -           1         
ALU.res[2]           SB_DFF      D        In      -         7.615       -         
==================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.580
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.112

    Number of logic level(s):                3
    Starting point:                          b[1] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
b[1]                 SB_DFF      Q        Out     0.540     0.540       -         
b[1]                 Net         -        -       1.599     -           7         
ALU.res_RNO_3[2]     SB_LUT4     I1       In      -         2.139       -         
ALU.res_RNO_3[2]     SB_LUT4     O        Out     0.400     2.539       -         
res_RNO_3[2]         Net         -        -       1.371     -           1         
ALU.res_RNO_1[2]     SB_LUT4     I1       In      -         3.910       -         
ALU.res_RNO_1[2]     SB_LUT4     O        Out     0.400     4.309       -         
addsub_c2            Net         -        -       1.371     -           1         
ALU.res_RNO[2]       SB_LUT4     I1       In      -         5.680       -         
ALU.res_RNO[2]       SB_LUT4     O        Out     0.400     6.080       -         
res_4[2]             Net         -        -       1.507     -           1         
ALU.res[2]           SB_DFF      D        In      -         7.587       -         
==================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.580
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.091

    Number of logic level(s):                3
    Starting point:                          op[0] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
op[0]                SB_DFF      Q        Out     0.540     0.540       -         
op[0]                Net         -        -       1.599     -           6         
ALU.res_RNO_3[2]     SB_LUT4     I2       In      -         2.139       -         
ALU.res_RNO_3[2]     SB_LUT4     O        Out     0.379     2.518       -         
res_RNO_3[2]         Net         -        -       1.371     -           1         
ALU.res_RNO_1[2]     SB_LUT4     I1       In      -         3.889       -         
ALU.res_RNO_1[2]     SB_LUT4     O        Out     0.400     4.288       -         
addsub_c2            Net         -        -       1.371     -           1         
ALU.res_RNO[2]       SB_LUT4     I1       In      -         5.659       -         
ALU.res_RNO[2]       SB_LUT4     O        Out     0.400     6.059       -         
res_4[2]             Net         -        -       1.507     -           1         
ALU.res[2]           SB_DFF      D        In      -         7.566       -         
==================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.580
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.091

    Number of logic level(s):                3
    Starting point:                          a[1] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
a[1]                 SB_DFF      Q        Out     0.540     0.540       -         
a[1]                 Net         -        -       1.599     -           7         
ALU.res_RNO_4[2]     SB_LUT4     I1       In      -         2.139       -         
ALU.res_RNO_4[2]     SB_LUT4     O        Out     0.400     2.539       -         
res_RNO_4[2]         Net         -        -       1.371     -           1         
ALU.res_RNO_1[2]     SB_LUT4     I2       In      -         3.910       -         
ALU.res_RNO_1[2]     SB_LUT4     O        Out     0.379     4.288       -         
addsub_c2            Net         -        -       1.371     -           1         
ALU.res_RNO[2]       SB_LUT4     I1       In      -         5.659       -         
ALU.res_RNO[2]       SB_LUT4     O        Out     0.400     6.059       -         
res_4[2]             Net         -        -       1.507     -           1         
ALU.res[2]           SB_DFF      D        In      -         7.566       -         
==================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        27 uses
SB_DFF          34 uses
SB_DFFE         1 use
SB_DFFN         3 uses
SB_DFFNE        4 uses
VCC             2 uses
SB_LUT4         55 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 55 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:19:51 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\edifparser.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.edf " "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist" "-pCT256" "-yG:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.edf...
Parsing constraint file: G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf ...
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 5 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 6 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 7 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCS doesn't exist in the design netlist.ignoring the set_io command on line 8 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RTS doesn't exist in the design netlist.ignoring the set_io command on line 12 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTS doesn't exist in the design netlist.ignoring the set_io command on line 13 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO0 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO5 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO7 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO8 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO9 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO10 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO11 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO12 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO13 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO14 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA1 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA3 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA4 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA5 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA6 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA7 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA8 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA9 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA10 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA11 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA12 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA13 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA14 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA15 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0CE doesn't exist in the design netlist.ignoring the set_io command on line 49 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1CE doesn't exist in the design netlist.ignoring the set_io command on line 50 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RWE doesn't exist in the design netlist.ignoring the set_io command on line 51 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROE doesn't exist in the design netlist.ignoring the set_io command on line 52 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RUB doesn't exist in the design netlist.ignoring the set_io command on line 53 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RLB doesn't exist in the design netlist.ignoring the set_io command on line 54 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO4 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO5 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO6 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO7 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO8 doesn't exist in the design netlist.ignoring the set_io command on line 64 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO10 doesn't exist in the design netlist.ignoring the set_io command on line 66 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP doesn't exist in the design netlist.ignoring the set_io command on line 69 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKN doesn't exist in the design netlist.ignoring the set_io command on line 70 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP_GLOBAL doesn't exist in the design netlist.ignoring the set_io command on line 71 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRP doesn't exist in the design netlist.ignoring the set_io command on line 72 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRN doesn't exist in the design netlist.ignoring the set_io command on line 73 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D1 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D2 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D3 doesn't exist in the design netlist.ignoring the set_io command on line 79 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D4 doesn't exist in the design netlist.ignoring the set_io command on line 80 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D5 doesn't exist in the design netlist.ignoring the set_io command on line 81 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D6 doesn't exist in the design netlist.ignoring the set_io command on line 82 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D7 doesn't exist in the design netlist.ignoring the set_io command on line 83 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D8 doesn't exist in the design netlist.ignoring the set_io command on line 84 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D9 doesn't exist in the design netlist.ignoring the set_io command on line 85 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D10 doesn't exist in the design netlist.ignoring the set_io command on line 86 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D11 doesn't exist in the design netlist.ignoring the set_io command on line 87 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D12 doesn't exist in the design netlist.ignoring the set_io command on line 88 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D13 doesn't exist in the design netlist.ignoring the set_io command on line 89 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D14 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D15 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A0 doesn't exist in the design netlist.ignoring the set_io command on line 93 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A1 doesn't exist in the design netlist.ignoring the set_io command on line 94 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A2 doesn't exist in the design netlist.ignoring the set_io command on line 95 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A3 doesn't exist in the design netlist.ignoring the set_io command on line 96 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A4 doesn't exist in the design netlist.ignoring the set_io command on line 97 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A5 doesn't exist in the design netlist.ignoring the set_io command on line 98 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A6 doesn't exist in the design netlist.ignoring the set_io command on line 99 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A7 doesn't exist in the design netlist.ignoring the set_io command on line 100 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A8 doesn't exist in the design netlist.ignoring the set_io command on line 101 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A9 doesn't exist in the design netlist.ignoring the set_io command on line 102 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A10 doesn't exist in the design netlist.ignoring the set_io command on line 103 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A11 doesn't exist in the design netlist.ignoring the set_io command on line 104 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A12 doesn't exist in the design netlist.ignoring the set_io command on line 105 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A13 doesn't exist in the design netlist.ignoring the set_io command on line 106 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A14 doesn't exist in the design netlist.ignoring the set_io command on line 107 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A15 doesn't exist in the design netlist.ignoring the set_io command on line 108 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0 doesn't exist in the design netlist.ignoring the set_io command on line 110 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1 doesn't exist in the design netlist.ignoring the set_io command on line 111 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R2 doesn't exist in the design netlist.ignoring the set_io command on line 112 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R3 doesn't exist in the design netlist.ignoring the set_io command on line 113 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R4 doesn't exist in the design netlist.ignoring the set_io command on line 114 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R5 doesn't exist in the design netlist.ignoring the set_io command on line 115 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R6 doesn't exist in the design netlist.ignoring the set_io command on line 116 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R7 doesn't exist in the design netlist.ignoring the set_io command on line 117 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R8 doesn't exist in the design netlist.ignoring the set_io command on line 118 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R9 doesn't exist in the design netlist.ignoring the set_io command on line 119 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R10 doesn't exist in the design netlist.ignoring the set_io command on line 120 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R11 doesn't exist in the design netlist.ignoring the set_io command on line 121 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R12 doesn't exist in the design netlist.ignoring the set_io command on line 122 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R13 doesn't exist in the design netlist.ignoring the set_io command on line 123 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R14 doesn't exist in the design netlist.ignoring the set_io command on line 124 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R15 doesn't exist in the design netlist.ignoring the set_io command on line 125 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S0 doesn't exist in the design netlist.ignoring the set_io command on line 127 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S1 doesn't exist in the design netlist.ignoring the set_io command on line 128 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S2 doesn't exist in the design netlist.ignoring the set_io command on line 129 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S3 doesn't exist in the design netlist.ignoring the set_io command on line 130 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S4 doesn't exist in the design netlist.ignoring the set_io command on line 131 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S5 doesn't exist in the design netlist.ignoring the set_io command on line 132 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S6 doesn't exist in the design netlist.ignoring the set_io command on line 133 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S7 doesn't exist in the design netlist.ignoring the set_io command on line 134 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin B22 doesn't exists in the package CT256. ignoring the set_io command on line 135 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S9 doesn't exist in the design netlist.ignoring the set_io command on line 136 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S10 doesn't exist in the design netlist.ignoring the set_io command on line 137 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S11 doesn't exist in the design netlist.ignoring the set_io command on line 138 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S12 doesn't exist in the design netlist.ignoring the set_io command on line 139 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S13 doesn't exist in the design netlist.ignoring the set_io command on line 140 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S14 doesn't exist in the design netlist.ignoring the set_io command on line 141 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S15 doesn't exist in the design netlist.ignoring the set_io command on line 142 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR0 doesn't exist in the design netlist.ignoring the set_io command on line 144 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR1 doesn't exist in the design netlist.ignoring the set_io command on line 145 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR2 doesn't exist in the design netlist.ignoring the set_io command on line 146 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR3 doesn't exist in the design netlist.ignoring the set_io command on line 147 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR4 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR5 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR6 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR7 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR8 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR9 doesn't exist in the design netlist.ignoring the set_io command on line 153 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR10 doesn't exist in the design netlist.ignoring the set_io command on line 154 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR11 doesn't exist in the design netlist.ignoring the set_io command on line 155 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR12 doesn't exist in the design netlist.ignoring the set_io command on line 156 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR13 doesn't exist in the design netlist.ignoring the set_io command on line 157 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR14 doesn't exist in the design netlist.ignoring the set_io command on line 158 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR15 doesn't exist in the design netlist.ignoring the set_io command on line 159 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTRLEN doesn't exist in the design netlist.ignoring the set_io command on line 161 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RAMWE doesn't exist in the design netlist.ignoring the set_io command on line 162 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMWE doesn't exist in the design netlist.ignoring the set_io command on line 163 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMCE doesn't exist in the design netlist.ignoring the set_io command on line 164 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RROE doesn't exist in the design netlist.ignoring the set_io command on line 165 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C0 doesn't exist in the design netlist.ignoring the set_io command on line 166 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C1 doesn't exist in the design netlist.ignoring the set_io command on line 167 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C2 doesn't exist in the design netlist.ignoring the set_io command on line 168 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C3 doesn't exist in the design netlist.ignoring the set_io command on line 169 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C4 doesn't exist in the design netlist.ignoring the set_io command on line 170 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C5 doesn't exist in the design netlist.ignoring the set_io command on line 171 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C6 doesn't exist in the design netlist.ignoring the set_io command on line 172 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C7 doesn't exist in the design netlist.ignoring the set_io command on line 173 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C8 doesn't exist in the design netlist.ignoring the set_io command on line 174 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C9 doesn't exist in the design netlist.ignoring the set_io command on line 175 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C10 doesn't exist in the design netlist.ignoring the set_io command on line 176 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C11 doesn't exist in the design netlist.ignoring the set_io command on line 177 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C12 doesn't exist in the design netlist.ignoring the set_io command on line 178 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C13 doesn't exist in the design netlist.ignoring the set_io command on line 179 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C14 doesn't exist in the design netlist.ignoring the set_io command on line 180 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C15 doesn't exist in the design netlist.ignoring the set_io command on line 181 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C16 doesn't exist in the design netlist.ignoring the set_io command on line 182 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P0 doesn't exist in the design netlist.ignoring the set_io command on line 183 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P1 doesn't exist in the design netlist.ignoring the set_io command on line 184 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P2 doesn't exist in the design netlist.ignoring the set_io command on line 185 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P3 doesn't exist in the design netlist.ignoring the set_io command on line 186 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P4 doesn't exist in the design netlist.ignoring the set_io command on line 187 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P5 doesn't exist in the design netlist.ignoring the set_io command on line 188 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P6 doesn't exist in the design netlist.ignoring the set_io command on line 189 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P7 doesn't exist in the design netlist.ignoring the set_io command on line 190 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
parse file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.scf
sdc_reader OK D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.scf
Stored edif netlist at D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer" --device-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --outdir D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer --device-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer
Timing library       - D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	17
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	7
        LUT with CARRY   	:	1
    LogicCells                  :	64/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.8 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 199.47 MHz | Target: 151.98 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\packer.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\packer.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --translator "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 64
Translating sdc file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\router" --sdf_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbrouter.exe D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\router --sdf_file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --lib-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\bitmap.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --design "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:RX, when loading IO constraint.
"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase
#OS: Windows 8 6.2
#Hostname: GBPC

# Fri Aug 14 13:52:13 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v" (library work)
Verilog syntax check successful!
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v changed - recompiling
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@W: CL169 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning unused register testState[4:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[6] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[7] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[8] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[9] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[10] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[11] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[12] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[13] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[14] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit a[15] is always 0.
@W: CL279 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning register bits 15 to 6 of a[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:52:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:52:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:52:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:52:15 2020

###########################################################]
Pre-mapping Report

# Fri Aug 14 13:52:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXready (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance overflow (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     139.3 MHz     7.177         inferred     Autoconstr_clkgroup_0     94   
====================================================================================

@W: MT529 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 94 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[3] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[4] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[5] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[6] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[7] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[8] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[9] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[10] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[11] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[12] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[13] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[14] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance res[15] (in view: work.alu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[1] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[2] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[3] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[4] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[5] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[6] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:52:15 2020

###########################################################]
Map & Optimize Report

# Fri Aug 14 13:52:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXstate[3:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance gap[2:0] (in view: work.uart(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Removing sequential instance RXbuffer[7:0] (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|Boundary register RXbuffer[7:0] (in view: work.uart(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance a[5:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance op[1:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|User-specified initial value defined for instance ALU.res[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance b[15:0] 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[3] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[4] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[8] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[9] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[10] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[11] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[12] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[13] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[14] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Removing sequential instance ALU.res[15] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|Boundary register ALU.res[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF180 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":18:16:18:19|Generating type mult multiplier 
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance TXshift[7] (in view: work.uart(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Removing sequential instance FTDI.TXshift[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Removing sequential instance b[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  64 /        45
   2		0h:00m:00s		    -1.56ns		  64 /        45
   3		0h:00m:00s		    -1.56ns		  63 /        45

   4		0h:00m:00s		    -1.56ns		  63 /        45


   5		0h:00m:00s		    -1.47ns		  63 /        45
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         b_e_0[2]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 6.69ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Aug 14 13:52:17 2020
#


Top view:               top
Requested Frequency:    149.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.180

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            149.5 MHz     127.1 MHz     6.689         7.869         -1.180     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  6.689       -1.180  |  6.689       0.732  |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
a[0]          top|CLK       SB_DFF      Q       a[0]          0.540       -1.180
a[1]          top|CLK       SB_DFF      Q       a[1]          0.540       -1.139
b[1]          top|CLK       SB_DFF      Q       b[1]          0.540       -1.131
b[0]          top|CLK       SB_DFF      Q       b[0]          0.540       -1.076
b_e_0[2]      top|CLK       SB_DFFE     Q       b[2]          0.540       -1.011
op[0]         top|CLK       SB_DFF      Q       op[0]         0.540       -0.982
clkdiv[0]     top|CLK       SB_DFF      Q       clkdiv[0]     0.540       -0.341
clkdiv[1]     top|CLK       SB_DFF      Q       clkdiv[1]     0.540       -0.201
clkdiv[2]     top|CLK       SB_DFF      Q       clkdiv[2]     0.540       -0.060
clkdiv[3]     top|CLK       SB_DFF      Q       clkdiv[3]     0.540       0.080 
================================================================================


Ending Points with Worst Slack
******************************

               Starting                                          Required           
Instance       Reference     Type       Pin     Net              Time         Slack 
               Clock                                                                
------------------------------------------------------------------------------------
ALU.res[2]     top|CLK       SB_DFF     D       res_4[2]         6.584        -1.180
clkdiv[23]     top|CLK       SB_DFF     D       clkdiv_s[23]     6.584        -0.341
clkdiv[22]     top|CLK       SB_DFF     D       clkdiv_s[22]     6.584        -0.201
clkdiv[21]     top|CLK       SB_DFF     D       clkdiv_s[21]     6.584        -0.060
clkdiv[20]     top|CLK       SB_DFF     D       clkdiv_s[20]     6.584        0.080 
clkdiv[19]     top|CLK       SB_DFF     D       clkdiv_s[19]     6.584        0.220 
clkdiv[18]     top|CLK       SB_DFF     D       clkdiv_s[18]     6.584        0.360 
clkdiv[17]     top|CLK       SB_DFF     D       clkdiv_s[17]     6.584        0.500 
clkdiv[16]     top|CLK       SB_DFF     D       clkdiv_s[16]     6.584        0.641 
ALU.res[0]     top|CLK       SB_DFF     D       res_4[0]         6.584        0.669 
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.689
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.584

    - Propagation time:                      7.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.180

    Number of logic level(s):                4
    Starting point:                          a[0] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                                                                                 SB_DFF       Q        Out     0.540     0.540       -         
a[0]                                                                                 Net          -        -       1.599     -           12        
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         2.139       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
regsA_result_cry_0_0_c_RNO_0                                                         Net          -        -       0.905     -           1         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     I1       In      -         3.493       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     CO       Out     0.229     3.722       -         
regsA_result_cry_0                                                                   Net          -        -       0.386     -           1         
ALU.res_RNO_2[2]                                                                     SB_LUT4      I1       In      -         4.108       -         
ALU.res_RNO_2[2]                                                                     SB_LUT4      O        Out     0.400     4.507       -         
mult[2]                                                                              Net          -        -       1.371     -           1         
ALU.res_RNO[2]                                                                       SB_LUT4      I2       In      -         5.878       -         
ALU.res_RNO[2]                                                                       SB_LUT4      O        Out     0.379     6.257       -         
res_4[2]                                                                             Net          -        -       1.507     -           1         
ALU.res[2]                                                                           SB_DFF       D        In      -         7.764       -         
===================================================================================================================================================
Total path delay (propagation time + setup) of 7.869 is 2.101(26.7%) logic and 5.768(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.689
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.584

    - Propagation time:                      7.723
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.139

    Number of logic level(s):                4
    Starting point:                          a[1] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
a[1]                                                                               SB_DFF       Q        Out     0.540     0.540       -         
a[1]                                                                               Net          -        -       1.599     -           9         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      I2       In      -         2.139       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      O        Out     0.379     2.518       -         
regsA_result_cry_0_0_c_RNO                                                         Net          -        -       0.905     -           1         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     I0       In      -         3.423       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     CO       Out     0.258     3.680       -         
regsA_result_cry_0                                                                 Net          -        -       0.386     -           1         
ALU.res_RNO_2[2]                                                                   SB_LUT4      I1       In      -         4.066       -         
ALU.res_RNO_2[2]                                                                   SB_LUT4      O        Out     0.400     4.466       -         
mult[2]                                                                            Net          -        -       1.371     -           1         
ALU.res_RNO[2]                                                                     SB_LUT4      I2       In      -         5.837       -         
ALU.res_RNO[2]                                                                     SB_LUT4      O        Out     0.379     6.216       -         
res_4[2]                                                                           Net          -        -       1.507     -           1         
ALU.res[2]                                                                         SB_DFF       D        In      -         7.723       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 7.828 is 2.060(26.3%) logic and 5.768(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.689
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.584

    - Propagation time:                      7.715
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.131

    Number of logic level(s):                4
    Starting point:                          b[1] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
b[1]                                                                                 SB_DFF       Q        Out     0.540     0.540       -         
b[1]                                                                                 Net          -        -       1.599     -           9         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         2.139       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     2.539       -         
regsA_result_cry_0_0_c_RNO_0                                                         Net          -        -       0.905     -           1         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     I1       In      -         3.444       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     CO       Out     0.229     3.673       -         
regsA_result_cry_0                                                                   Net          -        -       0.386     -           1         
ALU.res_RNO_2[2]                                                                     SB_LUT4      I1       In      -         4.059       -         
ALU.res_RNO_2[2]                                                                     SB_LUT4      O        Out     0.400     4.458       -         
mult[2]                                                                              Net          -        -       1.371     -           1         
ALU.res_RNO[2]                                                                       SB_LUT4      I2       In      -         5.829       -         
ALU.res_RNO[2]                                                                       SB_LUT4      O        Out     0.379     6.208       -         
res_4[2]                                                                             Net          -        -       1.507     -           1         
ALU.res[2]                                                                           SB_DFF       D        In      -         7.715       -         
===================================================================================================================================================
Total path delay (propagation time + setup) of 7.820 is 2.052(26.2%) logic and 5.768(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.689
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.584

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.081

    Number of logic level(s):                3
    Starting point:                          a[1] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
a[1]                   SB_DFF      Q        Out     0.540     0.540       -         
a[1]                   Net         -        -       1.599     -           9         
ALU.res_RNO_5[2]       SB_LUT4     I0       In      -         2.139       -         
ALU.res_RNO_5[2]       SB_LUT4     O        Out     0.449     2.588       -         
regsA_result_axb_1     Net         -        -       1.371     -           1         
ALU.res_RNO_2[2]       SB_LUT4     I0       In      -         3.959       -         
ALU.res_RNO_2[2]       SB_LUT4     O        Out     0.449     4.408       -         
mult[2]                Net         -        -       1.371     -           1         
ALU.res_RNO[2]         SB_LUT4     I2       In      -         5.779       -         
ALU.res_RNO[2]         SB_LUT4     O        Out     0.379     6.157       -         
res_4[2]               Net         -        -       1.507     -           1         
ALU.res[2]             SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.689
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.584

    - Propagation time:                      7.660
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                4
    Starting point:                          b[0] / Q
    Ending point:                            ALU.res[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                                                                               SB_DFF       Q        Out     0.540     0.540       -         
b[0]                                                                               Net          -        -       1.599     -           9         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      I3       In      -         2.139       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      O        Out     0.316     2.455       -         
regsA_result_cry_0_0_c_RNO                                                         Net          -        -       0.905     -           1         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     I0       In      -         3.360       -         
ALU.mult_0_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     CO       Out     0.258     3.617       -         
regsA_result_cry_0                                                                 Net          -        -       0.386     -           1         
ALU.res_RNO_2[2]                                                                   SB_LUT4      I1       In      -         4.003       -         
ALU.res_RNO_2[2]                                                                   SB_LUT4      O        Out     0.400     4.403       -         
mult[2]                                                                            Net          -        -       1.371     -           1         
ALU.res_RNO[2]                                                                     SB_LUT4      I2       In      -         5.774       -         
ALU.res_RNO[2]                                                                     SB_LUT4      O        Out     0.379     6.152       -         
res_4[2]                                                                           Net          -        -       1.507     -           1         
ALU.res[2]                                                                         SB_DFF       D        In      -         7.660       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 7.765 is 1.997(25.7%) logic and 5.768(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        28 uses
SB_DFF          37 uses
SB_DFFE         1 use
SB_DFFN         3 uses
SB_DFFNE        4 uses
VCC             2 uses
SB_LUT4         63 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 63 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 63 = 63 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:52:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase
#OS: Windows 8 6.2
#Hostname: GBPC

# Fri Aug 14 13:53:41 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v" (library work)
Verilog syntax check successful!
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Trying to extract state machine for register testState.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit testState[3] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit testState[4] is always 0.
@W: CL279 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning register bits 4 to 3 of testState[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:53:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:53:41 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:53:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 13:53:43 2020

###########################################################]
Pre-mapping Report

# Fri Aug 14 13:53:43 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     4.1 MHz       244.568       inferred     Autoconstr_clkgroup_0     118  
====================================================================================

@W: MT529 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 118 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:53:43 2020

###########################################################]
Map & Optimize Report

# Fri Aug 14 13:53:43 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXready is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.gap[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXbuffer[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance testState[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance TXstart is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance a[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance op[1:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|User-specified initial value defined for instance ALU.res[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|User-specified initial value defined for instance ALU.overflow is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@N: MF180 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":18:16:18:19|Generating type mult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.29ns		 264 /       118
   2		0h:00m:00s		    -2.29ns		 263 /       118
   3		0h:00m:00s		    -2.25ns		 259 /       118
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Replicating instance FTDI.TXstate[3] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[2] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[4] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.25ns		 260 /       122

@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[10] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:00s		    -1.73ns		 261 /       123
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               123        TXstart_esr    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 137MB)

Writing Analyst data base D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 12.81ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Aug 14 13:53:45 2020
#


Top view:               top
Requested Frequency:    78.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.260

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            78.1 MHz      65.1 MHz      12.807        15.371        -2.260     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
-----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  12.807      -2.260  |  12.807      5.017  |  6.404       2.253  |  6.404       -1.282
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
a[0]          top|CLK       SB_DFFE     Q       a[0]          0.540       -2.260
a[1]          top|CLK       SB_DFFE     Q       a[1]          0.540       -2.219
b[1]          top|CLK       SB_DFFE     Q       b[1]          0.540       -2.211
b[0]          top|CLK       SB_DFFE     Q       b[0]          0.540       -2.156
b[2]          top|CLK       SB_DFFE     Q       b[2]          0.540       -2.071
a[3]          top|CLK       SB_DFFE     Q       a[3]          0.540       -2.064
a_fast[2]     top|CLK       SB_DFFE     Q       a_fast[2]     0.540       -2.022
b[3]          top|CLK       SB_DFFE     Q       b[3]          0.540       -1.931
a_2_rep1      top|CLK       SB_DFFE     Q       a_2_rep1      0.540       -1.882
b[4]          top|CLK       SB_DFFE     Q       b[4]          0.540       -1.790
================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                         Required           
Instance         Reference     Type          Pin     Net                          Time         Slack 
                 Clock                                                                               
-----------------------------------------------------------------------------------------------------
ALU.overflow     top|CLK       SB_DFF        D       overflow_4                   12.702       -2.260
ALU.res[15]      top|CLK       SB_DFF        D       res_4[15]                    12.702       -2.071
ALU.res[14]      top|CLK       SB_DFF        D       res_4[14]                    12.702       -1.931
ALU.res[13]      top|CLK       SB_DFF        D       res_4[13]                    12.702       -1.790
ALU.res[12]      top|CLK       SB_DFF        D       res_4[12]                    12.702       -1.650
ALU.res[11]      top|CLK       SB_DFF        D       res_4[11]                    12.702       -1.510
ALU.res[10]      top|CLK       SB_DFF        D       res_4[10]                    12.702       -1.370
TXstart_esr      top|CLK       SB_DFFESR     E       un1_testState31_0_0          6.404        -1.282
ALU.res[9]       top|CLK       SB_DFF        D       res_4[9]                     12.702       -1.230
TXstart_esr      top|CLK       SB_DFFESR     D       TXstate_fast_RNIP6NA1[3]     6.298        0.384 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.260

    Number of logic level(s):                21
    Starting point:                          a[0] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                                                                               SB_DFFE      Q        Out     0.540     0.540       -         
a[0]                                                                               Net          -        -       1.599     -           35        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
regsA_result_cry_0_0_c_RNO_0                                                       Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     I1       In      -         3.493       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     CO       Out     0.229     3.722       -         
regsA_result_cry_0_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CI       In      -         3.736       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CO       Out     0.126     3.862       -         
regsA_result_cry_1_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CI       In      -         3.876       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CO       Out     0.126     4.002       -         
regsA_result_cry_2_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CI       In      -         4.016       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CO       Out     0.126     4.142       -         
regsA_result_cry_3_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CI       In      -         4.156       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CO       Out     0.126     4.282       -         
regsA_result_cry_4_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CI       In      -         4.297       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CO       Out     0.126     4.423       -         
regsA_result_cry_5_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CI       In      -         4.437       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CO       Out     0.126     4.563       -         
regsA_result_cry_6_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CI       In      -         4.577       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CO       Out     0.126     4.703       -         
regsA_result_cry_7_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CI       In      -         4.717       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CO       Out     0.126     4.843       -         
regsA_result_cry_8_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CI       In      -         4.857       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CO       Out     0.126     4.984       -         
regsA_result_cry_9_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CI       In      -         4.997       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CO       Out     0.126     5.124       -         
regsA_result_cry_10_2                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CI       In      -         5.138       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CO       Out     0.126     5.264       -         
regsA_result_cry_11_3                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CI       In      -         5.278       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CO       Out     0.126     5.404       -         
regsA_result_cry_12_0                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CI       In      -         5.418       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CO       Out     0.126     5.544       -         
regsA_result_cry_13_1                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CI       In      -         5.558       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CO       Out     0.126     5.684       -         
regsA_result_cry_14                                                                Net          -        -       0.386     -           1         
ALU.overflow_RNO_7                                                                 SB_LUT4      I3       In      -         6.071       -         
ALU.overflow_RNO_7                                                                 SB_LUT4      O        Out     0.316     6.386       -         
regsA_result_axb_14                                                                Net          -        -       1.371     -           1         
ALU.overflow_RNO_3                                                                 SB_LUT4      I2       In      -         7.757       -         
ALU.overflow_RNO_3                                                                 SB_LUT4      O        Out     0.379     8.136       -         
regsA_result_axb_12_0                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                 SB_LUT4      I2       In      -         9.507       -         
ALU.overflow_RNO_1                                                                 SB_LUT4      O        Out     0.379     9.886       -         
regsA_result_axb_8_0                                                               Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                 SB_LUT4      I0       In      -         11.257      -         
ALU.overflow_RNO_0                                                                 SB_LUT4      O        Out     0.449     11.705      -         
mult[16]                                                                           Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                   SB_LUT4      I2       In      -         13.076      -         
ALU.overflow_RNO                                                                   SB_LUT4      O        Out     0.379     13.455      -         
overflow_4                                                                         Net          -        -       1.507     -           1         
ALU.overflow                                                                       SB_DFF       D        In      -         14.962      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 15.067 is 4.990(33.1%) logic and 10.077(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.921
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.219

    Number of logic level(s):                21
    Starting point:                          a[1] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
a[1]                                                                             SB_DFFE      Q        Out     0.540     0.540       -         
a[1]                                                                             Net          -        -       1.599     -           20        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      I2       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      O        Out     0.379     2.518       -         
regsA_result_cry_0_0_c_RNO                                                       Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     I0       In      -         3.423       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     CO       Out     0.258     3.680       -         
regsA_result_cry_0_2                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c         SB_CARRY     CI       In      -         3.694       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c         SB_CARRY     CO       Out     0.126     3.820       -         
regsA_result_cry_1_3                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c         SB_CARRY     CI       In      -         3.834       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c         SB_CARRY     CO       Out     0.126     3.961       -         
regsA_result_cry_2_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c         SB_CARRY     CI       In      -         3.975       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c         SB_CARRY     CO       Out     0.126     4.101       -         
regsA_result_cry_3_6                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c         SB_CARRY     CI       In      -         4.115       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c         SB_CARRY     CO       Out     0.126     4.241       -         
regsA_result_cry_4_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c         SB_CARRY     CI       In      -         4.255       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c         SB_CARRY     CO       Out     0.126     4.381       -         
regsA_result_cry_5_6                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c         SB_CARRY     CI       In      -         4.395       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c         SB_CARRY     CO       Out     0.126     4.521       -         
regsA_result_cry_6_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c         SB_CARRY     CI       In      -         4.535       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c         SB_CARRY     CO       Out     0.126     4.662       -         
regsA_result_cry_7_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c         SB_CARRY     CI       In      -         4.676       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c         SB_CARRY     CO       Out     0.126     4.802       -         
regsA_result_cry_8_2                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c         SB_CARRY     CI       In      -         4.816       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c         SB_CARRY     CO       Out     0.126     4.942       -         
regsA_result_cry_9_3                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c        SB_CARRY     CI       In      -         4.956       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c        SB_CARRY     CO       Out     0.126     5.082       -         
regsA_result_cry_10_2                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c        SB_CARRY     CI       In      -         5.096       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c        SB_CARRY     CO       Out     0.126     5.222       -         
regsA_result_cry_11_3                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c        SB_CARRY     CI       In      -         5.236       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c        SB_CARRY     CO       Out     0.126     5.363       -         
regsA_result_cry_12_0                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c        SB_CARRY     CI       In      -         5.377       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c        SB_CARRY     CO       Out     0.126     5.503       -         
regsA_result_cry_13_1                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c        SB_CARRY     CI       In      -         5.517       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c        SB_CARRY     CO       Out     0.126     5.643       -         
regsA_result_cry_14                                                              Net          -        -       0.386     -           1         
ALU.overflow_RNO_7                                                               SB_LUT4      I3       In      -         6.029       -         
ALU.overflow_RNO_7                                                               SB_LUT4      O        Out     0.316     6.345       -         
regsA_result_axb_14                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO_3                                                               SB_LUT4      I2       In      -         7.716       -         
ALU.overflow_RNO_3                                                               SB_LUT4      O        Out     0.379     8.094       -         
regsA_result_axb_12_0                                                            Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                               SB_LUT4      I2       In      -         9.465       -         
ALU.overflow_RNO_1                                                               SB_LUT4      O        Out     0.379     9.844       -         
regsA_result_axb_8_0                                                             Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                               SB_LUT4      I0       In      -         11.215      -         
ALU.overflow_RNO_0                                                               SB_LUT4      O        Out     0.449     11.664      -         
mult[16]                                                                         Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                 SB_LUT4      I2       In      -         13.035      -         
ALU.overflow_RNO                                                                 SB_LUT4      O        Out     0.379     13.414      -         
overflow_4                                                                       Net          -        -       1.507     -           1         
ALU.overflow                                                                     SB_DFF       D        In      -         14.921      -         
===============================================================================================================================================
Total path delay (propagation time + setup) of 15.026 is 4.949(32.9%) logic and 10.077(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.211

    Number of logic level(s):                21
    Starting point:                          b[1] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
b[1]                                                                               SB_DFFE      Q        Out     0.540     0.540       -         
b[1]                                                                               Net          -        -       1.599     -           32        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     2.539       -         
regsA_result_cry_0_0_c_RNO_0                                                       Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     I1       In      -         3.444       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     CO       Out     0.229     3.673       -         
regsA_result_cry_0_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CI       In      -         3.687       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CO       Out     0.126     3.813       -         
regsA_result_cry_1_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CI       In      -         3.827       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CO       Out     0.126     3.953       -         
regsA_result_cry_2_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CI       In      -         3.967       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CO       Out     0.126     4.093       -         
regsA_result_cry_3_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CI       In      -         4.107       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CO       Out     0.126     4.233       -         
regsA_result_cry_4_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CI       In      -         4.247       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CO       Out     0.126     4.374       -         
regsA_result_cry_5_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CI       In      -         4.388       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CO       Out     0.126     4.514       -         
regsA_result_cry_6_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CI       In      -         4.528       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CO       Out     0.126     4.654       -         
regsA_result_cry_7_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CI       In      -         4.668       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CO       Out     0.126     4.794       -         
regsA_result_cry_8_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CI       In      -         4.808       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CO       Out     0.126     4.934       -         
regsA_result_cry_9_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CI       In      -         4.948       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CO       Out     0.126     5.075       -         
regsA_result_cry_10_2                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CI       In      -         5.089       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CO       Out     0.126     5.215       -         
regsA_result_cry_11_3                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CI       In      -         5.229       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CO       Out     0.126     5.355       -         
regsA_result_cry_12_0                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CI       In      -         5.369       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CO       Out     0.126     5.495       -         
regsA_result_cry_13_1                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CI       In      -         5.509       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CO       Out     0.126     5.635       -         
regsA_result_cry_14                                                                Net          -        -       0.386     -           1         
ALU.overflow_RNO_7                                                                 SB_LUT4      I3       In      -         6.021       -         
ALU.overflow_RNO_7                                                                 SB_LUT4      O        Out     0.316     6.337       -         
regsA_result_axb_14                                                                Net          -        -       1.371     -           1         
ALU.overflow_RNO_3                                                                 SB_LUT4      I2       In      -         7.708       -         
ALU.overflow_RNO_3                                                                 SB_LUT4      O        Out     0.379     8.087       -         
regsA_result_axb_12_0                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                 SB_LUT4      I2       In      -         9.458       -         
ALU.overflow_RNO_1                                                                 SB_LUT4      O        Out     0.379     9.836       -         
regsA_result_axb_8_0                                                               Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                 SB_LUT4      I0       In      -         11.207      -         
ALU.overflow_RNO_0                                                                 SB_LUT4      O        Out     0.449     11.656      -         
mult[16]                                                                           Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                   SB_LUT4      I2       In      -         13.027      -         
ALU.overflow_RNO                                                                   SB_LUT4      O        Out     0.379     13.406      -         
overflow_4                                                                         Net          -        -       1.507     -           1         
ALU.overflow                                                                       SB_DFF       D        In      -         14.913      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 15.018 is 4.941(32.9%) logic and 10.077(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.908
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.206

    Number of logic level(s):                21
    Starting point:                          a[0] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                                                                                  SB_DFFE      Q        Out     0.540     0.540       -         
a[0]                                                                                  Net          -        -       1.599     -           35        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      I0       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      O        Out     0.449     2.588       -         
regsA_result_cry_0_0_c_RNO_0                                                          Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     I1       In      -         3.493       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     CO       Out     0.229     3.722       -         
regsA_result_cry_0_2                                                                  Net          -        -       0.386     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNI9TCO2     SB_LUT4      I3       In      -         4.108       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNI9TCO2     SB_LUT4      O        Out     0.316     4.423       -         
mult_AdderTree2_bigtree[530]                                                          Net          -        -       0.905     -           3         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_0_c                SB_CARRY     I1       In      -         5.328       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_0_c                SB_CARRY     CO       Out     0.229     5.557       -         
regsA_result_cry_0_1                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     CI       In      -         5.571       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     CO       Out     0.126     5.697       -         
regsA_result_cry_1_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CI       In      -         5.711       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CO       Out     0.126     5.838       -         
regsA_result_cry_2_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CI       In      -         5.852       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CO       Out     0.126     5.978       -         
regsA_result_cry_3_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CI       In      -         5.992       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CO       Out     0.126     6.118       -         
regsA_result_cry_4_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CI       In      -         6.132       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CO       Out     0.126     6.258       -         
regsA_result_cry_5_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CI       In      -         6.272       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CO       Out     0.126     6.398       -         
regsA_result_cry_6_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CI       In      -         6.412       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CO       Out     0.126     6.539       -         
regsA_result_cry_7_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CI       In      -         6.553       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CO       Out     0.126     6.679       -         
regsA_result_cry_8_0                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CI       In      -         6.693       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CO       Out     0.126     6.819       -         
regsA_result_cry_9_1                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CI       In      -         6.833       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CO       Out     0.126     6.959       -         
regsA_result_cry_10_0                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CI       In      -         6.973       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CO       Out     0.126     7.099       -         
regsA_result_cry_11_2                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CI       In      -         7.113       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CO       Out     0.126     7.240       -         
regsA_result_cry_12                                                                   Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CI       In      -         7.254       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CO       Out     0.126     7.380       -         
regsA_result_cry_13                                                                   Net          -        -       0.386     -           1         
ALU.overflow_RNO_3                                                                    SB_LUT4      I3       In      -         7.766       -         
ALU.overflow_RNO_3                                                                    SB_LUT4      O        Out     0.316     8.081       -         
regsA_result_axb_12_0                                                                 Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                    SB_LUT4      I2       In      -         9.452       -         
ALU.overflow_RNO_1                                                                    SB_LUT4      O        Out     0.379     9.831       -         
regsA_result_axb_8_0                                                                  Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                    SB_LUT4      I0       In      -         11.202      -         
ALU.overflow_RNO_0                                                                    SB_LUT4      O        Out     0.449     11.651      -         
mult[16]                                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                      SB_LUT4      I2       In      -         13.022      -         
ALU.overflow_RNO                                                                      SB_LUT4      O        Out     0.379     13.401      -         
overflow_4                                                                            Net          -        -       1.507     -           1         
ALU.overflow                                                                          SB_DFF       D        In      -         14.908      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 15.013 is 5.030(33.5%) logic and 9.983(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.908
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.206

    Number of logic level(s):                21
    Starting point:                          a[0] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                                                                                  SB_DFFE      Q        Out     0.540     0.540       -         
a[0]                                                                                  Net          -        -       1.599     -           35        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      I0       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      O        Out     0.449     2.588       -         
regsA_result_cry_0_0_c_RNO_0                                                          Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     I1       In      -         3.493       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     CO       Out     0.229     3.722       -         
regsA_result_cry_0_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c              SB_CARRY     CI       In      -         3.736       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c              SB_CARRY     CO       Out     0.126     3.862       -         
regsA_result_cry_1_3                                                                  Net          -        -       0.386     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c_RNID4JS2     SB_LUT4      I3       In      -         4.248       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c_RNID4JS2     SB_LUT4      O        Out     0.316     4.564       -         
mult_AdderTree2_bigtree[531]                                                          Net          -        -       0.905     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     I1       In      -         5.468       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     CO       Out     0.229     5.697       -         
regsA_result_cry_1_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CI       In      -         5.711       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CO       Out     0.126     5.838       -         
regsA_result_cry_2_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CI       In      -         5.852       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CO       Out     0.126     5.978       -         
regsA_result_cry_3_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CI       In      -         5.992       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CO       Out     0.126     6.118       -         
regsA_result_cry_4_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CI       In      -         6.132       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CO       Out     0.126     6.258       -         
regsA_result_cry_5_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CI       In      -         6.272       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CO       Out     0.126     6.398       -         
regsA_result_cry_6_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CI       In      -         6.412       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CO       Out     0.126     6.539       -         
regsA_result_cry_7_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CI       In      -         6.553       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CO       Out     0.126     6.679       -         
regsA_result_cry_8_0                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CI       In      -         6.693       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CO       Out     0.126     6.819       -         
regsA_result_cry_9_1                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CI       In      -         6.833       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CO       Out     0.126     6.959       -         
regsA_result_cry_10_0                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CI       In      -         6.973       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CO       Out     0.126     7.099       -         
regsA_result_cry_11_2                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CI       In      -         7.113       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CO       Out     0.126     7.240       -         
regsA_result_cry_12                                                                   Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CI       In      -         7.254       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CO       Out     0.126     7.380       -         
regsA_result_cry_13                                                                   Net          -        -       0.386     -           1         
ALU.overflow_RNO_3                                                                    SB_LUT4      I3       In      -         7.766       -         
ALU.overflow_RNO_3                                                                    SB_LUT4      O        Out     0.316     8.081       -         
regsA_result_axb_12_0                                                                 Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                    SB_LUT4      I2       In      -         9.452       -         
ALU.overflow_RNO_1                                                                    SB_LUT4      O        Out     0.379     9.831       -         
regsA_result_axb_8_0                                                                  Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                    SB_LUT4      I0       In      -         11.202      -         
ALU.overflow_RNO_0                                                                    SB_LUT4      O        Out     0.449     11.651      -         
mult[16]                                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                      SB_LUT4      I2       In      -         13.022      -         
ALU.overflow_RNO                                                                      SB_LUT4      O        Out     0.379     13.401      -         
overflow_4                                                                            Net          -        -       1.507     -           1         
ALU.overflow                                                                          SB_DFF       D        In      -         14.908      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 15.013 is 5.030(33.5%) logic and 9.983(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        161 uses
SB_DFF          46 uses
SB_DFFE         44 uses
SB_DFFESR       1 use
SB_DFFN         16 uses
SB_DFFNE        16 uses
VCC             2 uses
SB_LUT4         408 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   123 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 408 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 408 = 408 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 13:53:45 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\edifparser.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.edf " "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist" "-pCT256" "-yG:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.edf...
Parsing constraint file: G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf ...
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 5 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 6 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 7 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCS doesn't exist in the design netlist.ignoring the set_io command on line 8 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RTS doesn't exist in the design netlist.ignoring the set_io command on line 12 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTS doesn't exist in the design netlist.ignoring the set_io command on line 13 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO0 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO5 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO7 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO8 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO9 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO10 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO11 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO12 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO13 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO14 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA1 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA3 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA4 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA5 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA6 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA7 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA8 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA9 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA10 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA11 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA12 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA13 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA14 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA15 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0CE doesn't exist in the design netlist.ignoring the set_io command on line 49 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1CE doesn't exist in the design netlist.ignoring the set_io command on line 50 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RWE doesn't exist in the design netlist.ignoring the set_io command on line 51 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROE doesn't exist in the design netlist.ignoring the set_io command on line 52 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RUB doesn't exist in the design netlist.ignoring the set_io command on line 53 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RLB doesn't exist in the design netlist.ignoring the set_io command on line 54 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO4 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO5 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO6 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO7 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO8 doesn't exist in the design netlist.ignoring the set_io command on line 64 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO10 doesn't exist in the design netlist.ignoring the set_io command on line 66 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP doesn't exist in the design netlist.ignoring the set_io command on line 69 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKN doesn't exist in the design netlist.ignoring the set_io command on line 70 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP_GLOBAL doesn't exist in the design netlist.ignoring the set_io command on line 71 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRP doesn't exist in the design netlist.ignoring the set_io command on line 72 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRN doesn't exist in the design netlist.ignoring the set_io command on line 73 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D1 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D2 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D3 doesn't exist in the design netlist.ignoring the set_io command on line 79 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D4 doesn't exist in the design netlist.ignoring the set_io command on line 80 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D5 doesn't exist in the design netlist.ignoring the set_io command on line 81 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D6 doesn't exist in the design netlist.ignoring the set_io command on line 82 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D7 doesn't exist in the design netlist.ignoring the set_io command on line 83 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D8 doesn't exist in the design netlist.ignoring the set_io command on line 84 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D9 doesn't exist in the design netlist.ignoring the set_io command on line 85 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D10 doesn't exist in the design netlist.ignoring the set_io command on line 86 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D11 doesn't exist in the design netlist.ignoring the set_io command on line 87 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D12 doesn't exist in the design netlist.ignoring the set_io command on line 88 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D13 doesn't exist in the design netlist.ignoring the set_io command on line 89 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D14 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D15 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A0 doesn't exist in the design netlist.ignoring the set_io command on line 93 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A1 doesn't exist in the design netlist.ignoring the set_io command on line 94 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A2 doesn't exist in the design netlist.ignoring the set_io command on line 95 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A3 doesn't exist in the design netlist.ignoring the set_io command on line 96 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A4 doesn't exist in the design netlist.ignoring the set_io command on line 97 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A5 doesn't exist in the design netlist.ignoring the set_io command on line 98 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A6 doesn't exist in the design netlist.ignoring the set_io command on line 99 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A7 doesn't exist in the design netlist.ignoring the set_io command on line 100 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A8 doesn't exist in the design netlist.ignoring the set_io command on line 101 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A9 doesn't exist in the design netlist.ignoring the set_io command on line 102 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A10 doesn't exist in the design netlist.ignoring the set_io command on line 103 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A11 doesn't exist in the design netlist.ignoring the set_io command on line 104 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A12 doesn't exist in the design netlist.ignoring the set_io command on line 105 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A13 doesn't exist in the design netlist.ignoring the set_io command on line 106 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A14 doesn't exist in the design netlist.ignoring the set_io command on line 107 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A15 doesn't exist in the design netlist.ignoring the set_io command on line 108 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0 doesn't exist in the design netlist.ignoring the set_io command on line 110 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1 doesn't exist in the design netlist.ignoring the set_io command on line 111 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R2 doesn't exist in the design netlist.ignoring the set_io command on line 112 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R3 doesn't exist in the design netlist.ignoring the set_io command on line 113 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R4 doesn't exist in the design netlist.ignoring the set_io command on line 114 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R5 doesn't exist in the design netlist.ignoring the set_io command on line 115 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R6 doesn't exist in the design netlist.ignoring the set_io command on line 116 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R7 doesn't exist in the design netlist.ignoring the set_io command on line 117 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R8 doesn't exist in the design netlist.ignoring the set_io command on line 118 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R9 doesn't exist in the design netlist.ignoring the set_io command on line 119 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R10 doesn't exist in the design netlist.ignoring the set_io command on line 120 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R11 doesn't exist in the design netlist.ignoring the set_io command on line 121 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R12 doesn't exist in the design netlist.ignoring the set_io command on line 122 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R13 doesn't exist in the design netlist.ignoring the set_io command on line 123 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R14 doesn't exist in the design netlist.ignoring the set_io command on line 124 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R15 doesn't exist in the design netlist.ignoring the set_io command on line 125 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S0 doesn't exist in the design netlist.ignoring the set_io command on line 127 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S1 doesn't exist in the design netlist.ignoring the set_io command on line 128 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S2 doesn't exist in the design netlist.ignoring the set_io command on line 129 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S3 doesn't exist in the design netlist.ignoring the set_io command on line 130 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S4 doesn't exist in the design netlist.ignoring the set_io command on line 131 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S5 doesn't exist in the design netlist.ignoring the set_io command on line 132 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S6 doesn't exist in the design netlist.ignoring the set_io command on line 133 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S7 doesn't exist in the design netlist.ignoring the set_io command on line 134 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin B22 doesn't exists in the package CT256. ignoring the set_io command on line 135 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S9 doesn't exist in the design netlist.ignoring the set_io command on line 136 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S10 doesn't exist in the design netlist.ignoring the set_io command on line 137 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S11 doesn't exist in the design netlist.ignoring the set_io command on line 138 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S12 doesn't exist in the design netlist.ignoring the set_io command on line 139 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S13 doesn't exist in the design netlist.ignoring the set_io command on line 140 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S14 doesn't exist in the design netlist.ignoring the set_io command on line 141 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S15 doesn't exist in the design netlist.ignoring the set_io command on line 142 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR0 doesn't exist in the design netlist.ignoring the set_io command on line 144 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR1 doesn't exist in the design netlist.ignoring the set_io command on line 145 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR2 doesn't exist in the design netlist.ignoring the set_io command on line 146 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR3 doesn't exist in the design netlist.ignoring the set_io command on line 147 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR4 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR5 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR6 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR7 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR8 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR9 doesn't exist in the design netlist.ignoring the set_io command on line 153 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR10 doesn't exist in the design netlist.ignoring the set_io command on line 154 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR11 doesn't exist in the design netlist.ignoring the set_io command on line 155 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR12 doesn't exist in the design netlist.ignoring the set_io command on line 156 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR13 doesn't exist in the design netlist.ignoring the set_io command on line 157 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR14 doesn't exist in the design netlist.ignoring the set_io command on line 158 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR15 doesn't exist in the design netlist.ignoring the set_io command on line 159 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTRLEN doesn't exist in the design netlist.ignoring the set_io command on line 161 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RAMWE doesn't exist in the design netlist.ignoring the set_io command on line 162 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMWE doesn't exist in the design netlist.ignoring the set_io command on line 163 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMCE doesn't exist in the design netlist.ignoring the set_io command on line 164 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RROE doesn't exist in the design netlist.ignoring the set_io command on line 165 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C0 doesn't exist in the design netlist.ignoring the set_io command on line 166 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C1 doesn't exist in the design netlist.ignoring the set_io command on line 167 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C2 doesn't exist in the design netlist.ignoring the set_io command on line 168 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C3 doesn't exist in the design netlist.ignoring the set_io command on line 169 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C4 doesn't exist in the design netlist.ignoring the set_io command on line 170 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C5 doesn't exist in the design netlist.ignoring the set_io command on line 171 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C6 doesn't exist in the design netlist.ignoring the set_io command on line 172 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C7 doesn't exist in the design netlist.ignoring the set_io command on line 173 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C8 doesn't exist in the design netlist.ignoring the set_io command on line 174 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C9 doesn't exist in the design netlist.ignoring the set_io command on line 175 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C10 doesn't exist in the design netlist.ignoring the set_io command on line 176 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C11 doesn't exist in the design netlist.ignoring the set_io command on line 177 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C12 doesn't exist in the design netlist.ignoring the set_io command on line 178 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C13 doesn't exist in the design netlist.ignoring the set_io command on line 179 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C14 doesn't exist in the design netlist.ignoring the set_io command on line 180 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C15 doesn't exist in the design netlist.ignoring the set_io command on line 181 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C16 doesn't exist in the design netlist.ignoring the set_io command on line 182 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P0 doesn't exist in the design netlist.ignoring the set_io command on line 183 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P1 doesn't exist in the design netlist.ignoring the set_io command on line 184 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P2 doesn't exist in the design netlist.ignoring the set_io command on line 185 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P3 doesn't exist in the design netlist.ignoring the set_io command on line 186 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P4 doesn't exist in the design netlist.ignoring the set_io command on line 187 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P5 doesn't exist in the design netlist.ignoring the set_io command on line 188 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P6 doesn't exist in the design netlist.ignoring the set_io command on line 189 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P7 doesn't exist in the design netlist.ignoring the set_io command on line 190 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
parse file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.scf
sdc_reader OK D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.scf
Stored edif netlist at D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer" --device-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --outdir D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer --device-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer
Timing library       - D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	408
    Number of DFFs      	:	123
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	161
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	44
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	52
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	461
    Number of DFFs      	:	123
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	162

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	100
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	216
        CARRY Only       	:	17
        LUT with CARRY   	:	122
    LogicCells                  :	478/7680
    PLBs                        :	70/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.3 (sec)

Final Design Statistics
    Number of LUTs      	:	461
    Number of DFFs      	:	123
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	162
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	478/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 70.86 MHz | Target: 78.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\packer.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1635
used logic cells: 478
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\packer.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --translator "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1635
used logic cells: 478
Translating sdc file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\router" --sdf_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbrouter.exe D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\router --sdf_file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 627 
I1212: Iteration  1 :   218 unrouted : 1 seconds
I1212: Iteration  2 :    27 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --lib-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\bitmap.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --design "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase
#OS: Windows 8 6.2
#Hostname: GBPC

# Fri Aug 14 14:00:17 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v" (library work)
Verilog syntax check successful!
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\alu.v":2:7:2:9|Synthesizing module alu in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Synthesizing module top in library work.

@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Trying to extract state machine for register testState.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Register bit testState[3] is always 0.
@W: CL260 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning register bit 3 of testState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 14:00:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 14:00:17 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 14:00:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":9:7:9:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 14 14:00:19 2020

###########################################################]
Pre-mapping Report

# Fri Aug 14 14:00:19 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     4.1 MHz       244.568       inferred     Autoconstr_clkgroup_0     118  
====================================================================================

@W: MT529 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 118 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 14:00:19 2020

###########################################################]
Map & Optimize Report

# Fri Aug 14 14:00:19 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXready is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.gap[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXbuffer[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance testState[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance TXstart is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance a[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance op[1:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|User-specified initial value defined for instance ALU.res[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|User-specified initial value defined for instance ALU.overflow is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@N: MF180 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":18:16:18:19|Generating type mult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.29ns		 264 /       118
   2		0h:00m:00s		    -2.29ns		 263 /       118
   3		0h:00m:00s		    -2.25ns		 259 /       118
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Replicating instance FTDI.TXstate[3] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[2] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[4] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.25ns		 260 /       122

@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[10] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:00s		    -1.73ns		 261 /       123
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               123        TXstart_esr    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 137MB)

Writing Analyst data base D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 12.81ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Aug 14 14:00:21 2020
#


Top view:               top
Requested Frequency:    78.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.260

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            78.1 MHz      65.1 MHz      12.807        15.371        -2.260     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
-----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  12.807      -2.260  |  12.807      5.017  |  6.404       2.253  |  6.404       -1.282
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
a[0]          top|CLK       SB_DFFE     Q       a[0]          0.540       -2.260
a[1]          top|CLK       SB_DFFE     Q       a[1]          0.540       -2.219
b[1]          top|CLK       SB_DFFE     Q       b[1]          0.540       -2.211
b[0]          top|CLK       SB_DFFE     Q       b[0]          0.540       -2.156
b[2]          top|CLK       SB_DFFE     Q       b[2]          0.540       -2.071
a[3]          top|CLK       SB_DFFE     Q       a[3]          0.540       -2.064
a_fast[2]     top|CLK       SB_DFFE     Q       a_fast[2]     0.540       -2.022
b[3]          top|CLK       SB_DFFE     Q       b[3]          0.540       -1.931
a_2_rep1      top|CLK       SB_DFFE     Q       a_2_rep1      0.540       -1.882
b[4]          top|CLK       SB_DFFE     Q       b[4]          0.540       -1.790
================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                         Required           
Instance         Reference     Type          Pin     Net                          Time         Slack 
                 Clock                                                                               
-----------------------------------------------------------------------------------------------------
ALU.overflow     top|CLK       SB_DFF        D       overflow_4                   12.702       -2.260
ALU.res[15]      top|CLK       SB_DFF        D       res_4[15]                    12.702       -2.071
ALU.res[14]      top|CLK       SB_DFF        D       res_4[14]                    12.702       -1.931
ALU.res[13]      top|CLK       SB_DFF        D       res_4[13]                    12.702       -1.790
ALU.res[12]      top|CLK       SB_DFF        D       res_4[12]                    12.702       -1.650
ALU.res[11]      top|CLK       SB_DFF        D       res_4[11]                    12.702       -1.510
ALU.res[10]      top|CLK       SB_DFF        D       res_4[10]                    12.702       -1.370
TXstart_esr      top|CLK       SB_DFFESR     E       un1_testState31_0_0          6.404        -1.282
ALU.res[9]       top|CLK       SB_DFF        D       res_4[9]                     12.702       -1.230
TXstart_esr      top|CLK       SB_DFFESR     D       TXstate_fast_RNIP6NA1[3]     6.298        0.384 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.260

    Number of logic level(s):                21
    Starting point:                          a[0] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                                                                               SB_DFFE      Q        Out     0.540     0.540       -         
a[0]                                                                               Net          -        -       1.599     -           35        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
regsA_result_cry_0_0_c_RNO_0                                                       Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     I1       In      -         3.493       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     CO       Out     0.229     3.722       -         
regsA_result_cry_0_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CI       In      -         3.736       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CO       Out     0.126     3.862       -         
regsA_result_cry_1_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CI       In      -         3.876       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CO       Out     0.126     4.002       -         
regsA_result_cry_2_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CI       In      -         4.016       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CO       Out     0.126     4.142       -         
regsA_result_cry_3_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CI       In      -         4.156       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CO       Out     0.126     4.282       -         
regsA_result_cry_4_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CI       In      -         4.297       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CO       Out     0.126     4.423       -         
regsA_result_cry_5_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CI       In      -         4.437       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CO       Out     0.126     4.563       -         
regsA_result_cry_6_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CI       In      -         4.577       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CO       Out     0.126     4.703       -         
regsA_result_cry_7_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CI       In      -         4.717       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CO       Out     0.126     4.843       -         
regsA_result_cry_8_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CI       In      -         4.857       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CO       Out     0.126     4.984       -         
regsA_result_cry_9_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CI       In      -         4.997       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CO       Out     0.126     5.124       -         
regsA_result_cry_10_2                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CI       In      -         5.138       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CO       Out     0.126     5.264       -         
regsA_result_cry_11_3                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CI       In      -         5.278       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CO       Out     0.126     5.404       -         
regsA_result_cry_12_0                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CI       In      -         5.418       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CO       Out     0.126     5.544       -         
regsA_result_cry_13_1                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CI       In      -         5.558       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CO       Out     0.126     5.684       -         
regsA_result_cry_14                                                                Net          -        -       0.386     -           1         
ALU.overflow_RNO_7                                                                 SB_LUT4      I3       In      -         6.071       -         
ALU.overflow_RNO_7                                                                 SB_LUT4      O        Out     0.316     6.386       -         
regsA_result_axb_14                                                                Net          -        -       1.371     -           1         
ALU.overflow_RNO_3                                                                 SB_LUT4      I2       In      -         7.757       -         
ALU.overflow_RNO_3                                                                 SB_LUT4      O        Out     0.379     8.136       -         
regsA_result_axb_12_0                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                 SB_LUT4      I2       In      -         9.507       -         
ALU.overflow_RNO_1                                                                 SB_LUT4      O        Out     0.379     9.886       -         
regsA_result_axb_8_0                                                               Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                 SB_LUT4      I0       In      -         11.257      -         
ALU.overflow_RNO_0                                                                 SB_LUT4      O        Out     0.449     11.705      -         
mult[16]                                                                           Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                   SB_LUT4      I2       In      -         13.076      -         
ALU.overflow_RNO                                                                   SB_LUT4      O        Out     0.379     13.455      -         
overflow_4                                                                         Net          -        -       1.507     -           1         
ALU.overflow                                                                       SB_DFF       D        In      -         14.962      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 15.067 is 4.990(33.1%) logic and 10.077(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.921
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.219

    Number of logic level(s):                21
    Starting point:                          a[1] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
a[1]                                                                             SB_DFFE      Q        Out     0.540     0.540       -         
a[1]                                                                             Net          -        -       1.599     -           20        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      I2       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO     SB_LUT4      O        Out     0.379     2.518       -         
regsA_result_cry_0_0_c_RNO                                                       Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     I0       In      -         3.423       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c         SB_CARRY     CO       Out     0.258     3.680       -         
regsA_result_cry_0_2                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c         SB_CARRY     CI       In      -         3.694       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c         SB_CARRY     CO       Out     0.126     3.820       -         
regsA_result_cry_1_3                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c         SB_CARRY     CI       In      -         3.834       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c         SB_CARRY     CO       Out     0.126     3.961       -         
regsA_result_cry_2_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c         SB_CARRY     CI       In      -         3.975       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c         SB_CARRY     CO       Out     0.126     4.101       -         
regsA_result_cry_3_6                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c         SB_CARRY     CI       In      -         4.115       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c         SB_CARRY     CO       Out     0.126     4.241       -         
regsA_result_cry_4_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c         SB_CARRY     CI       In      -         4.255       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c         SB_CARRY     CO       Out     0.126     4.381       -         
regsA_result_cry_5_6                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c         SB_CARRY     CI       In      -         4.395       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c         SB_CARRY     CO       Out     0.126     4.521       -         
regsA_result_cry_6_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c         SB_CARRY     CI       In      -         4.535       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c         SB_CARRY     CO       Out     0.126     4.662       -         
regsA_result_cry_7_5                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c         SB_CARRY     CI       In      -         4.676       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c         SB_CARRY     CO       Out     0.126     4.802       -         
regsA_result_cry_8_2                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c         SB_CARRY     CI       In      -         4.816       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c         SB_CARRY     CO       Out     0.126     4.942       -         
regsA_result_cry_9_3                                                             Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c        SB_CARRY     CI       In      -         4.956       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c        SB_CARRY     CO       Out     0.126     5.082       -         
regsA_result_cry_10_2                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c        SB_CARRY     CI       In      -         5.096       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c        SB_CARRY     CO       Out     0.126     5.222       -         
regsA_result_cry_11_3                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c        SB_CARRY     CI       In      -         5.236       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c        SB_CARRY     CO       Out     0.126     5.363       -         
regsA_result_cry_12_0                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c        SB_CARRY     CI       In      -         5.377       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c        SB_CARRY     CO       Out     0.126     5.503       -         
regsA_result_cry_13_1                                                            Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c        SB_CARRY     CI       In      -         5.517       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c        SB_CARRY     CO       Out     0.126     5.643       -         
regsA_result_cry_14                                                              Net          -        -       0.386     -           1         
ALU.overflow_RNO_7                                                               SB_LUT4      I3       In      -         6.029       -         
ALU.overflow_RNO_7                                                               SB_LUT4      O        Out     0.316     6.345       -         
regsA_result_axb_14                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO_3                                                               SB_LUT4      I2       In      -         7.716       -         
ALU.overflow_RNO_3                                                               SB_LUT4      O        Out     0.379     8.094       -         
regsA_result_axb_12_0                                                            Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                               SB_LUT4      I2       In      -         9.465       -         
ALU.overflow_RNO_1                                                               SB_LUT4      O        Out     0.379     9.844       -         
regsA_result_axb_8_0                                                             Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                               SB_LUT4      I0       In      -         11.215      -         
ALU.overflow_RNO_0                                                               SB_LUT4      O        Out     0.449     11.664      -         
mult[16]                                                                         Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                 SB_LUT4      I2       In      -         13.035      -         
ALU.overflow_RNO                                                                 SB_LUT4      O        Out     0.379     13.414      -         
overflow_4                                                                       Net          -        -       1.507     -           1         
ALU.overflow                                                                     SB_DFF       D        In      -         14.921      -         
===============================================================================================================================================
Total path delay (propagation time + setup) of 15.026 is 4.949(32.9%) logic and 10.077(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.211

    Number of logic level(s):                21
    Starting point:                          b[1] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
b[1]                                                                               SB_DFFE      Q        Out     0.540     0.540       -         
b[1]                                                                               Net          -        -       1.599     -           32        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     2.539       -         
regsA_result_cry_0_0_c_RNO_0                                                       Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     I1       In      -         3.444       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c           SB_CARRY     CO       Out     0.229     3.673       -         
regsA_result_cry_0_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CI       In      -         3.687       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c           SB_CARRY     CO       Out     0.126     3.813       -         
regsA_result_cry_1_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CI       In      -         3.827       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_2_0_c           SB_CARRY     CO       Out     0.126     3.953       -         
regsA_result_cry_2_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CI       In      -         3.967       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_3_0_c           SB_CARRY     CO       Out     0.126     4.093       -         
regsA_result_cry_3_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CI       In      -         4.107       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_4_0_c           SB_CARRY     CO       Out     0.126     4.233       -         
regsA_result_cry_4_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CI       In      -         4.247       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_5_0_c           SB_CARRY     CO       Out     0.126     4.374       -         
regsA_result_cry_5_6                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CI       In      -         4.388       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_6_0_c           SB_CARRY     CO       Out     0.126     4.514       -         
regsA_result_cry_6_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CI       In      -         4.528       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_7_0_c           SB_CARRY     CO       Out     0.126     4.654       -         
regsA_result_cry_7_5                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CI       In      -         4.668       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_8_0_c           SB_CARRY     CO       Out     0.126     4.794       -         
regsA_result_cry_8_2                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CI       In      -         4.808       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_9_0_c           SB_CARRY     CO       Out     0.126     4.934       -         
regsA_result_cry_9_3                                                               Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CI       In      -         4.948       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_10_0_c          SB_CARRY     CO       Out     0.126     5.075       -         
regsA_result_cry_10_2                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CI       In      -         5.089       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_11_0_c          SB_CARRY     CO       Out     0.126     5.215       -         
regsA_result_cry_11_3                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CI       In      -         5.229       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_12_0_c          SB_CARRY     CO       Out     0.126     5.355       -         
regsA_result_cry_12_0                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CI       In      -         5.369       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_13_0_c          SB_CARRY     CO       Out     0.126     5.495       -         
regsA_result_cry_13_1                                                              Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CI       In      -         5.509       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_14_0_c          SB_CARRY     CO       Out     0.126     5.635       -         
regsA_result_cry_14                                                                Net          -        -       0.386     -           1         
ALU.overflow_RNO_7                                                                 SB_LUT4      I3       In      -         6.021       -         
ALU.overflow_RNO_7                                                                 SB_LUT4      O        Out     0.316     6.337       -         
regsA_result_axb_14                                                                Net          -        -       1.371     -           1         
ALU.overflow_RNO_3                                                                 SB_LUT4      I2       In      -         7.708       -         
ALU.overflow_RNO_3                                                                 SB_LUT4      O        Out     0.379     8.087       -         
regsA_result_axb_12_0                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                 SB_LUT4      I2       In      -         9.458       -         
ALU.overflow_RNO_1                                                                 SB_LUT4      O        Out     0.379     9.836       -         
regsA_result_axb_8_0                                                               Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                 SB_LUT4      I0       In      -         11.207      -         
ALU.overflow_RNO_0                                                                 SB_LUT4      O        Out     0.449     11.656      -         
mult[16]                                                                           Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                   SB_LUT4      I2       In      -         13.027      -         
ALU.overflow_RNO                                                                   SB_LUT4      O        Out     0.379     13.406      -         
overflow_4                                                                         Net          -        -       1.507     -           1         
ALU.overflow                                                                       SB_DFF       D        In      -         14.913      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 15.018 is 4.941(32.9%) logic and 10.077(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.908
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.206

    Number of logic level(s):                21
    Starting point:                          a[0] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                                                                                  SB_DFFE      Q        Out     0.540     0.540       -         
a[0]                                                                                  Net          -        -       1.599     -           35        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      I0       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      O        Out     0.449     2.588       -         
regsA_result_cry_0_0_c_RNO_0                                                          Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     I1       In      -         3.493       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     CO       Out     0.229     3.722       -         
regsA_result_cry_0_2                                                                  Net          -        -       0.386     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNI9TCO2     SB_LUT4      I3       In      -         4.108       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNI9TCO2     SB_LUT4      O        Out     0.316     4.423       -         
mult_AdderTree2_bigtree[530]                                                          Net          -        -       0.905     -           3         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_0_c                SB_CARRY     I1       In      -         5.328       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_0_c                SB_CARRY     CO       Out     0.229     5.557       -         
regsA_result_cry_0_1                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     CI       In      -         5.571       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     CO       Out     0.126     5.697       -         
regsA_result_cry_1_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CI       In      -         5.711       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CO       Out     0.126     5.838       -         
regsA_result_cry_2_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CI       In      -         5.852       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CO       Out     0.126     5.978       -         
regsA_result_cry_3_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CI       In      -         5.992       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CO       Out     0.126     6.118       -         
regsA_result_cry_4_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CI       In      -         6.132       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CO       Out     0.126     6.258       -         
regsA_result_cry_5_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CI       In      -         6.272       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CO       Out     0.126     6.398       -         
regsA_result_cry_6_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CI       In      -         6.412       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CO       Out     0.126     6.539       -         
regsA_result_cry_7_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CI       In      -         6.553       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CO       Out     0.126     6.679       -         
regsA_result_cry_8_0                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CI       In      -         6.693       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CO       Out     0.126     6.819       -         
regsA_result_cry_9_1                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CI       In      -         6.833       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CO       Out     0.126     6.959       -         
regsA_result_cry_10_0                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CI       In      -         6.973       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CO       Out     0.126     7.099       -         
regsA_result_cry_11_2                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CI       In      -         7.113       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CO       Out     0.126     7.240       -         
regsA_result_cry_12                                                                   Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CI       In      -         7.254       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CO       Out     0.126     7.380       -         
regsA_result_cry_13                                                                   Net          -        -       0.386     -           1         
ALU.overflow_RNO_3                                                                    SB_LUT4      I3       In      -         7.766       -         
ALU.overflow_RNO_3                                                                    SB_LUT4      O        Out     0.316     8.081       -         
regsA_result_axb_12_0                                                                 Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                    SB_LUT4      I2       In      -         9.452       -         
ALU.overflow_RNO_1                                                                    SB_LUT4      O        Out     0.379     9.831       -         
regsA_result_axb_8_0                                                                  Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                    SB_LUT4      I0       In      -         11.202      -         
ALU.overflow_RNO_0                                                                    SB_LUT4      O        Out     0.449     11.651      -         
mult[16]                                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                      SB_LUT4      I2       In      -         13.022      -         
ALU.overflow_RNO                                                                      SB_LUT4      O        Out     0.379     13.401      -         
overflow_4                                                                            Net          -        -       1.507     -           1         
ALU.overflow                                                                          SB_DFF       D        In      -         14.908      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 15.013 is 5.030(33.5%) logic and 9.983(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.807
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.702

    - Propagation time:                      14.908
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.206

    Number of logic level(s):                21
    Starting point:                          a[0] / Q
    Ending point:                            ALU.overflow / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                                                                                  SB_DFFE      Q        Out     0.540     0.540       -         
a[0]                                                                                  Net          -        -       1.599     -           35        
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      I0       In      -         2.139       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c_RNO_0        SB_LUT4      O        Out     0.449     2.588       -         
regsA_result_cry_0_0_c_RNO_0                                                          Net          -        -       0.905     -           1         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     I1       In      -         3.493       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_0_0_c              SB_CARRY     CO       Out     0.229     3.722       -         
regsA_result_cry_0_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c              SB_CARRY     CI       In      -         3.736       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c              SB_CARRY     CO       Out     0.126     3.862       -         
regsA_result_cry_1_3                                                                  Net          -        -       0.386     -           2         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c_RNID4JS2     SB_LUT4      I3       In      -         4.248       -         
ALU.mult_AdderTree2_forloop2\.1\.m1_forloop_1\.1\.regsA_result_cry_1_0_c_RNID4JS2     SB_LUT4      O        Out     0.316     4.564       -         
mult_AdderTree2_bigtree[531]                                                          Net          -        -       0.905     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     I1       In      -         5.468       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_1_c                SB_CARRY     CO       Out     0.229     5.697       -         
regsA_result_cry_1_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CI       In      -         5.711       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_2_c                SB_CARRY     CO       Out     0.126     5.838       -         
regsA_result_cry_2_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CI       In      -         5.852       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_3_c                SB_CARRY     CO       Out     0.126     5.978       -         
regsA_result_cry_3_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CI       In      -         5.992       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_4_c                SB_CARRY     CO       Out     0.126     6.118       -         
regsA_result_cry_4_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CI       In      -         6.132       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_5_c                SB_CARRY     CO       Out     0.126     6.258       -         
regsA_result_cry_5_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CI       In      -         6.272       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_6_c                SB_CARRY     CO       Out     0.126     6.398       -         
regsA_result_cry_6_2                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CI       In      -         6.412       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_7_c                SB_CARRY     CO       Out     0.126     6.539       -         
regsA_result_cry_7_3                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CI       In      -         6.553       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_8_c                SB_CARRY     CO       Out     0.126     6.679       -         
regsA_result_cry_8_0                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CI       In      -         6.693       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_9_c                SB_CARRY     CO       Out     0.126     6.819       -         
regsA_result_cry_9_1                                                                  Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CI       In      -         6.833       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_10_c               SB_CARRY     CO       Out     0.126     6.959       -         
regsA_result_cry_10_0                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CI       In      -         6.973       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_11_c               SB_CARRY     CO       Out     0.126     7.099       -         
regsA_result_cry_11_2                                                                 Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CI       In      -         7.113       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_12_c               SB_CARRY     CO       Out     0.126     7.240       -         
regsA_result_cry_12                                                                   Net          -        -       0.014     -           2         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CI       In      -         7.254       -         
ALU.mult_AdderTree2_forloop2\.2\.m1_forloop_1\.1\.regsA_result_cry_13_c               SB_CARRY     CO       Out     0.126     7.380       -         
regsA_result_cry_13                                                                   Net          -        -       0.386     -           1         
ALU.overflow_RNO_3                                                                    SB_LUT4      I3       In      -         7.766       -         
ALU.overflow_RNO_3                                                                    SB_LUT4      O        Out     0.316     8.081       -         
regsA_result_axb_12_0                                                                 Net          -        -       1.371     -           1         
ALU.overflow_RNO_1                                                                    SB_LUT4      I2       In      -         9.452       -         
ALU.overflow_RNO_1                                                                    SB_LUT4      O        Out     0.379     9.831       -         
regsA_result_axb_8_0                                                                  Net          -        -       1.371     -           1         
ALU.overflow_RNO_0                                                                    SB_LUT4      I0       In      -         11.202      -         
ALU.overflow_RNO_0                                                                    SB_LUT4      O        Out     0.449     11.651      -         
mult[16]                                                                              Net          -        -       1.371     -           1         
ALU.overflow_RNO                                                                      SB_LUT4      I2       In      -         13.022      -         
ALU.overflow_RNO                                                                      SB_LUT4      O        Out     0.379     13.401      -         
overflow_4                                                                            Net          -        -       1.507     -           1         
ALU.overflow                                                                          SB_DFF       D        In      -         14.908      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 15.013 is 5.030(33.5%) logic and 9.983(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_CARRY        161 uses
SB_DFF          46 uses
SB_DFFE         44 uses
SB_DFFESR       1 use
SB_DFFN         16 uses
SB_DFFNE        16 uses
VCC             2 uses
SB_LUT4         408 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   123 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 408 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 408 = 408 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 14 14:00:21 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\edifparser.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.edf " "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist" "-pCT256" "-yG:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.edf...
Parsing constraint file: G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf ...
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 5 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 6 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 7 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCS doesn't exist in the design netlist.ignoring the set_io command on line 8 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RTS doesn't exist in the design netlist.ignoring the set_io command on line 12 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTS doesn't exist in the design netlist.ignoring the set_io command on line 13 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO0 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO5 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO7 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO8 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO9 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO10 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO11 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO12 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO13 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO14 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA1 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA3 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA4 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA5 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA6 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA7 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA8 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA9 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA10 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA11 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA12 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA13 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA14 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA15 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0CE doesn't exist in the design netlist.ignoring the set_io command on line 49 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1CE doesn't exist in the design netlist.ignoring the set_io command on line 50 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RWE doesn't exist in the design netlist.ignoring the set_io command on line 51 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROE doesn't exist in the design netlist.ignoring the set_io command on line 52 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RUB doesn't exist in the design netlist.ignoring the set_io command on line 53 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RLB doesn't exist in the design netlist.ignoring the set_io command on line 54 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO4 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO5 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO6 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO7 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO8 doesn't exist in the design netlist.ignoring the set_io command on line 64 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO10 doesn't exist in the design netlist.ignoring the set_io command on line 66 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP doesn't exist in the design netlist.ignoring the set_io command on line 69 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKN doesn't exist in the design netlist.ignoring the set_io command on line 70 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP_GLOBAL doesn't exist in the design netlist.ignoring the set_io command on line 71 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRP doesn't exist in the design netlist.ignoring the set_io command on line 72 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRN doesn't exist in the design netlist.ignoring the set_io command on line 73 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D1 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D2 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D3 doesn't exist in the design netlist.ignoring the set_io command on line 79 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D4 doesn't exist in the design netlist.ignoring the set_io command on line 80 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D5 doesn't exist in the design netlist.ignoring the set_io command on line 81 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D6 doesn't exist in the design netlist.ignoring the set_io command on line 82 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D7 doesn't exist in the design netlist.ignoring the set_io command on line 83 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D8 doesn't exist in the design netlist.ignoring the set_io command on line 84 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D9 doesn't exist in the design netlist.ignoring the set_io command on line 85 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D10 doesn't exist in the design netlist.ignoring the set_io command on line 86 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D11 doesn't exist in the design netlist.ignoring the set_io command on line 87 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D12 doesn't exist in the design netlist.ignoring the set_io command on line 88 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D13 doesn't exist in the design netlist.ignoring the set_io command on line 89 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D14 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D15 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A0 doesn't exist in the design netlist.ignoring the set_io command on line 93 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A1 doesn't exist in the design netlist.ignoring the set_io command on line 94 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A2 doesn't exist in the design netlist.ignoring the set_io command on line 95 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A3 doesn't exist in the design netlist.ignoring the set_io command on line 96 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A4 doesn't exist in the design netlist.ignoring the set_io command on line 97 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A5 doesn't exist in the design netlist.ignoring the set_io command on line 98 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A6 doesn't exist in the design netlist.ignoring the set_io command on line 99 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A7 doesn't exist in the design netlist.ignoring the set_io command on line 100 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A8 doesn't exist in the design netlist.ignoring the set_io command on line 101 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A9 doesn't exist in the design netlist.ignoring the set_io command on line 102 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A10 doesn't exist in the design netlist.ignoring the set_io command on line 103 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A11 doesn't exist in the design netlist.ignoring the set_io command on line 104 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A12 doesn't exist in the design netlist.ignoring the set_io command on line 105 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A13 doesn't exist in the design netlist.ignoring the set_io command on line 106 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A14 doesn't exist in the design netlist.ignoring the set_io command on line 107 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A15 doesn't exist in the design netlist.ignoring the set_io command on line 108 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0 doesn't exist in the design netlist.ignoring the set_io command on line 110 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1 doesn't exist in the design netlist.ignoring the set_io command on line 111 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R2 doesn't exist in the design netlist.ignoring the set_io command on line 112 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R3 doesn't exist in the design netlist.ignoring the set_io command on line 113 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R4 doesn't exist in the design netlist.ignoring the set_io command on line 114 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R5 doesn't exist in the design netlist.ignoring the set_io command on line 115 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R6 doesn't exist in the design netlist.ignoring the set_io command on line 116 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R7 doesn't exist in the design netlist.ignoring the set_io command on line 117 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R8 doesn't exist in the design netlist.ignoring the set_io command on line 118 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R9 doesn't exist in the design netlist.ignoring the set_io command on line 119 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R10 doesn't exist in the design netlist.ignoring the set_io command on line 120 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R11 doesn't exist in the design netlist.ignoring the set_io command on line 121 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R12 doesn't exist in the design netlist.ignoring the set_io command on line 122 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R13 doesn't exist in the design netlist.ignoring the set_io command on line 123 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R14 doesn't exist in the design netlist.ignoring the set_io command on line 124 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R15 doesn't exist in the design netlist.ignoring the set_io command on line 125 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S0 doesn't exist in the design netlist.ignoring the set_io command on line 127 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S1 doesn't exist in the design netlist.ignoring the set_io command on line 128 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S2 doesn't exist in the design netlist.ignoring the set_io command on line 129 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S3 doesn't exist in the design netlist.ignoring the set_io command on line 130 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S4 doesn't exist in the design netlist.ignoring the set_io command on line 131 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S5 doesn't exist in the design netlist.ignoring the set_io command on line 132 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S6 doesn't exist in the design netlist.ignoring the set_io command on line 133 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S7 doesn't exist in the design netlist.ignoring the set_io command on line 134 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin B22 doesn't exists in the package CT256. ignoring the set_io command on line 135 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S9 doesn't exist in the design netlist.ignoring the set_io command on line 136 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S10 doesn't exist in the design netlist.ignoring the set_io command on line 137 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S11 doesn't exist in the design netlist.ignoring the set_io command on line 138 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S12 doesn't exist in the design netlist.ignoring the set_io command on line 139 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S13 doesn't exist in the design netlist.ignoring the set_io command on line 140 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S14 doesn't exist in the design netlist.ignoring the set_io command on line 141 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S15 doesn't exist in the design netlist.ignoring the set_io command on line 142 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR0 doesn't exist in the design netlist.ignoring the set_io command on line 144 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR1 doesn't exist in the design netlist.ignoring the set_io command on line 145 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR2 doesn't exist in the design netlist.ignoring the set_io command on line 146 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR3 doesn't exist in the design netlist.ignoring the set_io command on line 147 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR4 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR5 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR6 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR7 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR8 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR9 doesn't exist in the design netlist.ignoring the set_io command on line 153 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR10 doesn't exist in the design netlist.ignoring the set_io command on line 154 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR11 doesn't exist in the design netlist.ignoring the set_io command on line 155 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR12 doesn't exist in the design netlist.ignoring the set_io command on line 156 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR13 doesn't exist in the design netlist.ignoring the set_io command on line 157 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR14 doesn't exist in the design netlist.ignoring the set_io command on line 158 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR15 doesn't exist in the design netlist.ignoring the set_io command on line 159 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTRLEN doesn't exist in the design netlist.ignoring the set_io command on line 161 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RAMWE doesn't exist in the design netlist.ignoring the set_io command on line 162 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMWE doesn't exist in the design netlist.ignoring the set_io command on line 163 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMCE doesn't exist in the design netlist.ignoring the set_io command on line 164 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RROE doesn't exist in the design netlist.ignoring the set_io command on line 165 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C0 doesn't exist in the design netlist.ignoring the set_io command on line 166 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C1 doesn't exist in the design netlist.ignoring the set_io command on line 167 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C2 doesn't exist in the design netlist.ignoring the set_io command on line 168 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C3 doesn't exist in the design netlist.ignoring the set_io command on line 169 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C4 doesn't exist in the design netlist.ignoring the set_io command on line 170 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C5 doesn't exist in the design netlist.ignoring the set_io command on line 171 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C6 doesn't exist in the design netlist.ignoring the set_io command on line 172 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C7 doesn't exist in the design netlist.ignoring the set_io command on line 173 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C8 doesn't exist in the design netlist.ignoring the set_io command on line 174 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C9 doesn't exist in the design netlist.ignoring the set_io command on line 175 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C10 doesn't exist in the design netlist.ignoring the set_io command on line 176 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C11 doesn't exist in the design netlist.ignoring the set_io command on line 177 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C12 doesn't exist in the design netlist.ignoring the set_io command on line 178 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C13 doesn't exist in the design netlist.ignoring the set_io command on line 179 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C14 doesn't exist in the design netlist.ignoring the set_io command on line 180 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C15 doesn't exist in the design netlist.ignoring the set_io command on line 181 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C16 doesn't exist in the design netlist.ignoring the set_io command on line 182 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P0 doesn't exist in the design netlist.ignoring the set_io command on line 183 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P1 doesn't exist in the design netlist.ignoring the set_io command on line 184 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P2 doesn't exist in the design netlist.ignoring the set_io command on line 185 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P3 doesn't exist in the design netlist.ignoring the set_io command on line 186 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P4 doesn't exist in the design netlist.ignoring the set_io command on line 187 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P5 doesn't exist in the design netlist.ignoring the set_io command on line 188 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P6 doesn't exist in the design netlist.ignoring the set_io command on line 189 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P7 doesn't exist in the design netlist.ignoring the set_io command on line 190 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
parse file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.scf
sdc_reader OK D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/MULT.scf
Stored edif netlist at D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer" --device-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --outdir D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer --device-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer
Timing library       - D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	408
    Number of DFFs      	:	123
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	161
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	44
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	52
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	461
    Number of DFFs      	:	123
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	162

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	100
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	216
        CARRY Only       	:	17
        LUT with CARRY   	:	122
    LogicCells                  :	478/7680
    PLBs                        :	70/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.3 (sec)

Final Design Statistics
    Number of LUTs      	:	461
    Number of DFFs      	:	123
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	162
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	478/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 70.86 MHz | Target: 78.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\packer.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1635
used logic cells: 478
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\packer.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --translator "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1635
used logic cells: 478
Translating sdc file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\router" --sdf_file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbrouter.exe D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\router --sdf_file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 627 
I1212: Iteration  1 :   218 unrouted : 2 seconds
I1212: Iteration  2 :    27 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --lib-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"D:/1_FPGA_Design/Lattice/iCEcube2.2017/sbt_backend/bin/win32/opt\bitmap.exe" "D:\1_FPGA_Design\Lattice\iCEcube2.2017\sbt_backend\devices\ICE40P08.dev" --design "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "D:/LinuxEnv/Cygwin/home/corvus/testbenches/MULT/icecube/MULT/MULT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
