# Hardware-project

## ğŸ“ Multi-Cycle MIPS Processor - Project Structure

This project implements a 32-bit MIPS processor using VHDL, following a multi-cycle architecture. The tasks are divided among four team members:
![image](https://github.com/user-attachments/assets/7c0347d7-ed10-426d-b46c-993aa8792819)


---

### ğŸ‘¤ Person 1 â€“ Memory & Register File
Handles memory units and basic register components.


---

### ğŸ‘¤ Person 2 â€“ ALU, Shifter, Sign Extension, MUX
Implements the arithmetic and logic units, shifters, and multiplexers.


---

### ğŸ‘¤ Person 3 â€“ Control Unit
Implements instruction decoding and control signal generation.


---

### ğŸ‘¤ Person 4 â€“ Integration & Connection Logic
Integrates all components and handles testing and simulation.
# MultiCycleMIPS Project Structure

### Directory Tree
<pre>
MultiCycleMIPS/
â”‚
â”œâ”€â”€ src/                    # VHDL source files
â”‚   â”œâ”€â”€ memory/
â”‚   â”‚   â”œâ”€â”€ instruction_memory.vhd        â† Person 1
â”‚   â”‚   â”œâ”€â”€ data_memory.vhd               â† Person 1
â”‚   â”‚   â”œâ”€â”€ memory_data_register.vhd      â† Person 1
â”‚   â”‚
â”‚   â”œâ”€â”€ register_file/
â”‚   â”‚   â”œâ”€â”€ register_file.vhd             â† Person 1
â”‚   â”‚   â”œâ”€â”€ A_register.vhd                â† Person 1
â”‚   â”‚   â”œâ”€â”€ B_register.vhd                â† Person 1
â”‚   â”‚   â”œâ”€â”€ alu_out_register.vhd          â† Person 1
â”‚   â”‚   â”œâ”€â”€ pc.vhd                        â† Person 1
â”‚   â”‚
â”‚   â”œâ”€â”€ alu/
â”‚   â”‚   â”œâ”€â”€ alu.vhd                       â† Person 2
â”‚   â”‚   â”œâ”€â”€ shift_left2.vhd               â† Person 2
â”‚   â”‚   â”œâ”€â”€ sign_extender.vhd             â† Person 2
â”‚   â”‚   â”œâ”€â”€ mux2to1.vhd                   â† Person 2
â”‚   â”‚   â”œâ”€â”€ mux4to1.vhd                   â† Person 2
â”‚   â”‚
â”‚   â”œâ”€â”€ control/
â”‚   â”‚   â”œâ”€â”€ control_unit.vhd              â† Person 3
â”‚   â”‚   â”œâ”€â”€ alu_control.vhd               â† Person 3
â”‚   â”‚   â”œâ”€â”€ fsm_controller.vhd            â† Person 3
â”‚   â”‚
â”‚   â”œâ”€â”€ top/
â”‚   â”‚   â”œâ”€â”€ datapath.vhd                  â† Person 4
â”‚   â”‚   â”œâ”€â”€ top_level.vhd                 â† Person 4
â”‚   â”‚   â”œâ”€â”€ connection_logic.vhd          â† Person 4
â”‚
â”œâ”€â”€ tb/                     # Testbenches
â”‚   â”œâ”€â”€ tb_instruction_memory.vhd         â† Person 1
â”‚   â”œâ”€â”€ tb_alu.vhd                        â† Person 2
â”‚   â”œâ”€â”€ tb_control_unit.vhd               â† Person 3
â”‚   â”œâ”€â”€ tb_top_level.vhd                  â† Person 4
â”‚
â”œâ”€â”€ sim/                    # Simulation scripts
â”‚   â”œâ”€â”€ waveform.do                       â† Person 4 (optional)
â”‚   â”œâ”€â”€ run_simulation.tcl                â† Person 4
â”‚
â”œâ”€â”€ docs/                   # Documentation
â”‚   â”œâ”€â”€ architecture_diagram.pdf          â† Team
â”‚   â”œâ”€â”€ README.md                         â† Maintained by Person 4
â”‚   â”œâ”€â”€ Project_Report.pdf                â† Final report
â”‚
â””â”€â”€ .gitignore
</pre>
