[2025-09-17 20:41:48] START suite=gap trace=605.mcf_s-1536B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1536B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3592739 heartbeat IPC: 2.783 cumulative IPC: 2.783 (Simulation time: 00 hr 00 min 25 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6994136 cumulative IPC: 2.86 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6994136 cumulative IPC: 2.86 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 6994137 heartbeat IPC: 2.94 cumulative IPC: 5 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 22652282 heartbeat IPC: 0.6386 cumulative IPC: 0.6386 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 39031890 heartbeat IPC: 0.6105 cumulative IPC: 0.6243 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 54870893 heartbeat IPC: 0.6314 cumulative IPC: 0.6266 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 70814747 heartbeat IPC: 0.6272 cumulative IPC: 0.6268 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 86709544 heartbeat IPC: 0.6291 cumulative IPC: 0.6272 (Simulation time: 00 hr 10 min 03 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 102649319 heartbeat IPC: 0.6274 cumulative IPC: 0.6273 (Simulation time: 00 hr 12 min 36 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 118620440 heartbeat IPC: 0.6261 cumulative IPC: 0.6271 (Simulation time: 00 hr 15 min 07 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 134684974 heartbeat IPC: 0.6225 cumulative IPC: 0.6265 (Simulation time: 00 hr 17 min 38 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 150601325 heartbeat IPC: 0.6283 cumulative IPC: 0.6267 (Simulation time: 00 hr 20 min 07 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 159838079 cumulative IPC: 0.6256 (Simulation time: 00 hr 22 min 41 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 159838079 cumulative IPC: 0.6256 (Simulation time: 00 hr 22 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6256 instructions: 100000002 cycles: 159838079
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.03996 Average ROB Occupancy at Mispredict: 175.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03996
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 135002667
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 109.32757
REPLAY_LOAD: 88.38266
NON_REPLAY_LOAD: 28.83162

== Total ==
ADDR_TRANS: 19140742
REPLAY_LOAD: 47313976
NON_REPLAY_LOAD: 68547949

== Counts ==
ADDR_TRANS: 175077
REPLAY_LOAD: 535331
NON_REPLAY_LOAD: 2377527

cpu0->cpu0_STLB TOTAL        ACCESS:    2506014 HIT:     266793 MISS:    2239221 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2506014 HIT:     266793 MISS:    2239221 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 125.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   12120352 HIT:    5101569 MISS:    7018783 MSHR_MERGE:      64297
cpu0->cpu0_L2C LOAD         ACCESS:    5146064 HIT:    2060194 MISS:    3085870 MSHR_MERGE:         89
cpu0->cpu0_L2C RFO          ACCESS:     287486 HIT:      69268 MISS:     218218 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     275491 HIT:     101581 MISS:     173910 MSHR_MERGE:      64208
cpu0->cpu0_L2C WRITE        ACCESS:    2227544 HIT:    2227544 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    4183767 HIT:     642982 MISS:    3540785 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     174530 ISSUED:     174530 USEFUL:       6034 USELESS:      38746
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 74.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19602941 HIT:   19602941 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19602941 HIT:   19602941 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27684727 HIT:   15766528 MISS:   11918199 MSHR_MERGE:    2199781
cpu0->cpu0_L1D LOAD         ACCESS:   18163783 HIT:   11109650 MISS:    7054133 MSHR_MERGE:    1908069
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     107673 HIT:       5634 MISS:     102039 MSHR_MERGE:       1078
cpu0->cpu0_L1D WRITE        ACCESS:    4434381 HIT:    4141337 MISS:     293044 MSHR_MERGE:       5419
cpu0->cpu0_L1D TRANSLATION  ACCESS:    4978890 HIT:     509907 MISS:    4468983 MSHR_MERGE:     285215
cpu0->cpu0_L1D PREFETCH REQUESTED:     107673 ISSUED:     107673 USEFUL:      19663 USELESS:      80273
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18658045 HIT:   18658045 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18658045 HIT:   18658045 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22354487 HIT:   17325079 MISS:    5029408 MSHR_MERGE:    2523394
cpu0->cpu0_DTLB LOAD         ACCESS:   22354487 HIT:   17325079 MISS:    5029408 MSHR_MERGE:    2523394
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 114.6 cycles
cpu0->LLC TOTAL        ACCESS:    9172031 HIT:    6121539 MISS:    3050492 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3085781 HIT:     533243 MISS:    2552538 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     218218 HIT:     218192 MISS:         26 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     109702 HIT:      74513 MISS:      35189 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2217545 HIT:    2217545 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    3540785 HIT:    3078046 MISS:     462739 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2105
  ROW_BUFFER_MISS:    3048387
  AVG DBUS CONGESTED CYCLE: 3.195
Channel 0 WQ ROW_BUFFER_HIT:     439583
  ROW_BUFFER_MISS:    1780288
  FULL:          0
Channel 0 REFRESHES ISSUED:      13320

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        36387       290288       273264       403395
---------------------------------------------------------------
  STLB miss resolved @ L1D                0        19464       227894       548332       459380
  STLB miss resolved @ L2C                0          221        61531       153077       545009
  STLB miss resolved @ LLC                0          130       330859      1188150      1873238
  STLB miss resolved @ MEM                0           26        78346       362173       423215

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 21:04:30] END   suite=gap trace=605.mcf_s-1536B (rc=0)
