[View]
Entity=full_adder
Architecture=
TopLevelType=3
[file:.\src\DataMemory.v]
Enabled=1
[file:.\src\InstructionMemory.v]
Enabled=1
[file:.\src\ControlUnit.v]
Enabled=1
[file:.\src\TestBench\DataMemory_TB.v]
Enabled=1
LIB=
[file:.\src\TestBench\DataMemory_TB_runtest.do]
Enabled=1
[file:.\compile\run_cdebug.do]
Enabled=1
[file:.\src\DataMem_wv.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\DataMemory.vhd]
Enabled=1
[file:.\src\InstructionsMemory.vhd]
Enabled=1
[file:.\src\2-1mux behaviorally.v]
Enabled=1
[file:.\src\2-1mux structurally .v]
Enabled=1
[file:.\src\8-1mux structurally.v]
Enabled=1
[file:.\src\SignExtend.v]
Enabled=1
[file:.\src\RegisterFile.v]
Enabled=1
[file:.\src\ALU.v]
Enabled=1
[file:.\..\..\..\..\..\..\..\My_Designs\ALU1\ALU\src\untitled.asdb]
Enabled=1
[file:.\src\fulladder.v]
Enabled=1
[file:.\..\..\..\..\..\..\..\My_Designs\half_adder\half adder\src\untitled.awc]
Enabled=1
[file:.\src\and.v]
Enabled=1
[file:.\src\and_gate.v]
Enabled=1
[file:.\src\shift_2.v]
Enabled=1
[file:.\src\alu_control.v]
Enabled=1
[file:.\src\module_shift_left.v]
Enabled=1
[file:.\src\shift_right_logical.v]
Enabled=1
[file:.\src\dataMemoryFile.list]
Enabled=1
[file:.\src\instructionMemoryFile.list]
Enabled=1
