--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1838 paths analyzed, 285 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.178ns.
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_0 (SLICE_X12Y31.A4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_8 (FF)
  Destination:          sq_c_anim/x_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.604 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_8 to sq_c_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.CQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_8
    SLICE_X15Y44.A1      net (fanout=13)       1.043   display/v_count<8>
    SLICE_X15Y44.A       Tilo                  0.259   x<3>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X15Y42.C2      net (fanout=1)        0.617   N20
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X12Y31.A4      net (fanout=30)       1.203   animate
    SLICE_X12Y31.CLK     Tas                   0.289   sq_c_anim/x<3>
                                                       sq_c_anim/x_0_rstpot
                                                       sq_c_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.254ns logic, 2.863ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.604 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BQ      Tcko                  0.391   display/v_count<4>
                                                       display/v_count_1
    SLICE_X16Y49.C1      net (fanout=8)        0.898   display/v_count<1>
    SLICE_X16Y49.C       Tilo                  0.204   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y42.C6      net (fanout=6)        0.761   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X12Y31.A4      net (fanout=30)       1.203   animate
    SLICE_X12Y31.CLK     Tas                   0.289   sq_c_anim/x<3>
                                                       sq_c_anim/x_0_rstpot
                                                       sq_c_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (1.143ns logic, 2.862ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_c_anim/x_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.604 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_c_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BMUX    Tshcko                0.461   display/v_count<4>
                                                       display/v_count_2
    SLICE_X16Y49.C4      net (fanout=8)        0.721   display/v_count<2>
    SLICE_X16Y49.C       Tilo                  0.204   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y42.C6      net (fanout=6)        0.761   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X12Y31.A4      net (fanout=30)       1.203   animate
    SLICE_X12Y31.CLK     Tas                   0.289   sq_c_anim/x<3>
                                                       sq_c_anim/x_0_rstpot
                                                       sq_c_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (1.213ns logic, 2.685ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_4 (SLICE_X16Y31.A4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_8 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.605 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_8 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.CQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_8
    SLICE_X15Y44.A1      net (fanout=13)       1.043   display/v_count<8>
    SLICE_X15Y44.A       Tilo                  0.259   x<3>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X15Y42.C2      net (fanout=1)        0.617   N20
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X16Y31.A4      net (fanout=30)       1.203   animate
    SLICE_X16Y31.CLK     Tas                   0.289   sq_c_anim/x<7>
                                                       sq_c_anim/x_4_rstpot
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.254ns logic, 2.863ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.605 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BQ      Tcko                  0.391   display/v_count<4>
                                                       display/v_count_1
    SLICE_X16Y49.C1      net (fanout=8)        0.898   display/v_count<1>
    SLICE_X16Y49.C       Tilo                  0.204   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y42.C6      net (fanout=6)        0.761   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X16Y31.A4      net (fanout=30)       1.203   animate
    SLICE_X16Y31.CLK     Tas                   0.289   sq_c_anim/x<7>
                                                       sq_c_anim/x_4_rstpot
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (1.143ns logic, 2.862ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.605 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BMUX    Tshcko                0.461   display/v_count<4>
                                                       display/v_count_2
    SLICE_X16Y49.C4      net (fanout=8)        0.721   display/v_count<2>
    SLICE_X16Y49.C       Tilo                  0.204   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y42.C6      net (fanout=6)        0.761   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X16Y31.A4      net (fanout=30)       1.203   animate
    SLICE_X16Y31.CLK     Tas                   0.289   sq_c_anim/x<7>
                                                       sq_c_anim/x_4_rstpot
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (1.213ns logic, 2.685ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_1 (SLICE_X12Y31.B4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_8 (FF)
  Destination:          sq_c_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.604 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_8 to sq_c_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.CQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_8
    SLICE_X15Y44.A1      net (fanout=13)       1.043   display/v_count<8>
    SLICE_X15Y44.A       Tilo                  0.259   x<3>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X15Y42.C2      net (fanout=1)        0.617   N20
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X12Y31.B4      net (fanout=30)       1.197   animate
    SLICE_X12Y31.CLK     Tas                   0.289   sq_c_anim/x<3>
                                                       sq_c_anim/x_1_rstpot
                                                       sq_c_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.254ns logic, 2.857ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.604 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BQ      Tcko                  0.391   display/v_count<4>
                                                       display/v_count_1
    SLICE_X16Y49.C1      net (fanout=8)        0.898   display/v_count<1>
    SLICE_X16Y49.C       Tilo                  0.204   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y42.C6      net (fanout=6)        0.761   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X12Y31.B4      net (fanout=30)       1.197   animate
    SLICE_X12Y31.CLK     Tas                   0.289   sq_c_anim/x<3>
                                                       sq_c_anim/x_1_rstpot
                                                       sq_c_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.143ns logic, 2.856ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_c_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.604 - 0.630)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_c_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BMUX    Tshcko                0.461   display/v_count<4>
                                                       display/v_count_2
    SLICE_X16Y49.C4      net (fanout=8)        0.721   display/v_count<2>
    SLICE_X16Y49.C       Tilo                  0.204   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y42.C6      net (fanout=6)        0.761   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X15Y42.C       Tilo                  0.259   sq_a_anim/x<6>
                                                       display/o_animate
    SLICE_X12Y31.B4      net (fanout=30)       1.197   animate
    SLICE_X12Y31.CLK     Tas                   0.289   sq_c_anim/x<3>
                                                       sq_c_anim/x_1_rstpot
                                                       sq_c_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      3.892ns (1.213ns logic, 2.679ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X15Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X15Y49.A6      net (fanout=2)        0.023   cnt_13
    SLICE_X15Y49.CLK     Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0069_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_0 (SLICE_X15Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_a_anim/x_0 (FF)
  Destination:          sq_a_anim/x_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_a_anim/x_0 to sq_a_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.AQ      Tcko                  0.198   sq_a_anim/x<3>
                                                       sq_a_anim/x_0
    SLICE_X15Y39.A6      net (fanout=5)        0.034   sq_a_anim/x<0>
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   sq_a_anim/x<3>
                                                       sq_a_anim/x_0_rstpot
                                                       sq_a_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_6 (SLICE_X15Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_a_anim/x_6 (FF)
  Destination:          sq_a_anim/x_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_a_anim/x_6 to sq_a_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.DQ      Tcko                  0.198   sq_a_anim/x<6>
                                                       sq_a_anim/x_6
    SLICE_X15Y42.D6      net (fanout=8)        0.037   sq_a_anim/x<6>
    SLICE_X15Y42.CLK     Tah         (-Th)    -0.215   sq_a_anim/x<6>
                                                       sq_a_anim/x_6_rstpot
                                                       sq_a_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: sq_c_anim/x<3>/CLK
  Logical resource: sq_c_anim/x_0/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: sq_c_anim/x<3>/CLK
  Logical resource: sq_c_anim/x_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.178|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1838 paths, 0 nets, and 515 connections

Design statistics:
   Minimum period:   4.178ns{1}   (Maximum frequency: 239.349MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 16:21:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



