Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 16 16:14:24 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Zynq_axi_7seg_wrapper_timing_summary_routed.rpt -pb Zynq_axi_7seg_wrapper_timing_summary_routed.pb -rpx Zynq_axi_7seg_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zynq_axi_7seg_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Zynq_axi_7seg_i/tick_gen_100ms_0/inst/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.866        0.000                      0                  996        0.032        0.000                      0                  996        4.020        0.000                       0                   513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.866        0.000                      0                  996        0.032        0.000                      0                  996        4.020        0.000                       0                   513  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.602ns (11.493%)  route 4.636ns (88.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.580     8.960    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[3]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X4Y43          FDRE (Setup_fdre_C_R)       -0.728    12.826    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[3]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.602ns (11.493%)  route 4.636ns (88.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.580     8.960    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[4]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X4Y43          FDRE (Setup_fdre_C_R)       -0.728    12.826    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[4]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.602ns (11.493%)  route 4.636ns (88.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.580     8.960    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[0]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X5Y43          FDRE (Setup_fdre_C_R)       -0.633    12.921    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[0]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.602ns (11.493%)  route 4.636ns (88.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.580     8.960    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[1]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X5Y43          FDRE (Setup_fdre_C_R)       -0.633    12.921    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[1]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.602ns (11.811%)  route 4.495ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.440     8.819    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[5]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X4Y44          FDRE (Setup_fdre_C_R)       -0.728    12.826    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[5]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.602ns (11.811%)  route 4.495ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.440     8.819    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[7]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X4Y44          FDRE (Setup_fdre_C_R)       -0.728    12.826    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[7]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.602ns (11.811%)  route 4.495ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.440     8.819    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[2]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_R)       -0.633    12.921    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[2]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.602ns (11.811%)  route 4.495ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.440     8.819    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[6]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_R)       -0.633    12.921    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[6]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.280ns (39.545%)  route 3.486ns (60.455%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 13.313 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.732     3.771    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     4.190 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.858     5.048    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.296     5.344 f  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.425     5.770    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.711     6.605    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.117     6.722 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.896     7.618    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y46          LUT4 (Prop_lut4_I3_O)        0.348     7.966 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.966    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.609 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.595     9.204    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.333     9.537 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.537    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X4Y47          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.555    13.313    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y47          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.434    13.746    
                         clock uncertainty           -0.154    13.592    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.118    13.710    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.602ns (12.208%)  route 4.329ns (87.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.683     3.722    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y42         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.055     7.234    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ARESETN
    SLICE_X6Y48          LUT1 (Prop_lut1_I0_O)        0.146     7.380 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1/O
                         net (fo=41, routed)          1.274     8.653    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.554    13.312    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X3Y45          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[10]/C
                         clock pessimism              0.397    13.708    
                         clock uncertainty           -0.154    13.554    
    SLICE_X3Y45          FDRE (Setup_fdre_C_R)       -0.633    12.921    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[10]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  4.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/FSM_sequential_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.281%)  route 0.207ns (49.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.569     1.399    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X6Y49          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/FSM_sequential_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/FSM_sequential_state_write_reg[1]/Q
                         net (fo=6, routed)           0.207     1.770    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/state_write[1]
    SLICE_X6Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.815    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.832     1.780    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X6Y50          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_reg/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     1.782    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.582     1.412    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.734    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.672    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.994%)  route 0.262ns (65.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.582     1.412    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.262     1.815    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.725    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.454%)  route 0.223ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.582     1.412    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.223     1.763    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.672    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.524%)  route 0.232ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.580     1.410    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.538 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.232     1.770    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.672    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.899%)  route 0.275ns (66.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.582     1.412    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.275     1.828    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.725    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.606%)  route 0.242ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.580     1.410    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.538 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.242     1.780    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.672    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.598%)  route 0.242ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.582     1.412    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.242     1.782    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.671    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.233%)  route 0.246ns (65.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.582     1.412    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.246     1.786    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.895     1.843    Zynq_axi_7seg_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.672    Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.586     1.416    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.115     1.672    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y41          SRLC32E                                      r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.852     1.800    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.351     1.449    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.558    Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y39     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y39     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y49     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/FSM_sequential_state_write_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y49     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/FSM_sequential_state_write_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y39     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y39     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y39     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y49     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y50     Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     Zynq_axi_7seg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.124ns (8.743%)  route 1.294ns (91.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.294     1.294    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     1.418 r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.418    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y40         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.508     3.266    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y40         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.045ns (8.207%)  route 0.503ns (91.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.503     0.503    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.548 r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.548    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y40         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.835     1.783    Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y40         FDRE                                         r  Zynq_axi_7seg_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 4.168ns (47.377%)  route 4.629ns (52.623%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.868     1.386    Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     1.510 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_5/O
                         net (fo=1, routed)           3.762     5.271    AN_0_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.526     8.797 r  AN_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.797    AN_0[2]
    V16                                                               r  AN_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 4.173ns (47.559%)  route 4.601ns (52.441%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.839     1.357    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.124     1.481 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_6/O
                         net (fo=1, routed)           3.762     5.243    AN_0_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     8.774 r  AN_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.774    AN_0[1]
    W16                                                               r  AN_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 4.510ns (52.459%)  route 4.087ns (47.541%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.837     1.355    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.152     1.507 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_1/O
                         net (fo=1, routed)           3.249     4.757    AN_0_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.840     8.596 r  AN_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.596    AN_0[6]
    W14                                                               r  AN_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 4.518ns (53.250%)  route 3.967ns (46.750%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.839     1.357    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.152     1.509 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_2/O
                         net (fo=1, routed)           3.127     4.637    AN_0_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.848     8.485 r  AN_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.485    AN_0[5]
    Y14                                                               r  AN_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.245ns  (logic 4.498ns (54.555%)  route 3.747ns (45.445%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.868     1.386    Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I2_O)        0.152     1.538 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_3/O
                         net (fo=1, routed)           2.879     4.417    AN_0_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.828     8.245 r  AN_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.245    AN_0[4]
    T11                                                               r  AN_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.254ns (52.268%)  route 3.885ns (47.732%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/Q
                         net (fo=7, routed)           0.689     1.207    Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     1.331 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_4/O
                         net (fo=1, routed)           3.196     4.527    AN_0_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.139 r  AN_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.139    AN_0[3]
    T10                                                               r  AN_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 4.229ns (52.265%)  route 3.863ns (47.735%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.837     1.355    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.124     1.479 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_7/O
                         net (fo=1, routed)           3.025     4.505    AN_0_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.092 r  AN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.092    AN_0[0]
    V12                                                               r  AN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 4.050ns (55.706%)  route 3.220ns (44.294%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           3.220     3.676    CA_0_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     7.270 r  CA_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.270    CA_0
    W13                                                               r  CA_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.326ns  (logic 0.580ns (43.750%)  route 0.746ns (56.250%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           0.746     1.202    Zynq_axi_7seg_i/disp_mod_0/inst/CA
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.124     1.326 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.326    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.307ns  (logic 0.580ns (44.386%)  route 0.727ns (55.614%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           0.727     1.183    Zynq_axi_7seg_i/disp_mod_0/inst/CA
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.124     1.307 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.307    Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           0.144     0.285    Zynq_axi_7seg_i/disp_mod_0/inst/CA
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.330 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           0.148     0.289    Zynq_axi_7seg_i/disp_mod_0/inst/CA
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.650%)  route 0.213ns (53.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           0.213     0.354    Zynq_axi_7seg_i/disp_mod_0/inst/CA
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_i_1/O
                         net (fo=1, routed)           0.000     0.399    Zynq_axi_7seg_i/disp_mod_0/inst/p_1_in__0
    SLICE_X7Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.590%)  route 0.251ns (57.410%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           0.251     0.392    Zynq_axi_7seg_i/disp_mod_0/inst/CA
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.437 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.437    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.768%)  route 0.282ns (60.232%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           0.282     0.423    Zynq_axi_7seg_i/disp_mod_0/inst/CA
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.468 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.468    Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.435ns (55.404%)  route 1.155ns (44.596%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Zynq_axi_7seg_i/disp_mod_0/inst/st_reg/Q
                         net (fo=6, routed)           1.155     1.296    CA_0_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.294     2.590 r  CA_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.590    CA_0
    W13                                                               r  CA_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.600ns (60.985%)  route 1.024ns (39.015%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/Q
                         net (fo=7, routed)           0.106     0.270    Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.049     0.319 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_3/O
                         net (fo=1, routed)           0.917     1.237    AN_0_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         1.387     2.623 r  AN_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.623    AN_0[4]
    T11                                                               r  AN_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.521ns (55.863%)  route 1.202ns (44.137%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.072     0.236    Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.045     0.281 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_4/O
                         net (fo=1, routed)           1.130     1.411    AN_0_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.723 r  AN_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.723    AN_0[3]
    T10                                                               r  AN_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.497ns (54.199%)  route 1.265ns (45.801%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.220     0.384    Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.045     0.429 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_7/O
                         net (fo=1, routed)           1.044     1.474    AN_0_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.288     2.762 r  AN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.762    AN_0[0]
    V12                                                               r  AN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.616ns (55.500%)  route 1.296ns (44.500%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.220     0.384    Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.045     0.429 r  Zynq_axi_7seg_i/disp_mod_0/inst/AN_inferred_i_2/O
                         net (fo=1, routed)           1.075     1.505    AN_0_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.407     2.912 r  AN_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.912    AN_0[5]
    Y14                                                               r  AN_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 0.704ns (27.185%)  route 1.886ns (72.815%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.731     3.770    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     4.226 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[2]/Q
                         net (fo=1, routed)           0.847     5.074    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[2]
    SLICE_X5Y44          LUT1 (Prop_lut1_I0_O)        0.124     5.198 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst__4/O
                         net (fo=2, routed)           1.038     6.236    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_1[2]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     6.360    Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.543ns  (logic 0.766ns (30.119%)  route 1.777ns (69.881%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.731     3.770    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.518     4.288 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[5]/Q
                         net (fo=1, routed)           0.810     5.098    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[5]
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     5.222 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst__1/O
                         net (fo=2, routed)           0.967     6.190    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_10[1]
    SLICE_X6Y43          LUT3 (Prop_lut3_I2_O)        0.124     6.314 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     6.314    Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.452ns  (logic 0.766ns (31.235%)  route 1.686ns (68.765%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.731     3.770    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.518     4.288 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[4]/Q
                         net (fo=1, routed)           0.859     5.148    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[4]
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.124     5.272 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst__2/O
                         net (fo=2, routed)           0.827     6.099    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_10[0]
    SLICE_X6Y43          LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     6.223    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 0.766ns (32.854%)  route 1.566ns (67.146%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.731     3.770    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.518     4.288 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[3]/Q
                         net (fo=1, routed)           0.810     5.098    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[3]
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.124     5.222 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst__3/O
                         net (fo=2, routed)           0.755     5.978    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_1[3]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124     6.102 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     6.102    Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.231ns (34.018%)  route 0.448ns (65.982%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.587     1.417    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[6]/Q
                         net (fo=1, routed)           0.196     1.754    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[6]
    SLICE_X5Y44          LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst__0/O
                         net (fo=2, routed)           0.252     2.051    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_10[2]
    SLICE_X6Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.096 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     2.096    Zynq_axi_7seg_i/disp_mod_0/inst/digit[2]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.231ns (32.489%)  route 0.480ns (67.511%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.587     1.417    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[1]/Q
                         net (fo=1, routed)           0.280     1.838    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[1]
    SLICE_X5Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst__5/O
                         net (fo=2, routed)           0.200     2.083    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_1[1]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.045     2.128 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    Zynq_axi_7seg_i/disp_mod_0/inst/digit[1]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.231ns (30.300%)  route 0.531ns (69.700%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.587     1.417    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X5Y43          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[0]/Q
                         net (fo=1, routed)           0.197     1.755    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[0]
    SLICE_X5Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst__6/O
                         net (fo=2, routed)           0.334     2.134    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_1[0]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.045     2.179 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.179    Zynq_axi_7seg_i/disp_mod_0/inst/digit[0]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.254ns (32.707%)  route 0.523ns (67.293%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.587     1.417    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X4Y44          FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_reg[7]/Q
                         net (fo=1, routed)           0.285     1.866    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led[7]
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_led_inst/O
                         net (fo=2, routed)           0.237     2.149    Zynq_axi_7seg_i/disp_mod_0/inst/DIGIT_10[3]
    SLICE_X6Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.194 r  Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     2.194    Zynq_axi_7seg_i/disp_mod_0/inst/digit[3]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  Zynq_axi_7seg_i/disp_mod_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_0[3]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.498ns (33.922%)  route 2.919ns (66.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW_0[3] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[3]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_0_IBUF[3]_inst/O
                         net (fo=1, routed)           2.919     4.417    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[3]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.508     3.266    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[3]/C

Slack:                    inf
  Source:                 SW_0[2]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 1.492ns (33.985%)  route 2.897ns (66.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW_0[2] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_0_IBUF[2]_inst/O
                         net (fo=1, routed)           2.897     4.389    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[2]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.508     3.266    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[2]/C

Slack:                    inf
  Source:                 SW_0[1]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.567ns (40.460%)  route 2.306ns (59.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  SW_0[1] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[1]
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  SW_0_IBUF[1]_inst/O
                         net (fo=1, routed)           2.306     3.873    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[1]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.508     3.266    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[1]/C

Slack:                    inf
  Source:                 SW_0[0]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.560ns (42.432%)  route 2.117ns (57.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW_0[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  SW_0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.117     3.677    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[0]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         1.508     3.266    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_0[0]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.327ns (24.678%)  route 0.999ns (75.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW_0[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.999     1.326    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[0]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.834     1.782    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[0]/C

Slack:                    inf
  Source:                 SW_0[1]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.334ns (23.993%)  route 1.058ns (76.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  SW_0[1] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[1]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  SW_0_IBUF[1]_inst/O
                         net (fo=1, routed)           1.058     1.392    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[1]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.834     1.782    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[1]/C

Slack:                    inf
  Source:                 SW_0[3]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.266ns (16.392%)  route 1.357ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW_0[3] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[3]
    Y18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SW_0_IBUF[3]_inst/O
                         net (fo=1, routed)           1.357     1.623    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[3]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.834     1.782    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[3]/C

Slack:                    inf
  Source:                 SW_0[2]
                            (input port)
  Destination:            Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.259ns (15.959%)  route 1.365ns (84.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW_0[2] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[2]
    Y19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_0_IBUF[2]_inst/O
                         net (fo=1, routed)           1.365     1.624    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/SW[2]
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_axi_7seg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    Zynq_axi_7seg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  Zynq_axi_7seg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=513, routed)         0.834     1.782    Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/S_AXI_ACLK
    SLICE_X10Y39         FDRE                                         r  Zynq_axi_7seg_i/myip_slave_lite_v1_0_0/inst/slv_reg_sw_reg[2]/C





