
*** Running vivado
    with args -log dser_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dser_8.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dser_8.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 338.348 ; gain = 128.418
INFO: [Synth 8-638] synthesizing module 'dser_8' [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/dser_8/dser_8.v:58]
INFO: [Synth 8-638] synthesizing module 'dser_8_selectio_wiz' [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/dser_8/dser_8_selectio_wiz.v:56]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (2#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'dser_8_selectio_wiz' (3#1) [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/dser_8/dser_8_selectio_wiz.v:56]
INFO: [Synth 8-256] done synthesizing module 'dser_8' (4#1) [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/dser_8/dser_8.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 376.523 ; gain = 166.594
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 376.523 ; gain = 166.594
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 634.516 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 634.516 ; gain = 424.586
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 634.516 ; gain = 424.586
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 634.516 ; gain = 424.586
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:17 . Memory (MB): peak = 634.516 ; gain = 424.586
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:17 . Memory (MB): peak = 634.516 ; gain = 424.586
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 663.523 ; gain = 453.594
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 663.523 ; gain = 453.594
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:49 . Memory (MB): peak = 673.160 ; gain = 463.230
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 673.160 ; gain = 463.230
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 673.160 ; gain = 463.230
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 673.160 ; gain = 463.230
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 673.160 ; gain = 463.230
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 673.160 ; gain = 463.230
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 673.160 ; gain = 463.230

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |ISERDESE2 |     1|
|2     |LUT1      |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 673.160 ; gain = 463.230
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.309 ; gain = 405.188
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 1111.309 ; gain = 852.594
