module test1 (
       input a,
       input b,
       input c,
       output y
      );
assign y = (a & b) || c;
endmodule
