// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Mon Jan 23 16:40:42 2023
// Host        : DESKTOP-STNSRIB running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0837_vsc_0_sim_netlist.v
// Design      : bd_0837_vsc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0837_vsc_0,bd_0837_vsc_0_v_vscaler,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_0837_vsc_0_v_vscaler,Vivado 2020.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [11:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [11:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 12, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 74250000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vscaler inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    internal_full_n_reg,
    Q,
    CO,
    AXIvideo2MultiPixStream_U0_SrcYUV_write,
    \ap_CS_fsm_reg[5]_0 ,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    shiftReg_ce,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    mOutPtr110_out,
    internal_empty_n_reg,
    in,
    SS,
    ap_clk,
    ap_rst_n,
    s_axis_video_TVALID,
    SrcYUV_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    HwReg_ColorMode_c_empty_n,
    HwReg_ColorMode_c16_full_n,
    HwReg_HeightIn_c_empty_n,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    HwReg_HeightIn_c14_full_n,
    HwReg_Width_c15_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    internal_full_n_reg_3,
    D,
    \d_read_reg_22_reg[10] ,
    \ColorMode_read_reg_553_reg[7]_0 ,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output internal_full_n_reg;
  output [1:0]Q;
  output [0:0]CO;
  output AXIvideo2MultiPixStream_U0_SrcYUV_write;
  output \ap_CS_fsm_reg[5]_0 ;
  output AXIvideo2MultiPixStream_U0_WidthIn_read;
  output shiftReg_ce;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [23:0]in;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input SrcYUV_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input HwReg_ColorMode_c_empty_n;
  input HwReg_ColorMode_c16_full_n;
  input HwReg_HeightIn_c_empty_n;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input HwReg_HeightIn_c14_full_n;
  input HwReg_Width_c15_full_n;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input internal_full_n_reg_3;
  input [9:0]D;
  input [10:0]\d_read_reg_22_reg[10] ;
  input [7:0]\ColorMode_read_reg_553_reg[7]_0 ;
  input [23:0]s_axis_video_TDATA;

  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [7:0]ColorMode_read_reg_553;
  wire [7:0]\ColorMode_read_reg_553_reg[7]_0 ;
  wire [9:0]D;
  wire HwReg_ColorMode_c16_full_n;
  wire HwReg_ColorMode_c_empty_n;
  wire HwReg_HeightIn_c14_full_n;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_Width_c15_full_n;
  wire [1:0]Q;
  wire [0:0]SS;
  wire SrcYUV_full_n;
  wire \ap_CS_fsm[6]_i_5_n_3 ;
  wire \ap_CS_fsm[6]_i_6_n_3 ;
  wire \ap_CS_fsm[6]_i_7_n_3 ;
  wire \ap_CS_fsm[6]_i_8_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_6 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state6;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_rst_n;
  wire [23:0]axi_data_V_2_reg_248;
  wire \axi_data_V_2_reg_248[0]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[10]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[11]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[12]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[13]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[14]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[15]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[16]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[17]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[18]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[19]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[1]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[20]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[21]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[22]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[23]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[2]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[3]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[4]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[5]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[6]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[7]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[8]_i_1_n_3 ;
  wire \axi_data_V_2_reg_248[9]_i_1_n_3 ;
  wire [23:0]axi_data_V_3_reg_302;
  wire \axi_data_V_3_reg_302[0]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[10]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[11]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[12]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[13]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[14]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[15]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[16]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[17]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[18]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[19]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[1]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[20]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[21]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[22]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[23]_i_2_n_3 ;
  wire \axi_data_V_3_reg_302[2]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[3]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[4]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[5]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[6]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[7]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[8]_i_1_n_3 ;
  wire \axi_data_V_3_reg_302[9]_i_1_n_3 ;
  wire [23:0]axi_data_V_5_ph_reg_338;
  wire \axi_data_V_5_ph_reg_338[23]_i_1_n_3 ;
  wire [23:0]axi_data_V_5_reg_375;
  wire [23:0]axi_data_V_7_reg_313;
  wire [23:0]axi_data_V_reg_191;
  wire axi_last_V_2_reg_237;
  wire \axi_last_V_2_reg_237[0]_i_1_n_3 ;
  wire axi_last_V_3_reg_292;
  wire \axi_last_V_3_reg_292[0]_i_1_n_3 ;
  wire axi_last_V_5_ph_reg_350;
  wire \axi_last_V_5_ph_reg_350[0]_i_1_n_3 ;
  wire axi_last_V_5_reg_387;
  wire \axi_last_V_8_reg_325[0]_i_2_n_3 ;
  wire \axi_last_V_8_reg_325_reg_n_3_[0] ;
  wire axi_last_V_reg_203;
  wire \cmp7661_i_reg_586[0]_i_1_n_3 ;
  wire \cmp7661_i_reg_586[0]_i_2_n_3 ;
  wire \cmp7661_i_reg_586[0]_i_3_n_3 ;
  wire \cmp7661_i_reg_586[0]_i_4_n_3 ;
  wire \cmp7661_i_reg_586_reg_n_3_[0] ;
  wire [10:0]cols_reg_563;
  wire [9:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire \eol_1_ph_reg_362[0]_i_1_n_3 ;
  wire \eol_1_ph_reg_362_reg_n_3_[0] ;
  wire eol_1_reg_399;
  wire \eol_1_reg_399_reg_n_3_[0] ;
  wire eol_reg_270;
  wire grp_reg_unsigned_short_s_fu_435_n_10;
  wire grp_reg_unsigned_short_s_fu_435_n_11;
  wire grp_reg_unsigned_short_s_fu_435_n_12;
  wire grp_reg_unsigned_short_s_fu_435_n_13;
  wire grp_reg_unsigned_short_s_fu_435_n_3;
  wire grp_reg_unsigned_short_s_fu_435_n_4;
  wire grp_reg_unsigned_short_s_fu_435_n_5;
  wire grp_reg_unsigned_short_s_fu_435_n_6;
  wire grp_reg_unsigned_short_s_fu_435_n_7;
  wire grp_reg_unsigned_short_s_fu_435_n_8;
  wire grp_reg_unsigned_short_s_fu_435_n_9;
  wire [9:0]i_2_fu_464_p2;
  wire [9:0]i_2_reg_597;
  wire \i_2_reg_597[9]_i_2_n_3 ;
  wire i_reg_226;
  wire \i_reg_226_reg_n_3_[0] ;
  wire \i_reg_226_reg_n_3_[1] ;
  wire \i_reg_226_reg_n_3_[2] ;
  wire \i_reg_226_reg_n_3_[3] ;
  wire \i_reg_226_reg_n_3_[4] ;
  wire \i_reg_226_reg_n_3_[5] ;
  wire \i_reg_226_reg_n_3_[6] ;
  wire \i_reg_226_reg_n_3_[7] ;
  wire \i_reg_226_reg_n_3_[8] ;
  wire \i_reg_226_reg_n_3_[9] ;
  wire \icmp_ln820_reg_616_reg_n_3_[0] ;
  wire \icmp_ln844_reg_590[0]_i_1_n_3 ;
  wire \icmp_ln844_reg_590[0]_i_2_n_3 ;
  wire \icmp_ln844_reg_590_reg_n_3_[0] ;
  wire [23:0]in;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire [10:0]j_2_fu_478_p2;
  wire \j_reg_259[10]_i_4_n_3 ;
  wire \j_reg_259[4]_i_1_n_3 ;
  wire \j_reg_259[7]_i_1_n_3 ;
  wire [10:0]j_reg_259_reg;
  wire mOutPtr110_out;
  wire [23:0]p_1_in;
  wire p_24_in;
  wire [7:0]pix_val_V_0_2_fu_509_p3;
  wire [7:0]pix_val_V_1_2_fu_526_p3;
  wire [7:0]pix_val_V_2_4_fu_533_p3;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_100;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_101;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_102;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_103;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_104;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_105;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_106;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_107;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_108;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_109;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_110;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_111;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_112;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_113;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_114;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_115;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_116;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_117;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_118;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_120;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_121;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_57;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_58;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_59;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_60;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_61;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_62;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_63;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_64;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_65;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_66;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_67;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_68;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_69;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_70;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_71;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_72;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_73;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_74;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_75;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_76;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_77;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_78;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_79;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_80;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_90;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_91;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_92;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_93;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_94;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_95;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_96;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_97;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_98;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_99;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_6;
  wire [23:0]s_axis_video_TDATA;
  wire [23:0]s_axis_video_TDATA_int_regslice;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_4_fu_120;
  wire \sof_4_fu_120[0]_i_1_n_3 ;
  wire sof_6_reg_282;
  wire sof_reg_215;
  wire [9:0]trunc_ln797_reg_558;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED ;

  FDRE \ColorMode_read_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [0]),
        .Q(ColorMode_read_reg_553[0]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [1]),
        .Q(ColorMode_read_reg_553[1]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [2]),
        .Q(ColorMode_read_reg_553[2]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [3]),
        .Q(ColorMode_read_reg_553[3]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [4]),
        .Q(ColorMode_read_reg_553[4]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [5]),
        .Q(ColorMode_read_reg_553[5]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [6]),
        .Q(ColorMode_read_reg_553[6]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ColorMode_read_reg_553_reg[7]_0 [7]),
        .Q(ColorMode_read_reg_553[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(HwReg_ColorMode_c_empty_n),
        .I3(HwReg_ColorMode_c16_full_n),
        .I4(HwReg_HeightIn_c_empty_n),
        .O(AXIvideo2MultiPixStream_U0_WidthIn_read));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(sof_reg_215),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(sof_reg_215),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(trunc_ln797_reg_558[9]),
        .I1(\i_reg_226_reg_n_3_[9] ),
        .O(\ap_CS_fsm[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(\i_reg_226_reg_n_3_[7] ),
        .I1(trunc_ln797_reg_558[7]),
        .I2(\i_reg_226_reg_n_3_[6] ),
        .I3(trunc_ln797_reg_558[6]),
        .I4(trunc_ln797_reg_558[8]),
        .I5(\i_reg_226_reg_n_3_[8] ),
        .O(\ap_CS_fsm[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[6]_i_7 
       (.I0(trunc_ln797_reg_558[5]),
        .I1(\i_reg_226_reg_n_3_[5] ),
        .I2(\i_reg_226_reg_n_3_[3] ),
        .I3(trunc_ln797_reg_558[3]),
        .I4(\i_reg_226_reg_n_3_[4] ),
        .I5(trunc_ln797_reg_558[4]),
        .O(\ap_CS_fsm[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[6]_i_8 
       (.I0(trunc_ln797_reg_558[2]),
        .I1(\i_reg_226_reg_n_3_[2] ),
        .I2(\i_reg_226_reg_n_3_[0] ),
        .I3(trunc_ln797_reg_558[0]),
        .I4(\i_reg_226_reg_n_3_[1] ),
        .I5(trunc_ln797_reg_558[1]),
        .O(\ap_CS_fsm[6]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\eol_1_reg_399_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\eol_1_reg_399_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[6]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[6]_i_2_n_4 ,\ap_CS_fsm_reg[6]_i_2_n_5 ,\ap_CS_fsm_reg[6]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_5_n_3 ,\ap_CS_fsm[6]_i_6_n_3 ,\ap_CS_fsm[6]_i_7_n_3 ,\ap_CS_fsm[6]_i_8_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[0]_i_1 
       (.I0(axi_data_V_5_reg_375[0]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[0]),
        .O(\axi_data_V_2_reg_248[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[10]_i_1 
       (.I0(axi_data_V_5_reg_375[10]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[10]),
        .O(\axi_data_V_2_reg_248[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[11]_i_1 
       (.I0(axi_data_V_5_reg_375[11]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[11]),
        .O(\axi_data_V_2_reg_248[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[12]_i_1 
       (.I0(axi_data_V_5_reg_375[12]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[12]),
        .O(\axi_data_V_2_reg_248[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[13]_i_1 
       (.I0(axi_data_V_5_reg_375[13]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[13]),
        .O(\axi_data_V_2_reg_248[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[14]_i_1 
       (.I0(axi_data_V_5_reg_375[14]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[14]),
        .O(\axi_data_V_2_reg_248[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[15]_i_1 
       (.I0(axi_data_V_5_reg_375[15]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[15]),
        .O(\axi_data_V_2_reg_248[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[16]_i_1 
       (.I0(axi_data_V_5_reg_375[16]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[16]),
        .O(\axi_data_V_2_reg_248[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[17]_i_1 
       (.I0(axi_data_V_5_reg_375[17]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[17]),
        .O(\axi_data_V_2_reg_248[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[18]_i_1 
       (.I0(axi_data_V_5_reg_375[18]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[18]),
        .O(\axi_data_V_2_reg_248[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[19]_i_1 
       (.I0(axi_data_V_5_reg_375[19]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[19]),
        .O(\axi_data_V_2_reg_248[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[1]_i_1 
       (.I0(axi_data_V_5_reg_375[1]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[1]),
        .O(\axi_data_V_2_reg_248[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[20]_i_1 
       (.I0(axi_data_V_5_reg_375[20]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[20]),
        .O(\axi_data_V_2_reg_248[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[21]_i_1 
       (.I0(axi_data_V_5_reg_375[21]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[21]),
        .O(\axi_data_V_2_reg_248[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[22]_i_1 
       (.I0(axi_data_V_5_reg_375[22]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[22]),
        .O(\axi_data_V_2_reg_248[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[23]_i_1 
       (.I0(axi_data_V_5_reg_375[23]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[23]),
        .O(\axi_data_V_2_reg_248[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[2]_i_1 
       (.I0(axi_data_V_5_reg_375[2]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[2]),
        .O(\axi_data_V_2_reg_248[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[3]_i_1 
       (.I0(axi_data_V_5_reg_375[3]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[3]),
        .O(\axi_data_V_2_reg_248[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[4]_i_1 
       (.I0(axi_data_V_5_reg_375[4]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[4]),
        .O(\axi_data_V_2_reg_248[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[5]_i_1 
       (.I0(axi_data_V_5_reg_375[5]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[5]),
        .O(\axi_data_V_2_reg_248[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[6]_i_1 
       (.I0(axi_data_V_5_reg_375[6]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[6]),
        .O(\axi_data_V_2_reg_248[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[7]_i_1 
       (.I0(axi_data_V_5_reg_375[7]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[7]),
        .O(\axi_data_V_2_reg_248[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[8]_i_1 
       (.I0(axi_data_V_5_reg_375[8]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[8]),
        .O(\axi_data_V_2_reg_248[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_248[9]_i_1 
       (.I0(axi_data_V_5_reg_375[9]),
        .I1(ap_CS_fsm_state10),
        .I2(axi_data_V_reg_191[9]),
        .O(\axi_data_V_2_reg_248[9]_i_1_n_3 ));
  FDRE \axi_data_V_2_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[0]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[10]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[11]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[12]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[13]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[14]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[15]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[16]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[17]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[18]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[19]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[1]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[20]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[21]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[22]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[23]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[2]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[3]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[4]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[5]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[6]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[7]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[8]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_data_V_2_reg_248[9]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_248[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[0]_i_1 
       (.I0(axi_data_V_2_reg_248[0]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[0]),
        .O(\axi_data_V_3_reg_302[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[10]_i_1 
       (.I0(axi_data_V_2_reg_248[10]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[10]),
        .O(\axi_data_V_3_reg_302[10]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[11]_i_1 
       (.I0(axi_data_V_2_reg_248[11]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[11]),
        .O(\axi_data_V_3_reg_302[11]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[12]_i_1 
       (.I0(axi_data_V_2_reg_248[12]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[12]),
        .O(\axi_data_V_3_reg_302[12]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[13]_i_1 
       (.I0(axi_data_V_2_reg_248[13]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[13]),
        .O(\axi_data_V_3_reg_302[13]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[14]_i_1 
       (.I0(axi_data_V_2_reg_248[14]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[14]),
        .O(\axi_data_V_3_reg_302[14]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[15]_i_1 
       (.I0(axi_data_V_2_reg_248[15]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[15]),
        .O(\axi_data_V_3_reg_302[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[16]_i_1 
       (.I0(axi_data_V_2_reg_248[16]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[16]),
        .O(\axi_data_V_3_reg_302[16]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[17]_i_1 
       (.I0(axi_data_V_2_reg_248[17]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[17]),
        .O(\axi_data_V_3_reg_302[17]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[18]_i_1 
       (.I0(axi_data_V_2_reg_248[18]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[18]),
        .O(\axi_data_V_3_reg_302[18]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[19]_i_1 
       (.I0(axi_data_V_2_reg_248[19]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[19]),
        .O(\axi_data_V_3_reg_302[19]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[1]_i_1 
       (.I0(axi_data_V_2_reg_248[1]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[1]),
        .O(\axi_data_V_3_reg_302[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[20]_i_1 
       (.I0(axi_data_V_2_reg_248[20]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[20]),
        .O(\axi_data_V_3_reg_302[20]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[21]_i_1 
       (.I0(axi_data_V_2_reg_248[21]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[21]),
        .O(\axi_data_V_3_reg_302[21]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[22]_i_1 
       (.I0(axi_data_V_2_reg_248[22]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[22]),
        .O(\axi_data_V_3_reg_302[22]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[23]_i_2 
       (.I0(axi_data_V_2_reg_248[23]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[23]),
        .O(\axi_data_V_3_reg_302[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[2]_i_1 
       (.I0(axi_data_V_2_reg_248[2]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[2]),
        .O(\axi_data_V_3_reg_302[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[3]_i_1 
       (.I0(axi_data_V_2_reg_248[3]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[3]),
        .O(\axi_data_V_3_reg_302[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[4]_i_1 
       (.I0(axi_data_V_2_reg_248[4]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[4]),
        .O(\axi_data_V_3_reg_302[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[5]_i_1 
       (.I0(axi_data_V_2_reg_248[5]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[5]),
        .O(\axi_data_V_3_reg_302[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[6]_i_1 
       (.I0(axi_data_V_2_reg_248[6]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[6]),
        .O(\axi_data_V_3_reg_302[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[7]_i_1 
       (.I0(axi_data_V_2_reg_248[7]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[7]),
        .O(\axi_data_V_3_reg_302[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[8]_i_1 
       (.I0(axi_data_V_2_reg_248[8]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[8]),
        .O(\axi_data_V_3_reg_302[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_data_V_3_reg_302[9]_i_1 
       (.I0(axi_data_V_2_reg_248[9]),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(axi_data_V_7_reg_313[9]),
        .O(\axi_data_V_3_reg_302[9]_i_1_n_3 ));
  FDRE \axi_data_V_3_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[0]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[10]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[11]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[12]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[13]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[14]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[15]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[16]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[17]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[18]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[19]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[1]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[20]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[21]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[22]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[23]_i_2_n_3 ),
        .Q(axi_data_V_3_reg_302[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[2]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[3]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[4]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[5]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[6]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[7]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[8]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_302_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_data_V_3_reg_302[9]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_302[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[0]_i_1 
       (.I0(axi_data_V_3_reg_302[0]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[10]_i_1 
       (.I0(axi_data_V_3_reg_302[10]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[11]_i_1 
       (.I0(axi_data_V_3_reg_302[11]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[11]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[12]_i_1 
       (.I0(axi_data_V_3_reg_302[12]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[12]),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[13]_i_1 
       (.I0(axi_data_V_3_reg_302[13]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[13]),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[14]_i_1 
       (.I0(axi_data_V_3_reg_302[14]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[14]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[15]_i_1 
       (.I0(axi_data_V_3_reg_302[15]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[15]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[16]_i_1 
       (.I0(axi_data_V_3_reg_302[16]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[16]),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[17]_i_1 
       (.I0(axi_data_V_3_reg_302[17]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[17]),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[18]_i_1 
       (.I0(axi_data_V_3_reg_302[18]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[18]),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[19]_i_1 
       (.I0(axi_data_V_3_reg_302[19]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[19]),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[1]_i_1 
       (.I0(axi_data_V_3_reg_302[1]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[20]_i_1 
       (.I0(axi_data_V_3_reg_302[20]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[20]),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[21]_i_1 
       (.I0(axi_data_V_3_reg_302[21]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[21]),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[22]_i_1 
       (.I0(axi_data_V_3_reg_302[22]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[22]),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \axi_data_V_5_ph_reg_338[23]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(CO),
        .I2(Q[1]),
        .I3(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .O(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[23]_i_2 
       (.I0(axi_data_V_3_reg_302[23]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[23]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[2]_i_1 
       (.I0(axi_data_V_3_reg_302[2]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[3]_i_1 
       (.I0(axi_data_V_3_reg_302[3]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[4]_i_1 
       (.I0(axi_data_V_3_reg_302[4]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[5]_i_1 
       (.I0(axi_data_V_3_reg_302[5]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[6]_i_1 
       (.I0(axi_data_V_3_reg_302[6]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[7]_i_1 
       (.I0(axi_data_V_3_reg_302[7]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[8]_i_1 
       (.I0(axi_data_V_3_reg_302[8]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_data_V_5_ph_reg_338[9]_i_1 
       (.I0(axi_data_V_3_reg_302[9]),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_data_V_2_reg_248[9]),
        .O(p_1_in[9]));
  FDRE \axi_data_V_5_ph_reg_338_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_5_ph_reg_338[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[10]),
        .Q(axi_data_V_5_ph_reg_338[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[11]),
        .Q(axi_data_V_5_ph_reg_338[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[12]),
        .Q(axi_data_V_5_ph_reg_338[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[13]),
        .Q(axi_data_V_5_ph_reg_338[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[14]),
        .Q(axi_data_V_5_ph_reg_338[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[15]),
        .Q(axi_data_V_5_ph_reg_338[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[16]),
        .Q(axi_data_V_5_ph_reg_338[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[17]),
        .Q(axi_data_V_5_ph_reg_338[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[18]),
        .Q(axi_data_V_5_ph_reg_338[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[19]),
        .Q(axi_data_V_5_ph_reg_338[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_5_ph_reg_338[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[20]),
        .Q(axi_data_V_5_ph_reg_338[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[21]),
        .Q(axi_data_V_5_ph_reg_338[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[22]),
        .Q(axi_data_V_5_ph_reg_338[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[23]),
        .Q(axi_data_V_5_ph_reg_338[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_5_ph_reg_338[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_5_ph_reg_338[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_5_ph_reg_338[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_5_ph_reg_338[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_5_ph_reg_338[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_5_ph_reg_338[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[8]),
        .Q(axi_data_V_5_ph_reg_338[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_338_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(p_1_in[9]),
        .Q(axi_data_V_5_ph_reg_338[9]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_113),
        .Q(axi_data_V_5_reg_375[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[10] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_103),
        .Q(axi_data_V_5_reg_375[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[11] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_102),
        .Q(axi_data_V_5_reg_375[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[12] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_101),
        .Q(axi_data_V_5_reg_375[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[13] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_100),
        .Q(axi_data_V_5_reg_375[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[14] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_99),
        .Q(axi_data_V_5_reg_375[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[15] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_98),
        .Q(axi_data_V_5_reg_375[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[16] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .Q(axi_data_V_5_reg_375[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[17] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .Q(axi_data_V_5_reg_375[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[18] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .Q(axi_data_V_5_reg_375[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[19] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .Q(axi_data_V_5_reg_375[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_112),
        .Q(axi_data_V_5_reg_375[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[20] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_93),
        .Q(axi_data_V_5_reg_375[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[21] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_92),
        .Q(axi_data_V_5_reg_375[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[22] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_91),
        .Q(axi_data_V_5_reg_375[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[23] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .Q(axi_data_V_5_reg_375[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_111),
        .Q(axi_data_V_5_reg_375[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_110),
        .Q(axi_data_V_5_reg_375[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_109),
        .Q(axi_data_V_5_reg_375[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_108),
        .Q(axi_data_V_5_reg_375[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_107),
        .Q(axi_data_V_5_reg_375[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_106),
        .Q(axi_data_V_5_reg_375[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[8] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_105),
        .Q(axi_data_V_5_reg_375[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_375_reg[9] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_104),
        .Q(axi_data_V_5_reg_375[9]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_80),
        .Q(axi_data_V_7_reg_313[0]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[10] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_70),
        .Q(axi_data_V_7_reg_313[10]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[11] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_69),
        .Q(axi_data_V_7_reg_313[11]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[12] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_68),
        .Q(axi_data_V_7_reg_313[12]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[13] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_67),
        .Q(axi_data_V_7_reg_313[13]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[14] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_66),
        .Q(axi_data_V_7_reg_313[14]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[15] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_65),
        .Q(axi_data_V_7_reg_313[15]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[16] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_64),
        .Q(axi_data_V_7_reg_313[16]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[17] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_63),
        .Q(axi_data_V_7_reg_313[17]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[18] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_62),
        .Q(axi_data_V_7_reg_313[18]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[19] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_61),
        .Q(axi_data_V_7_reg_313[19]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_79),
        .Q(axi_data_V_7_reg_313[1]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[20] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_60),
        .Q(axi_data_V_7_reg_313[20]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[21] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_59),
        .Q(axi_data_V_7_reg_313[21]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[22] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_58),
        .Q(axi_data_V_7_reg_313[22]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[23] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_57),
        .Q(axi_data_V_7_reg_313[23]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_78),
        .Q(axi_data_V_7_reg_313[2]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_77),
        .Q(axi_data_V_7_reg_313[3]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_76),
        .Q(axi_data_V_7_reg_313[4]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_75),
        .Q(axi_data_V_7_reg_313[5]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_74),
        .Q(axi_data_V_7_reg_313[6]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_73),
        .Q(axi_data_V_7_reg_313[7]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[8] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_72),
        .Q(axi_data_V_7_reg_313[8]),
        .R(1'b0));
  FDRE \axi_data_V_7_reg_313_reg[9] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_71),
        .Q(axi_data_V_7_reg_313[9]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[0]),
        .Q(axi_data_V_reg_191[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[10]),
        .Q(axi_data_V_reg_191[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[11]),
        .Q(axi_data_V_reg_191[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[12]),
        .Q(axi_data_V_reg_191[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[13]),
        .Q(axi_data_V_reg_191[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[14]),
        .Q(axi_data_V_reg_191[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[15]),
        .Q(axi_data_V_reg_191[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[16]),
        .Q(axi_data_V_reg_191[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[17]),
        .Q(axi_data_V_reg_191[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[18]),
        .Q(axi_data_V_reg_191[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[19]),
        .Q(axi_data_V_reg_191[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[1]),
        .Q(axi_data_V_reg_191[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[20]),
        .Q(axi_data_V_reg_191[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[21]),
        .Q(axi_data_V_reg_191[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[22]),
        .Q(axi_data_V_reg_191[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[23]),
        .Q(axi_data_V_reg_191[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[2]),
        .Q(axi_data_V_reg_191[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[3]),
        .Q(axi_data_V_reg_191[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[4]),
        .Q(axi_data_V_reg_191[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[5]),
        .Q(axi_data_V_reg_191[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[6]),
        .Q(axi_data_V_reg_191[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[7]),
        .Q(axi_data_V_reg_191[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[8]),
        .Q(axi_data_V_reg_191[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_191_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TDATA_int_regslice[9]),
        .Q(axi_data_V_reg_191[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_2_reg_237[0]_i_1 
       (.I0(axi_last_V_5_reg_387),
        .I1(ap_CS_fsm_state10),
        .I2(axi_last_V_reg_203),
        .O(\axi_last_V_2_reg_237[0]_i_1_n_3 ));
  FDRE \axi_last_V_2_reg_237_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\axi_last_V_2_reg_237[0]_i_1_n_3 ),
        .Q(axi_last_V_2_reg_237),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_last_V_3_reg_292[0]_i_1 
       (.I0(axi_last_V_2_reg_237),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(\axi_last_V_8_reg_325_reg_n_3_[0] ),
        .O(\axi_last_V_3_reg_292[0]_i_1_n_3 ));
  FDRE \axi_last_V_3_reg_292_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .D(\axi_last_V_3_reg_292[0]_i_1_n_3 ),
        .Q(axi_last_V_3_reg_292),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_last_V_5_ph_reg_350[0]_i_1 
       (.I0(eol_reg_270),
        .I1(ap_CS_fsm_state8),
        .I2(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I3(axi_last_V_2_reg_237),
        .O(\axi_last_V_5_ph_reg_350[0]_i_1_n_3 ));
  FDRE \axi_last_V_5_ph_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_338[23]_i_1_n_3 ),
        .D(\axi_last_V_5_ph_reg_350[0]_i_1_n_3 ),
        .Q(axi_last_V_5_ph_reg_350),
        .R(1'b0));
  FDRE \axi_last_V_5_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .Q(axi_last_V_5_reg_387),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FE0E)) 
    \axi_last_V_8_reg_325[0]_i_2 
       (.I0(sof_6_reg_282),
        .I1(eol_reg_270),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\axi_last_V_8_reg_325_reg_n_3_[0] ),
        .I4(ap_condition_pp1_exit_iter0_state6),
        .O(\axi_last_V_8_reg_325[0]_i_2_n_3 ));
  FDRE \axi_last_V_8_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_12),
        .Q(\axi_last_V_8_reg_325_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(axi_last_V_reg_203),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \cmp7661_i_reg_586[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(\cmp7661_i_reg_586[0]_i_2_n_3 ),
        .I3(\cmp7661_i_reg_586[0]_i_3_n_3 ),
        .I4(\cmp7661_i_reg_586[0]_i_4_n_3 ),
        .O(\cmp7661_i_reg_586[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmp7661_i_reg_586[0]_i_2 
       (.I0(cols_reg_563[10]),
        .I1(cols_reg_563[3]),
        .I2(ap_CS_fsm_state4),
        .I3(cols_reg_563[7]),
        .O(\cmp7661_i_reg_586[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp7661_i_reg_586[0]_i_3 
       (.I0(cols_reg_563[1]),
        .I1(cols_reg_563[9]),
        .I2(cols_reg_563[6]),
        .I3(cols_reg_563[0]),
        .O(\cmp7661_i_reg_586[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp7661_i_reg_586[0]_i_4 
       (.I0(cols_reg_563[4]),
        .I1(cols_reg_563[5]),
        .I2(cols_reg_563[8]),
        .I3(cols_reg_563[2]),
        .O(\cmp7661_i_reg_586[0]_i_4_n_3 ));
  FDRE \cmp7661_i_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp7661_i_reg_586[0]_i_1_n_3 ),
        .Q(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \cols_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_13),
        .Q(cols_reg_563[0]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_3),
        .Q(cols_reg_563[10]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_12),
        .Q(cols_reg_563[1]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_11),
        .Q(cols_reg_563[2]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_10),
        .Q(cols_reg_563[3]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_9),
        .Q(cols_reg_563[4]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_8),
        .Q(cols_reg_563[5]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_7),
        .Q(cols_reg_563[6]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_6),
        .Q(cols_reg_563[7]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_5),
        .Q(cols_reg_563[8]),
        .R(1'b0));
  FDRE \cols_reg_563_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_435_n_4),
        .Q(cols_reg_563[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00AAAAE2E2E2E2)) 
    \eol_1_ph_reg_362[0]_i_1 
       (.I0(\eol_1_ph_reg_362_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(eol_reg_270),
        .I3(CO),
        .I4(Q[1]),
        .I5(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .O(\eol_1_ph_reg_362[0]_i_1_n_3 ));
  FDRE \eol_1_ph_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\eol_1_ph_reg_362[0]_i_1_n_3 ),
        .Q(\eol_1_ph_reg_362_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \eol_1_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(eol_1_reg_399),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_10),
        .Q(\eol_1_reg_399_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \eol_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_115),
        .Q(eol_reg_270),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s_70 grp_reg_unsigned_short_s_fu_429
       (.D(D),
        .Q(d_read_reg_22),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s_71 grp_reg_unsigned_short_s_fu_435
       (.Q({grp_reg_unsigned_short_s_fu_435_n_3,grp_reg_unsigned_short_s_fu_435_n_4,grp_reg_unsigned_short_s_fu_435_n_5,grp_reg_unsigned_short_s_fu_435_n_6,grp_reg_unsigned_short_s_fu_435_n_7,grp_reg_unsigned_short_s_fu_435_n_8,grp_reg_unsigned_short_s_fu_435_n_9,grp_reg_unsigned_short_s_fu_435_n_10,grp_reg_unsigned_short_s_fu_435_n_11,grp_reg_unsigned_short_s_fu_435_n_12,grp_reg_unsigned_short_s_fu_435_n_13}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_597[0]_i_1 
       (.I0(\i_reg_226_reg_n_3_[0] ),
        .O(i_2_fu_464_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_597[1]_i_1 
       (.I0(\i_reg_226_reg_n_3_[0] ),
        .I1(\i_reg_226_reg_n_3_[1] ),
        .O(i_2_fu_464_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_597[2]_i_1 
       (.I0(\i_reg_226_reg_n_3_[2] ),
        .I1(\i_reg_226_reg_n_3_[1] ),
        .I2(\i_reg_226_reg_n_3_[0] ),
        .O(i_2_fu_464_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_597[3]_i_1 
       (.I0(\i_reg_226_reg_n_3_[3] ),
        .I1(\i_reg_226_reg_n_3_[2] ),
        .I2(\i_reg_226_reg_n_3_[0] ),
        .I3(\i_reg_226_reg_n_3_[1] ),
        .O(i_2_fu_464_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_597[4]_i_1 
       (.I0(\i_reg_226_reg_n_3_[4] ),
        .I1(\i_reg_226_reg_n_3_[1] ),
        .I2(\i_reg_226_reg_n_3_[0] ),
        .I3(\i_reg_226_reg_n_3_[2] ),
        .I4(\i_reg_226_reg_n_3_[3] ),
        .O(i_2_fu_464_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_597[5]_i_1 
       (.I0(\i_reg_226_reg_n_3_[5] ),
        .I1(\i_reg_226_reg_n_3_[3] ),
        .I2(\i_reg_226_reg_n_3_[2] ),
        .I3(\i_reg_226_reg_n_3_[0] ),
        .I4(\i_reg_226_reg_n_3_[1] ),
        .I5(\i_reg_226_reg_n_3_[4] ),
        .O(i_2_fu_464_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_597[6]_i_1 
       (.I0(\i_reg_226_reg_n_3_[6] ),
        .I1(\i_2_reg_597[9]_i_2_n_3 ),
        .O(i_2_fu_464_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_597[7]_i_1 
       (.I0(\i_reg_226_reg_n_3_[7] ),
        .I1(\i_2_reg_597[9]_i_2_n_3 ),
        .I2(\i_reg_226_reg_n_3_[6] ),
        .O(i_2_fu_464_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_597[8]_i_1 
       (.I0(\i_reg_226_reg_n_3_[8] ),
        .I1(\i_reg_226_reg_n_3_[6] ),
        .I2(\i_2_reg_597[9]_i_2_n_3 ),
        .I3(\i_reg_226_reg_n_3_[7] ),
        .O(i_2_fu_464_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_597[9]_i_1 
       (.I0(\i_reg_226_reg_n_3_[9] ),
        .I1(\i_reg_226_reg_n_3_[7] ),
        .I2(\i_2_reg_597[9]_i_2_n_3 ),
        .I3(\i_reg_226_reg_n_3_[6] ),
        .I4(\i_reg_226_reg_n_3_[8] ),
        .O(i_2_fu_464_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_597[9]_i_2 
       (.I0(\i_reg_226_reg_n_3_[3] ),
        .I1(\i_reg_226_reg_n_3_[2] ),
        .I2(\i_reg_226_reg_n_3_[0] ),
        .I3(\i_reg_226_reg_n_3_[1] ),
        .I4(\i_reg_226_reg_n_3_[4] ),
        .I5(\i_reg_226_reg_n_3_[5] ),
        .O(\i_2_reg_597[9]_i_2_n_3 ));
  FDRE \i_2_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[0]),
        .Q(i_2_reg_597[0]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[1]),
        .Q(i_2_reg_597[1]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[2]),
        .Q(i_2_reg_597[2]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[3]),
        .Q(i_2_reg_597[3]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[4]),
        .Q(i_2_reg_597[4]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[5]),
        .Q(i_2_reg_597[5]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[6]),
        .Q(i_2_reg_597[6]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[7]),
        .Q(i_2_reg_597[7]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[8]),
        .Q(i_2_reg_597[8]),
        .R(1'b0));
  FDRE \i_2_reg_597_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_464_p2[9]),
        .Q(i_2_reg_597[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_226[9]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state10),
        .O(i_reg_226));
  FDRE \i_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[0]),
        .Q(\i_reg_226_reg_n_3_[0] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[1]),
        .Q(\i_reg_226_reg_n_3_[1] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[2]),
        .Q(\i_reg_226_reg_n_3_[2] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[3]),
        .Q(\i_reg_226_reg_n_3_[3] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[4]),
        .Q(\i_reg_226_reg_n_3_[4] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[5]),
        .Q(\i_reg_226_reg_n_3_[5] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[6]),
        .Q(\i_reg_226_reg_n_3_[6] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[7]),
        .Q(\i_reg_226_reg_n_3_[7] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[8]),
        .Q(\i_reg_226_reg_n_3_[8] ),
        .R(i_reg_226));
  FDRE \i_reg_226_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_2_reg_597[9]),
        .Q(\i_reg_226_reg_n_3_[9] ),
        .R(i_reg_226));
  FDRE \icmp_ln820_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_114),
        .Q(\icmp_ln820_reg_616_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \icmp_ln844_reg_590[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\icmp_ln844_reg_590_reg_n_3_[0] ),
        .I2(\icmp_ln844_reg_590[0]_i_2_n_3 ),
        .I3(ColorMode_read_reg_553[3]),
        .I4(ColorMode_read_reg_553[2]),
        .I5(ColorMode_read_reg_553[4]),
        .O(\icmp_ln844_reg_590[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln844_reg_590[0]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(ColorMode_read_reg_553[1]),
        .I2(ColorMode_read_reg_553[0]),
        .I3(ColorMode_read_reg_553[5]),
        .I4(ColorMode_read_reg_553[7]),
        .I5(ColorMode_read_reg_553[6]),
        .O(\icmp_ln844_reg_590[0]_i_2_n_3 ));
  FDRE \icmp_ln844_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln844_reg_590[0]_i_1_n_3 ),
        .Q(\icmp_ln844_reg_590_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__3
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_HeightIn_c14_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__4
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_Width_c15_full_n),
        .O(internal_full_n_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_ColorMode_c16_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_full_n_i_2__10
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .I3(internal_full_n_reg_3),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__10
       (.I0(CO),
        .I1(Q[1]),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(internal_full_n_reg_3),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_259[0]_i_1 
       (.I0(j_reg_259_reg[0]),
        .O(j_2_fu_478_p2[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \j_reg_259[10]_i_1 
       (.I0(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I1(Q[1]),
        .I2(CO),
        .O(ap_NS_fsm115_out));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \j_reg_259[10]_i_3 
       (.I0(j_reg_259_reg[10]),
        .I1(j_reg_259_reg[7]),
        .I2(\j_reg_259[10]_i_4_n_3 ),
        .I3(j_reg_259_reg[6]),
        .I4(j_reg_259_reg[8]),
        .I5(j_reg_259_reg[9]),
        .O(j_2_fu_478_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_259[10]_i_4 
       (.I0(j_reg_259_reg[4]),
        .I1(j_reg_259_reg[2]),
        .I2(j_reg_259_reg[0]),
        .I3(j_reg_259_reg[1]),
        .I4(j_reg_259_reg[3]),
        .I5(j_reg_259_reg[5]),
        .O(\j_reg_259[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_259[1]_i_1 
       (.I0(j_reg_259_reg[0]),
        .I1(j_reg_259_reg[1]),
        .O(j_2_fu_478_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_259[2]_i_1 
       (.I0(j_reg_259_reg[2]),
        .I1(j_reg_259_reg[0]),
        .I2(j_reg_259_reg[1]),
        .O(j_2_fu_478_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_259[3]_i_1 
       (.I0(j_reg_259_reg[3]),
        .I1(j_reg_259_reg[1]),
        .I2(j_reg_259_reg[0]),
        .I3(j_reg_259_reg[2]),
        .O(j_2_fu_478_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_259[4]_i_1 
       (.I0(j_reg_259_reg[4]),
        .I1(j_reg_259_reg[3]),
        .I2(j_reg_259_reg[1]),
        .I3(j_reg_259_reg[0]),
        .I4(j_reg_259_reg[2]),
        .O(\j_reg_259[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_259[5]_i_1 
       (.I0(j_reg_259_reg[5]),
        .I1(j_reg_259_reg[3]),
        .I2(j_reg_259_reg[1]),
        .I3(j_reg_259_reg[0]),
        .I4(j_reg_259_reg[2]),
        .I5(j_reg_259_reg[4]),
        .O(j_2_fu_478_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_259[6]_i_1 
       (.I0(j_reg_259_reg[6]),
        .I1(\j_reg_259[10]_i_4_n_3 ),
        .O(j_2_fu_478_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_reg_259[7]_i_1 
       (.I0(j_reg_259_reg[7]),
        .I1(j_reg_259_reg[6]),
        .I2(\j_reg_259[10]_i_4_n_3 ),
        .O(\j_reg_259[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_259[8]_i_1 
       (.I0(j_reg_259_reg[8]),
        .I1(j_reg_259_reg[6]),
        .I2(\j_reg_259[10]_i_4_n_3 ),
        .I3(j_reg_259_reg[7]),
        .O(j_2_fu_478_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \j_reg_259[9]_i_1 
       (.I0(j_reg_259_reg[7]),
        .I1(\j_reg_259[10]_i_4_n_3 ),
        .I2(j_reg_259_reg[6]),
        .I3(j_reg_259_reg[8]),
        .I4(j_reg_259_reg[9]),
        .O(j_2_fu_478_p2[9]));
  FDRE \j_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[0]),
        .Q(j_reg_259_reg[0]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[10]),
        .Q(j_reg_259_reg[10]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[1]),
        .Q(j_reg_259_reg[1]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[2]),
        .Q(j_reg_259_reg[2]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[3]),
        .Q(j_reg_259_reg[3]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(\j_reg_259[4]_i_1_n_3 ),
        .Q(j_reg_259_reg[4]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[5]),
        .Q(j_reg_259_reg[5]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[6]),
        .Q(j_reg_259_reg[6]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(\j_reg_259[7]_i_1_n_3 ),
        .Q(j_reg_259_reg[7]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[8]),
        .Q(j_reg_259_reg[8]),
        .R(ap_NS_fsm115_out));
  FDRE \j_reg_259_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .D(j_2_fu_478_p2[9]),
        .Q(j_reg_259_reg[9]),
        .R(ap_NS_fsm115_out));
  FDRE \pix_val_V_0_2_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_624_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_624_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_624_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_624_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_624_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_624_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_624_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_0_2_fu_509_p3[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_629_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_1_2_fu_526_p3[7]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .D(pix_val_V_2_4_fu_533_p3[7]),
        .Q(in[23]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both_72 regslice_both_AXI_video_strm_V_data_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_0(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .B_V_data_1_sel_rd_reg_1(regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_116),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_117),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .CO(ap_condition_pp1_exit_iter0_state6),
        .D(ap_NS_fsm[6:5]),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_pp1_stage0,Q[1],ap_CS_fsm_state3}),
        .SS(SS),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm_reg[5] (regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .\ap_CS_fsm_reg[5]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .\ap_CS_fsm_reg[5]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .\ap_CS_fsm_reg[6] (eol_1_reg_399),
        .\ap_CS_fsm_reg[6]_0 (CO),
        .\ap_CS_fsm_reg[7] (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .ap_NS_fsm115_out(ap_NS_fsm115_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(p_24_in),
        .ap_enable_reg_pp1_iter0_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .ap_enable_reg_pp1_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .\axi_data_V_3_reg_302_reg[23] ({regslice_both_AXI_video_strm_V_data_V_U_n_90,regslice_both_AXI_video_strm_V_data_V_U_n_91,regslice_both_AXI_video_strm_V_data_V_U_n_92,regslice_both_AXI_video_strm_V_data_V_U_n_93,regslice_both_AXI_video_strm_V_data_V_U_n_94,regslice_both_AXI_video_strm_V_data_V_U_n_95,regslice_both_AXI_video_strm_V_data_V_U_n_96,regslice_both_AXI_video_strm_V_data_V_U_n_97,regslice_both_AXI_video_strm_V_data_V_U_n_98,regslice_both_AXI_video_strm_V_data_V_U_n_99,regslice_both_AXI_video_strm_V_data_V_U_n_100,regslice_both_AXI_video_strm_V_data_V_U_n_101,regslice_both_AXI_video_strm_V_data_V_U_n_102,regslice_both_AXI_video_strm_V_data_V_U_n_103,regslice_both_AXI_video_strm_V_data_V_U_n_104,regslice_both_AXI_video_strm_V_data_V_U_n_105,regslice_both_AXI_video_strm_V_data_V_U_n_106,regslice_both_AXI_video_strm_V_data_V_U_n_107,regslice_both_AXI_video_strm_V_data_V_U_n_108,regslice_both_AXI_video_strm_V_data_V_U_n_109,regslice_both_AXI_video_strm_V_data_V_U_n_110,regslice_both_AXI_video_strm_V_data_V_U_n_111,regslice_both_AXI_video_strm_V_data_V_U_n_112,regslice_both_AXI_video_strm_V_data_V_U_n_113}),
        .\axi_data_V_5_reg_375_reg[0] (\eol_1_reg_399_reg_n_3_[0] ),
        .\axi_data_V_5_reg_375_reg[23] (axi_data_V_5_ph_reg_338),
        .\axi_data_V_7_reg_313_reg[23] ({regslice_both_AXI_video_strm_V_data_V_U_n_57,regslice_both_AXI_video_strm_V_data_V_U_n_58,regslice_both_AXI_video_strm_V_data_V_U_n_59,regslice_both_AXI_video_strm_V_data_V_U_n_60,regslice_both_AXI_video_strm_V_data_V_U_n_61,regslice_both_AXI_video_strm_V_data_V_U_n_62,regslice_both_AXI_video_strm_V_data_V_U_n_63,regslice_both_AXI_video_strm_V_data_V_U_n_64,regslice_both_AXI_video_strm_V_data_V_U_n_65,regslice_both_AXI_video_strm_V_data_V_U_n_66,regslice_both_AXI_video_strm_V_data_V_U_n_67,regslice_both_AXI_video_strm_V_data_V_U_n_68,regslice_both_AXI_video_strm_V_data_V_U_n_69,regslice_both_AXI_video_strm_V_data_V_U_n_70,regslice_both_AXI_video_strm_V_data_V_U_n_71,regslice_both_AXI_video_strm_V_data_V_U_n_72,regslice_both_AXI_video_strm_V_data_V_U_n_73,regslice_both_AXI_video_strm_V_data_V_U_n_74,regslice_both_AXI_video_strm_V_data_V_U_n_75,regslice_both_AXI_video_strm_V_data_V_U_n_76,regslice_both_AXI_video_strm_V_data_V_U_n_77,regslice_both_AXI_video_strm_V_data_V_U_n_78,regslice_both_AXI_video_strm_V_data_V_U_n_79,regslice_both_AXI_video_strm_V_data_V_U_n_80}),
        .\axi_data_V_7_reg_313_reg[23]_0 (axi_data_V_7_reg_313),
        .\axi_data_V_7_reg_313_reg[23]_1 (\ap_CS_fsm_reg[5]_0 ),
        .\axi_data_V_7_reg_313_reg[23]_2 (axi_data_V_3_reg_302),
        .eol_reg_270(eol_reg_270),
        .\eol_reg_270_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_115),
        .\eol_reg_270_reg[0]_0 (\axi_last_V_8_reg_325_reg_n_3_[0] ),
        .\icmp_ln820_reg_616_reg[0] (AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .\icmp_ln820_reg_616_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_114),
        .\icmp_ln820_reg_616_reg[0]_1 (\icmp_ln820_reg_616_reg_n_3_[0] ),
        .\icmp_ln844_reg_590_reg[0] (pix_val_V_1_2_fu_526_p3),
        .\icmp_ln844_reg_590_reg[0]_0 (pix_val_V_0_2_fu_509_p3),
        .\icmp_ln844_reg_590_reg[0]_1 (pix_val_V_2_4_fu_533_p3),
        .internal_full_n_reg(internal_full_n_reg),
        .\pix_val_V_1_2_reg_629_reg[0] (\icmp_ln844_reg_590_reg_n_3_[0] ),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDATA_int_regslice(s_axis_video_TDATA_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .sof_4_fu_120(sof_4_fu_120),
        .sof_6_reg_282(sof_6_reg_282),
        .\sof_6_reg_282_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .\sof_6_reg_282_reg[0]_0 (\cmp7661_i_reg_586_reg_n_3_[0] ),
        .sof_reg_215(sof_reg_215),
        .\sof_reg_215_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_118));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1_73 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_117),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .CO(ap_condition_pp1_exit_iter0_state6),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_pp1_stage0}),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[6]_i_4_0 (j_reg_259_reg),
        .\ap_CS_fsm_reg[6]_i_4_1 (cols_reg_563),
        .ap_clk(ap_clk),
        .axi_last_V_3_reg_292(axi_last_V_3_reg_292),
        .\axi_last_V_3_reg_292_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_12),
        .axi_last_V_5_ph_reg_350(axi_last_V_5_ph_reg_350),
        .\axi_last_V_5_reg_387_reg[0] (\cmp7661_i_reg_586_reg_n_3_[0] ),
        .\axi_last_V_8_reg_325_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .\axi_last_V_8_reg_325_reg[0]_0 (ap_enable_reg_pp1_iter1_reg_n_3),
        .\axi_last_V_8_reg_325_reg[0]_1 (\icmp_ln820_reg_616_reg_n_3_[0] ),
        .\axi_last_V_8_reg_325_reg[0]_2 (\axi_last_V_8_reg_325[0]_i_2_n_3 ),
        .\axi_last_V_8_reg_325_reg[0]_3 (\axi_last_V_8_reg_325_reg_n_3_[0] ),
        .\eol_1_ph_reg_362_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_10),
        .\eol_1_reg_399_reg[0] (\eol_1_ph_reg_362_reg_n_3_[0] ),
        .eol_reg_270(eol_reg_270),
        .\eol_reg_270_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .sof_6_reg_282(sof_6_reg_282),
        .\sof_6_reg_282_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1_74 regslice_both_AXI_video_strm_V_user_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_116),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .\B_V_data_1_state_reg[1]_3 (regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .Q(ap_CS_fsm_state2),
        .SS(SS),
        .ap_clk(ap_clk),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .sof_reg_215(sof_reg_215),
        .\sof_reg_215_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_6));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \sof_4_fu_120[0]_i_1 
       (.I0(sof_4_fu_120),
        .I1(\cmp7661_i_reg_586_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state4),
        .O(\sof_4_fu_120[0]_i_1_n_3 ));
  FDRE \sof_4_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_4_fu_120[0]_i_1_n_3 ),
        .Q(sof_4_fu_120),
        .R(1'b0));
  FDRE \sof_6_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(sof_6_reg_282),
        .R(1'b0));
  FDRE \sof_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_6),
        .Q(sof_reg_215),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(trunc_ln797_reg_558[0]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(trunc_ln797_reg_558[1]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(trunc_ln797_reg_558[2]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(trunc_ln797_reg_558[3]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(trunc_ln797_reg_558[4]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(trunc_ln797_reg_558[5]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(trunc_ln797_reg_558[6]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(trunc_ln797_reg_558[7]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(trunc_ln797_reg_558[8]),
        .R(1'b0));
  FDRE \trunc_ln797_reg_558_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(trunc_ln797_reg_558[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_Block_split4_proc
   (start_once_reg,
    Block_split4_proc_U0_ap_idle,
    in,
    SS,
    ap_clk,
    start_for_v_vcresampler_core_U0_full_n,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    ap_sync_reg_Block_split4_proc_U0_ap_ready,
    ap_start,
    start_once_reg_reg_0,
    Q);
  output start_once_reg;
  output Block_split4_proc_U0_ap_idle;
  output [0:0]in;
  input [0:0]SS;
  input ap_clk;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready;
  input ap_start;
  input start_once_reg_reg_0;
  input [7:0]Q;

  wire Block_split4_proc_U0_ap_idle;
  wire [7:0]Q;
  wire \SRL_SIG_reg[2][0]_srl3_i_5_n_3 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire [0:0]in;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire start_once_reg_reg_0;

  LUT3 #(
    .INIT(8'hE0)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[2][0]_srl3_i_5_n_3 ),
        .I2(Q[0]),
        .O(in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \SRL_SIG_reg[2][0]_srl3_i_5 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFF15FFFF)) 
    int_ap_idle_i_4
       (.I0(start_once_reg),
        .I1(start_for_v_vcresampler_core_U0_full_n),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I4(ap_start),
        .O(Block_split4_proc_U0_ap_idle));
  LUT6 #(
    .INIT(64'hAAEAAAAAAA00AAAA)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(start_for_v_vcresampler_core_U0_full_n),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I4(ap_start),
        .I5(start_once_reg_reg_0),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_CTRL_s_axi
   (DOADO,
    DOBDO,
    SS,
    \int_vfltCoeff_shift_reg[0]_0 ,
    int_ap_start_reg_0,
    ap_start,
    int_ap_start_reg_1,
    Q,
    \int_Width_reg[10]_0 ,
    \int_HeightOut_reg[9]_0 ,
    \int_LineRate_reg[31]_0 ,
    \int_ColorMode_reg[7]_0 ,
    s_axi_CTRL_RDATA,
    vfltCoeff_q0,
    s_axi_CTRL_WREADY,
    int_vfltCoeff_ce1,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_AWREADY,
    interrupt,
    s_axi_CTRL_BVALID,
    ap_clk,
    vfltCoeff_address0,
    s_axi_CTRL_WDATA,
    ap_idle,
    ap_sync_ready,
    \int_vfltCoeff_shift_reg[0]_1 ,
    s_axi_CTRL_WSTRB,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_AWADDR,
    ap_sync_reg_Block_split4_proc_U0_ap_ready,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_once_reg,
    start_for_v_vcresampler_core_U0_full_n,
    ap_rst_n,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    p_reg_reg_24,
    p_reg_reg_25,
    p_reg_reg_26,
    p_reg_reg_27,
    p_reg_reg_28,
    p_reg_reg_29,
    p_reg_reg_30,
    p_reg_reg_31,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_RREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]SS;
  output \int_vfltCoeff_shift_reg[0]_0 ;
  output int_ap_start_reg_0;
  output ap_start;
  output int_ap_start_reg_1;
  output [9:0]Q;
  output [10:0]\int_Width_reg[10]_0 ;
  output [9:0]\int_HeightOut_reg[9]_0 ;
  output [31:0]\int_LineRate_reg[31]_0 ;
  output [7:0]\int_ColorMode_reg[7]_0 ;
  output [31:0]s_axi_CTRL_RDATA;
  output [15:0]vfltCoeff_q0;
  output s_axi_CTRL_WREADY;
  output int_vfltCoeff_ce1;
  output s_axi_CTRL_RVALID;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_AWREADY;
  output interrupt;
  output s_axi_CTRL_BVALID;
  input ap_clk;
  input [7:0]vfltCoeff_address0;
  input [31:0]s_axi_CTRL_WDATA;
  input ap_idle;
  input ap_sync_ready;
  input \int_vfltCoeff_shift_reg[0]_1 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input [11:0]s_axi_CTRL_AWADDR;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_once_reg;
  input start_for_v_vcresampler_core_U0_full_n;
  input ap_rst_n;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;
  input p_reg_reg_24;
  input p_reg_reg_25;
  input p_reg_reg_26;
  input p_reg_reg_27;
  input p_reg_reg_28;
  input p_reg_reg_29;
  input p_reg_reg_30;
  input p_reg_reg_31;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input [11:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_RREADY;

  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [9:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire ar_hs;
  wire aw_hs;
  wire [7:1]data0;
  wire \int_ColorMode[0]_i_1_n_3 ;
  wire \int_ColorMode[1]_i_1_n_3 ;
  wire \int_ColorMode[2]_i_1_n_3 ;
  wire \int_ColorMode[3]_i_1_n_3 ;
  wire \int_ColorMode[4]_i_1_n_3 ;
  wire \int_ColorMode[5]_i_1_n_3 ;
  wire \int_ColorMode[6]_i_1_n_3 ;
  wire \int_ColorMode[7]_i_1_n_3 ;
  wire \int_ColorMode[7]_i_2_n_3 ;
  wire [7:0]\int_ColorMode_reg[7]_0 ;
  wire [15:0]int_HeightIn0;
  wire \int_HeightIn[15]_i_1_n_3 ;
  wire \int_HeightIn_reg_n_3_[10] ;
  wire \int_HeightIn_reg_n_3_[11] ;
  wire \int_HeightIn_reg_n_3_[12] ;
  wire \int_HeightIn_reg_n_3_[13] ;
  wire \int_HeightIn_reg_n_3_[14] ;
  wire \int_HeightIn_reg_n_3_[15] ;
  wire [15:0]int_HeightOut0;
  wire \int_HeightOut[15]_i_1_n_3 ;
  wire \int_HeightOut[15]_i_3_n_3 ;
  wire \int_HeightOut[15]_i_4_n_3 ;
  wire [9:0]\int_HeightOut_reg[9]_0 ;
  wire \int_HeightOut_reg_n_3_[10] ;
  wire \int_HeightOut_reg_n_3_[11] ;
  wire \int_HeightOut_reg_n_3_[12] ;
  wire \int_HeightOut_reg_n_3_[13] ;
  wire \int_HeightOut_reg_n_3_[14] ;
  wire \int_HeightOut_reg_n_3_[15] ;
  wire \int_LineRate[0]_i_1_n_3 ;
  wire \int_LineRate[10]_i_1_n_3 ;
  wire \int_LineRate[11]_i_1_n_3 ;
  wire \int_LineRate[12]_i_1_n_3 ;
  wire \int_LineRate[13]_i_1_n_3 ;
  wire \int_LineRate[14]_i_1_n_3 ;
  wire \int_LineRate[15]_i_1_n_3 ;
  wire \int_LineRate[16]_i_1_n_3 ;
  wire \int_LineRate[17]_i_1_n_3 ;
  wire \int_LineRate[18]_i_1_n_3 ;
  wire \int_LineRate[19]_i_1_n_3 ;
  wire \int_LineRate[1]_i_1_n_3 ;
  wire \int_LineRate[20]_i_1_n_3 ;
  wire \int_LineRate[21]_i_1_n_3 ;
  wire \int_LineRate[22]_i_1_n_3 ;
  wire \int_LineRate[23]_i_1_n_3 ;
  wire \int_LineRate[24]_i_1_n_3 ;
  wire \int_LineRate[25]_i_1_n_3 ;
  wire \int_LineRate[26]_i_1_n_3 ;
  wire \int_LineRate[27]_i_1_n_3 ;
  wire \int_LineRate[28]_i_1_n_3 ;
  wire \int_LineRate[29]_i_1_n_3 ;
  wire \int_LineRate[2]_i_1_n_3 ;
  wire \int_LineRate[30]_i_1_n_3 ;
  wire \int_LineRate[31]_i_1_n_3 ;
  wire \int_LineRate[31]_i_2_n_3 ;
  wire \int_LineRate[3]_i_1_n_3 ;
  wire \int_LineRate[4]_i_1_n_3 ;
  wire \int_LineRate[5]_i_1_n_3 ;
  wire \int_LineRate[6]_i_1_n_3 ;
  wire \int_LineRate[7]_i_1_n_3 ;
  wire \int_LineRate[8]_i_1_n_3 ;
  wire \int_LineRate[9]_i_1_n_3 ;
  wire [31:0]\int_LineRate_reg[31]_0 ;
  wire [15:0]int_Width0;
  wire \int_Width[15]_i_1_n_3 ;
  wire [10:0]\int_Width_reg[10]_0 ;
  wire \int_Width_reg_n_3_[11] ;
  wire \int_Width_reg_n_3_[12] ;
  wire \int_Width_reg_n_3_[13] ;
  wire \int_Width_reg_n_3_[14] ;
  wire \int_Width_reg_n_3_[15] ;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_done_i_3_n_3;
  wire int_ap_done_i_4_n_3;
  wire int_ap_done_i_5_n_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_ier_reg_n_3_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire int_vfltCoeff_ce1;
  wire int_vfltCoeff_n_67;
  wire int_vfltCoeff_n_68;
  wire int_vfltCoeff_n_69;
  wire int_vfltCoeff_n_70;
  wire int_vfltCoeff_n_71;
  wire int_vfltCoeff_n_72;
  wire int_vfltCoeff_n_73;
  wire int_vfltCoeff_n_74;
  wire int_vfltCoeff_n_75;
  wire int_vfltCoeff_n_76;
  wire int_vfltCoeff_n_77;
  wire int_vfltCoeff_n_78;
  wire int_vfltCoeff_n_79;
  wire int_vfltCoeff_n_80;
  wire int_vfltCoeff_n_81;
  wire int_vfltCoeff_n_82;
  wire int_vfltCoeff_n_83;
  wire int_vfltCoeff_n_84;
  wire int_vfltCoeff_n_85;
  wire int_vfltCoeff_n_86;
  wire int_vfltCoeff_n_87;
  wire int_vfltCoeff_n_88;
  wire int_vfltCoeff_n_89;
  wire int_vfltCoeff_n_90;
  wire int_vfltCoeff_n_91;
  wire int_vfltCoeff_n_92;
  wire int_vfltCoeff_n_93;
  wire int_vfltCoeff_n_94;
  wire int_vfltCoeff_n_95;
  wire int_vfltCoeff_n_96;
  wire int_vfltCoeff_n_97;
  wire int_vfltCoeff_n_98;
  wire int_vfltCoeff_read;
  wire int_vfltCoeff_read0;
  wire \int_vfltCoeff_shift_reg[0]_0 ;
  wire \int_vfltCoeff_shift_reg[0]_1 ;
  wire int_vfltCoeff_write_i_1_n_3;
  wire int_vfltCoeff_write_reg_n_3;
  wire interrupt;
  wire p_16_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire p_reg_reg_24;
  wire p_reg_reg_25;
  wire p_reg_reg_26;
  wire p_reg_reg_27;
  wire p_reg_reg_28;
  wire p_reg_reg_29;
  wire p_reg_reg_3;
  wire p_reg_reg_30;
  wire p_reg_reg_31;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_7_n_3 ;
  wire \rdata[31]_i_8_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_4_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_4_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_5_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_3 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire [7:0]vfltCoeff_address0;
  wire [15:0]vfltCoeff_q0;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[10] ;
  wire \waddr_reg_n_3_[11] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;
  wire \waddr_reg_n_3_[8] ;
  wire \waddr_reg_n_3_[9] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_3 ;
  wire \wstate[1]_i_1_n_3 ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[0]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(\int_ColorMode[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[1]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(\int_ColorMode[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[2]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(\int_ColorMode[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[3]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(\int_ColorMode[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[4]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(\int_ColorMode[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[5]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(\int_ColorMode[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[6]_i_1 
       (.I0(\int_ColorMode_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(\int_ColorMode[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_ColorMode[7]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_HeightOut[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_ColorMode[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ColorMode[7]_i_2 
       (.I0(\int_ColorMode_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(\int_ColorMode[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[0]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[1]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[2]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[3]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[4]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[5]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[6]_i_1_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_3 ),
        .D(\int_ColorMode[7]_i_2_n_3 ),
        .Q(\int_ColorMode_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_HeightIn0[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[10]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_HeightIn0[10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[11]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_HeightIn0[11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[12]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_HeightIn0[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[13]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_HeightIn0[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[14]_i_1 
       (.I0(\int_HeightIn_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_HeightIn0[14]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_HeightIn[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .O(\int_HeightIn[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[15]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_HeightIn0[15]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_HeightIn0[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_HeightIn0[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[3]_i_1 
       (.I0(Q[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_HeightIn0[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_HeightIn0[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_HeightIn0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_HeightIn0[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[7]_i_1 
       (.I0(Q[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_HeightIn0[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[8]_i_1 
       (.I0(Q[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_HeightIn0[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightIn[9]_i_1 
       (.I0(Q[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_HeightIn0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[0] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[10] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[10]),
        .Q(\int_HeightIn_reg_n_3_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[11] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[11]),
        .Q(\int_HeightIn_reg_n_3_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[12] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[12]),
        .Q(\int_HeightIn_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[13] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[13]),
        .Q(\int_HeightIn_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[14] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[14]),
        .Q(\int_HeightIn_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[15] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[15]),
        .Q(\int_HeightIn_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[1] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[2] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[3] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[4] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[5] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[6] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[7] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[8] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[9] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_3 ),
        .D(int_HeightIn0[9]),
        .Q(Q[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[0]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_HeightOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[10]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_HeightOut0[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[11]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_HeightOut0[11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[12]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_HeightOut0[12]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[13]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_HeightOut0[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[14]_i_1 
       (.I0(\int_HeightOut_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_HeightOut0[14]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_HeightOut[15]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_HeightOut[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_HeightOut[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[15]_i_2 
       (.I0(\int_HeightOut_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_HeightOut0[15]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_HeightOut[15]_i_3 
       (.I0(\int_HeightOut[15]_i_4_n_3 ),
        .I1(\waddr_reg_n_3_[11] ),
        .I2(\waddr_reg_n_3_[10] ),
        .I3(\waddr_reg_n_3_[9] ),
        .I4(\waddr_reg_n_3_[8] ),
        .I5(p_16_in),
        .O(\int_HeightOut[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_HeightOut[15]_i_4 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[6] ),
        .O(\int_HeightOut[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[1]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_HeightOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[2]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_HeightOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[3]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_HeightOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[4]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_HeightOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[5]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_HeightOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[6]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_HeightOut0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[7]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_HeightOut0[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[8]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_HeightOut0[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_HeightOut[9]_i_1 
       (.I0(\int_HeightOut_reg[9]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_HeightOut0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[0]),
        .Q(\int_HeightOut_reg[9]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[10] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[10]),
        .Q(\int_HeightOut_reg_n_3_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[11] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[11]),
        .Q(\int_HeightOut_reg_n_3_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[12] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[12]),
        .Q(\int_HeightOut_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[13] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[13]),
        .Q(\int_HeightOut_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[14] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[14]),
        .Q(\int_HeightOut_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[15] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[15]),
        .Q(\int_HeightOut_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[1]),
        .Q(\int_HeightOut_reg[9]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[2]),
        .Q(\int_HeightOut_reg[9]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[3]),
        .Q(\int_HeightOut_reg[9]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[4]),
        .Q(\int_HeightOut_reg[9]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[5]),
        .Q(\int_HeightOut_reg[9]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[6]),
        .Q(\int_HeightOut_reg[9]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[7]),
        .Q(\int_HeightOut_reg[9]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[8] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[8]),
        .Q(\int_HeightOut_reg[9]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[9] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_3 ),
        .D(int_HeightOut0[9]),
        .Q(\int_HeightOut_reg[9]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[0]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(\int_LineRate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[10]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(\int_LineRate[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[11]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(\int_LineRate[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[12]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(\int_LineRate[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[13]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(\int_LineRate[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[14]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(\int_LineRate[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[15]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(\int_LineRate[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [16]),
        .O(\int_LineRate[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [17]),
        .O(\int_LineRate[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [18]),
        .O(\int_LineRate[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [19]),
        .O(\int_LineRate[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[1]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(\int_LineRate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [20]),
        .O(\int_LineRate[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [21]),
        .O(\int_LineRate[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [22]),
        .O(\int_LineRate[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_LineRate_reg[31]_0 [23]),
        .O(\int_LineRate[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [24]),
        .O(\int_LineRate[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [25]),
        .O(\int_LineRate[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [26]),
        .O(\int_LineRate[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [27]),
        .O(\int_LineRate[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [28]),
        .O(\int_LineRate[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [29]),
        .O(\int_LineRate[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[2]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(\int_LineRate[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [30]),
        .O(\int_LineRate[30]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_LineRate[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_HeightOut[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_LineRate[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_LineRate_reg[31]_0 [31]),
        .O(\int_LineRate[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[3]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(\int_LineRate[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[4]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(\int_LineRate[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[5]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(\int_LineRate[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[6]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(\int_LineRate[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[7]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(\int_LineRate[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[8]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(\int_LineRate[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_LineRate[9]_i_1 
       (.I0(\int_LineRate_reg[31]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(\int_LineRate[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[0] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[0]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[10] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[10]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[11] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[11]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[12] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[12]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[13] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[13]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[14] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[14]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[15] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[15]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[16] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[16]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[17] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[17]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[18] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[18]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[19] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[19]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[1] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[1]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[20] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[20]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[21] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[21]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[22] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[22]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[23] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[23]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[24] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[24]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[25] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[25]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[26] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[26]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[27] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[27]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[28] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[28]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[29] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[29]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[2] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[2]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[30] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[30]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[31] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[31]_i_2_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[3] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[3]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[4] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[4]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[5] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[5]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[6] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[6]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[7] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[7]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[8] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[8]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[9] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_3 ),
        .D(\int_LineRate[9]_i_1_n_3 ),
        .Q(\int_LineRate_reg[31]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[0]_i_1 
       (.I0(\int_Width_reg[10]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_Width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[10]_i_1 
       (.I0(\int_Width_reg[10]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_Width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[11]_i_1 
       (.I0(\int_Width_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_Width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[12]_i_1 
       (.I0(\int_Width_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_Width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[13]_i_1 
       (.I0(\int_Width_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_Width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[14]_i_1 
       (.I0(\int_Width_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_Width0[14]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_Width[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .O(\int_Width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[15]_i_2 
       (.I0(\int_Width_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_Width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[1]_i_1 
       (.I0(\int_Width_reg[10]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_Width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[2]_i_1 
       (.I0(\int_Width_reg[10]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_Width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[3]_i_1 
       (.I0(\int_Width_reg[10]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_Width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[4]_i_1 
       (.I0(\int_Width_reg[10]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_Width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[5]_i_1 
       (.I0(\int_Width_reg[10]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_Width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[6]_i_1 
       (.I0(\int_Width_reg[10]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_Width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[7]_i_1 
       (.I0(\int_Width_reg[10]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_Width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[8]_i_1 
       (.I0(\int_Width_reg[10]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_Width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_Width[9]_i_1 
       (.I0(\int_Width_reg[10]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_Width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[0] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[0]),
        .Q(\int_Width_reg[10]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[10] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[10]),
        .Q(\int_Width_reg[10]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[11] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[11]),
        .Q(\int_Width_reg_n_3_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[12] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[12]),
        .Q(\int_Width_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[13] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[13]),
        .Q(\int_Width_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[14] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[14]),
        .Q(\int_Width_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[15] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[15]),
        .Q(\int_Width_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[1] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[1]),
        .Q(\int_Width_reg[10]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[2] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[2]),
        .Q(\int_Width_reg[10]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[3] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[3]),
        .Q(\int_Width_reg[10]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[4] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[4]),
        .Q(\int_Width_reg[10]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[5] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[5]),
        .Q(\int_Width_reg[10]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[6] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[6]),
        .Q(\int_Width_reg[10]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[7] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[7]),
        .Q(\int_Width_reg[10]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[8] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[8]),
        .Q(\int_Width_reg[10]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[9] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_3 ),
        .D(int_Width0[9]),
        .Q(\int_Width_reg[10]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_3),
        .I1(int_ap_done_i_3_n_3),
        .I2(int_ap_done_i_4_n_3),
        .I3(int_ap_done_i_5_n_3),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(int_ap_done_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(int_ap_done_i_3_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(int_ap_done_i_4_n_3));
  LUT5 #(
    .INIT(32'h00000002)) 
    int_ap_done_i_5
       (.I0(ar_hs),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(int_ap_done_i_5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(SS));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_3_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_HeightOut[15]_i_3_n_3 ),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h10)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(\int_ier_reg_n_3_[1] ),
        .O(\int_ier[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \int_ier[1]_i_2 
       (.I0(\int_HeightOut[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[5] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(MultiPixStream2AXIvideo_U0_ap_done),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\int_HeightOut[15]_i_3_n_3 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[1] ),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_CTRL_s_axi_ram int_vfltCoeff
       (.D({int_vfltCoeff_n_67,int_vfltCoeff_n_68,int_vfltCoeff_n_69,int_vfltCoeff_n_70,int_vfltCoeff_n_71,int_vfltCoeff_n_72,int_vfltCoeff_n_73,int_vfltCoeff_n_74,int_vfltCoeff_n_75,int_vfltCoeff_n_76,int_vfltCoeff_n_77,int_vfltCoeff_n_78,int_vfltCoeff_n_79,int_vfltCoeff_n_80,int_vfltCoeff_n_81,int_vfltCoeff_n_82,int_vfltCoeff_n_83,int_vfltCoeff_n_84,int_vfltCoeff_n_85,int_vfltCoeff_n_86,int_vfltCoeff_n_87,int_vfltCoeff_n_88,int_vfltCoeff_n_89,int_vfltCoeff_n_90,int_vfltCoeff_n_91,int_vfltCoeff_n_92,int_vfltCoeff_n_93,int_vfltCoeff_n_94,int_vfltCoeff_n_95,int_vfltCoeff_n_96,int_vfltCoeff_n_97,int_vfltCoeff_n_98}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({\waddr_reg_n_3_[9] ,\waddr_reg_n_3_[8] ,\waddr_reg_n_3_[7] ,\waddr_reg_n_3_[6] ,\waddr_reg_n_3_[5] ,\waddr_reg_n_3_[4] ,\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 (int_vfltCoeff_write_reg_n_3),
        .\rdata_reg[0] (\rdata[0]_i_2_n_3 ),
        .\rdata_reg[0]_0 (\rdata[1]_i_3_n_3 ),
        .\rdata_reg[0]_1 (\rdata_reg[0]_0 ),
        .\rdata_reg[10] (\rdata[10]_i_2_n_3 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_0 ),
        .\rdata_reg[11] (\rdata[11]_i_2_n_3 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_0 ),
        .\rdata_reg[12] (\rdata[12]_i_2_n_3 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_0 ),
        .\rdata_reg[13] (\rdata[13]_i_2_n_3 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_0 ),
        .\rdata_reg[14] (\rdata[14]_i_2_n_3 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_0 ),
        .\rdata_reg[15] (\rdata[15]_i_2_n_3 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .\rdata_reg[16] (\rdata[31]_i_3_n_3 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_0 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_3 ),
        .\rdata_reg[2]_0 (\rdata[7]_i_3_n_3 ),
        .\rdata_reg[2]_1 (\rdata_reg[2]_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\int_LineRate_reg[31]_0 [31:16]),
        .\rdata_reg[31]_1 (\rdata_reg[31]_1 ),
        .\rdata_reg[3] (\rdata[3]_i_2_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_0 ),
        .\rdata_reg[4] (\rdata[4]_i_2_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_0 ),
        .\rdata_reg[5] (\rdata[5]_i_2_n_3 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_0 ),
        .\rdata_reg[6] (\rdata[6]_i_2_n_3 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_0 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_3 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 ),
        .\rdata_reg[8] (\rdata[8]_i_2_n_3 ),
        .\rdata_reg[8]_0 (\rdata[15]_i_3_n_3 ),
        .\rdata_reg[8]_1 (\rdata_reg[8]_0 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_3 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_0 ),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[9:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .vfltCoeff_address0(vfltCoeff_address0),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    int_vfltCoeff_read_i_1
       (.I0(s_axi_CTRL_ARADDR[10]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(int_vfltCoeff_read0));
  FDRE int_vfltCoeff_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_read0),
        .Q(int_vfltCoeff_read),
        .R(SS));
  FDRE \int_vfltCoeff_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_vfltCoeff_shift_reg[0]_1 ),
        .Q(\int_vfltCoeff_shift_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    int_vfltCoeff_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_CTRL_AWADDR[10]),
        .I2(s_axi_CTRL_AWADDR[11]),
        .I3(p_16_in),
        .I4(int_vfltCoeff_write_reg_n_3),
        .O(int_vfltCoeff_write_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    int_vfltCoeff_write_i_2
       (.I0(rstate[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_CTRL_WVALID),
        .O(p_16_in));
  FDRE int_vfltCoeff_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_write_i_1_n_3),
        .Q(int_vfltCoeff_write_reg_n_3),
        .R(SS));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(start_once_reg),
        .I4(start_for_v_vcresampler_core_U0_full_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(start_once_reg),
        .I4(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .O(int_ap_start_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_0_0_i_1
       (.I0(DOBDO[16]),
        .I1(p_reg_reg),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[0]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_1),
        .O(vfltCoeff_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_10_10_i_1
       (.I0(DOBDO[26]),
        .I1(p_reg_reg_20),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[10]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_21),
        .O(vfltCoeff_q0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_11_11_i_1
       (.I0(DOBDO[27]),
        .I1(p_reg_reg_22),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[11]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_23),
        .O(vfltCoeff_q0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_12_12_i_1
       (.I0(DOBDO[28]),
        .I1(p_reg_reg_24),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[12]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_25),
        .O(vfltCoeff_q0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_13_13_i_1
       (.I0(DOBDO[29]),
        .I1(p_reg_reg_26),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[13]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_27),
        .O(vfltCoeff_q0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_14_14_i_1
       (.I0(DOBDO[30]),
        .I1(p_reg_reg_28),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[14]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_29),
        .O(vfltCoeff_q0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_15_15_i_1
       (.I0(DOBDO[31]),
        .I1(p_reg_reg_30),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[15]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_31),
        .O(vfltCoeff_q0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_1_1_i_1
       (.I0(DOBDO[17]),
        .I1(p_reg_reg_2),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[1]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_3),
        .O(vfltCoeff_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_2_2_i_1
       (.I0(DOBDO[18]),
        .I1(p_reg_reg_4),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[2]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_5),
        .O(vfltCoeff_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_3_3_i_1
       (.I0(DOBDO[19]),
        .I1(p_reg_reg_6),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[3]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_7),
        .O(vfltCoeff_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_4_4_i_1
       (.I0(DOBDO[20]),
        .I1(p_reg_reg_8),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[4]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_9),
        .O(vfltCoeff_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_5_5_i_1
       (.I0(DOBDO[21]),
        .I1(p_reg_reg_10),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[5]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_11),
        .O(vfltCoeff_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_6_6_i_1
       (.I0(DOBDO[22]),
        .I1(p_reg_reg_12),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[6]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_13),
        .O(vfltCoeff_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_7_7_i_1
       (.I0(DOBDO[23]),
        .I1(p_reg_reg_14),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[7]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_15),
        .O(vfltCoeff_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_8_8_i_1
       (.I0(DOBDO[24]),
        .I1(p_reg_reg_16),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[8]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_17),
        .O(vfltCoeff_q0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_9_9_i_1
       (.I0(DOBDO[25]),
        .I1(p_reg_reg_18),
        .I2(\int_vfltCoeff_shift_reg[0]_0 ),
        .I3(DOBDO[9]),
        .I4(p_reg_reg_0),
        .I5(p_reg_reg_19),
        .O(vfltCoeff_q0[9]));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\rdata[0]_i_4_n_3 ),
        .I3(\rdata[0]_i_5_n_3 ),
        .I4(\rdata[0]_i_6_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_4 
       (.I0(\int_HeightOut_reg[9]_0 [0]),
        .I1(\int_ColorMode_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(ap_start),
        .I5(Q[0]),
        .O(\rdata[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[0]_i_5 
       (.I0(\int_ier_reg_n_3_[0] ),
        .I1(\int_Width_reg[10]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_LineRate_reg[31]_0 [0]),
        .O(\rdata[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(int_gie_reg_n_3),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_isr_reg_n_3_[0] ),
        .O(\rdata[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[10]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[10] ),
        .I1(\int_Width_reg[10]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[10] ),
        .I5(\int_LineRate_reg[31]_0 [10]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[11]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[11] ),
        .I1(\int_Width_reg_n_3_[11] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[11] ),
        .I5(\int_LineRate_reg[31]_0 [11]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[12]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[12] ),
        .I1(\int_Width_reg_n_3_[12] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[12] ),
        .I5(\int_LineRate_reg[31]_0 [12]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[13]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[13] ),
        .I1(\int_Width_reg_n_3_[13] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[13] ),
        .I5(\int_LineRate_reg[31]_0 [13]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[14]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[14] ),
        .I1(\int_Width_reg_n_3_[14] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[14] ),
        .I5(\int_LineRate_reg[31]_0 [14]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[15]_i_2 
       (.I0(\int_HeightIn_reg_n_3_[15] ),
        .I1(\int_Width_reg_n_3_[15] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg_n_3_[15] ),
        .I5(\int_LineRate_reg[31]_0 [15]),
        .O(\rdata[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000220)) 
    \rdata[15]_i_3 
       (.I0(\rdata[31]_i_8_n_3 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF0000000CCCCAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(\rdata[1]_i_6_n_3 ),
        .I2(int_ap_done_i_3_n_3),
        .I3(\int_isr_reg_n_3_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[1]_i_3 
       (.I0(\rdata[31]_i_8_n_3 ),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[1]_i_5 
       (.I0(\int_HeightOut_reg[9]_0 [1]),
        .I1(\int_ColorMode_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[1]),
        .I5(Q[1]),
        .O(\rdata[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[1]_i_6 
       (.I0(\int_ier_reg_n_3_[1] ),
        .I1(\int_Width_reg[10]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_LineRate_reg[31]_0 [1]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0CF0AAAA0C00AAAA)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_4_n_3 ),
        .I1(\int_Width_reg[10]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[2]_i_4 
       (.I0(\int_HeightOut_reg[9]_0 [2]),
        .I1(\int_ColorMode_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[2]),
        .I5(Q[2]),
        .O(\rdata[2]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[1]),
        .I3(int_vfltCoeff_read),
        .O(\rdata[31]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata[31]_i_7_n_3 ),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[31]_i_7 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_8 
       (.I0(rstate[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(int_ap_done_i_4_n_3),
        .O(\rdata[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h88888F88)) 
    \rdata[31]_i_9 
       (.I0(s_axi_CTRL_WVALID),
        .I1(int_vfltCoeff_write_reg_n_3),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(int_vfltCoeff_ce1));
  LUT6 #(
    .INIT(64'h0CF0AAAA0C00AAAA)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_4_n_3 ),
        .I1(\int_Width_reg[10]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[3]_i_4 
       (.I0(\int_HeightOut_reg[9]_0 [3]),
        .I1(\int_ColorMode_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[3]),
        .I5(Q[3]),
        .O(\rdata[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAEFAAAAAAEAAAAAA)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_4_n_3 ),
        .I1(\int_Width_reg[10]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[4]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_ColorMode_reg[7]_0 [4]),
        .I3(\int_HeightOut_reg[9]_0 [4]),
        .I4(Q[4]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAEFAAAAAAEAAAAAA)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_4_n_3 ),
        .I1(\int_Width_reg[10]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [5]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[5]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_ColorMode_reg[7]_0 [5]),
        .I3(\int_HeightOut_reg[9]_0 [5]),
        .I4(Q[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAEFAAAAAAEAAAAAA)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_4_n_3 ),
        .I1(\int_Width_reg[10]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[6]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_ColorMode_reg[7]_0 [6]),
        .I3(\int_HeightOut_reg[9]_0 [6]),
        .I4(Q[6]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0CF0AAAA0C00AAAA)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_5_n_3 ),
        .I1(\int_Width_reg[10]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_LineRate_reg[31]_0 [7]),
        .O(\rdata[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[7]_i_3 
       (.I0(\rdata[31]_i_8_n_3 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[7]_i_5 
       (.I0(\int_HeightOut_reg[9]_0 [7]),
        .I1(\int_ColorMode_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data0[7]),
        .I5(Q[7]),
        .O(\rdata[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[8]_i_2 
       (.I0(Q[8]),
        .I1(\int_Width_reg[10]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg[9]_0 [8]),
        .I5(\int_LineRate_reg[31]_0 [8]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[9]_i_2 
       (.I0(Q[9]),
        .I1(\int_Width_reg[10]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_HeightOut_reg[9]_0 [9]),
        .I5(\int_LineRate_reg[31]_0 [9]),
        .O(\rdata[9]_i_2_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_98),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_88),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_87),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_86),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_85),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_84),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_83),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_82),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_81),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_80),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_79),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_97),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_78),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_77),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_76),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_75),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_74),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_73),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_72),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_71),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_70),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_69),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_96),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_68),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_67),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_95),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_94),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_93),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_92),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_91),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_90),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_vfltCoeff_n_89),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h0000DF8A)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(int_vfltCoeff_read),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(rstate[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(int_vfltCoeff_read),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .O(s_axi_CTRL_RVALID));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_CTRL_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[11]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_CTRL_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \wstate[0]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[0]),
        .I3(s_axi_CTRL_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h05300500)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .O(\wstate[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_3 ),
        .Q(wstate[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_3 ),
        .Q(wstate[1]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_CTRL_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    ar_hs,
    ap_clk,
    vfltCoeff_address0,
    s_axi_CTRL_WDATA,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_1 ,
    s_axi_CTRL_ARADDR,
    rstate,
    s_axi_CTRL_ARVALID,
    Q,
    s_axi_CTRL_WSTRB,
    wstate,
    s_axi_CTRL_WVALID,
    \gen_write[1].mem_reg_0 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  output ar_hs;
  input ap_clk;
  input [7:0]vfltCoeff_address0;
  input [31:0]s_axi_CTRL_WDATA;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[31] ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input [15:0]\rdata_reg[31]_0 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_1 ;
  input [7:0]s_axi_CTRL_ARADDR;
  input [1:0]rstate;
  input s_axi_CTRL_ARVALID;
  input [7:0]Q;
  input [3:0]s_axi_CTRL_WSTRB;
  input [1:0]wstate;
  input s_axi_CTRL_WVALID;
  input \gen_write[1].mem_reg_0 ;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [7:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_11_n_3 ;
  wire \gen_write[1].mem_reg_i_12_n_3 ;
  wire \gen_write[1].mem_reg_i_13_n_3 ;
  wire \gen_write[1].mem_reg_i_14_n_3 ;
  wire [7:0]int_vfltCoeff_address1;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire [15:0]\rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [7:0]vfltCoeff_address0;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6144" *) 
  (* RTL_RAM_NAME = "int_vfltCoeff/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,int_vfltCoeff_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,vfltCoeff_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_CTRL_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_11_n_3 ,\gen_write[1].mem_reg_i_12_n_3 ,\gen_write[1].mem_reg_i_13_n_3 ,\gen_write[1].mem_reg_i_14_n_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[7]),
        .O(int_vfltCoeff_address1[7]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(s_axi_CTRL_WSTRB[3]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(s_axi_CTRL_WSTRB[2]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(s_axi_CTRL_WSTRB[1]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[6]),
        .O(int_vfltCoeff_address1[6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[5]),
        .O(int_vfltCoeff_address1[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[4]),
        .O(int_vfltCoeff_address1[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[3]),
        .O(int_vfltCoeff_address1[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[2]),
        .O(int_vfltCoeff_address1[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(int_vfltCoeff_address1[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(int_vfltCoeff_address1[0]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[0]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[10]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[10]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[11]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[11]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[12]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[13]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[14]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[15] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[15]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[31]_0 [0]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[16]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[16]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[31]_0 [1]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[17]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[17] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[31]_0 [2]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[18]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[18] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[31]_0 [3]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[19]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[19] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[1]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[31]_0 [4]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[20]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[20] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[31]_0 [5]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[21]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[21] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[31]_0 [6]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[22]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[22] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[31]_0 [7]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[23]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[23] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[31]_0 [8]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[24]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[24] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[31]_0 [9]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[25]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[25] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[31]_0 [10]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[26]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[26] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[31]_0 [11]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[27]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[27] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[31]_0 [12]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[28]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[28] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[31]_0 [13]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[29]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[29] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOADO[2]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[31]_0 [14]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[30]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[30] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[31]_i_2 
       (.I0(\rdata_reg[31]_0 [15]),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(DOADO[31]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[31]_1 ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[31]_i_4 
       (.I0(rstate[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOADO[3]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOADO[4]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOADO[5]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOADO[6]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[2]_0 ),
        .I2(ar_hs),
        .I3(DOADO[7]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[8]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[8]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[8]_0 ),
        .I2(ar_hs),
        .I3(DOADO[9]),
        .I4(\rdata_reg[31] ),
        .I5(\rdata_reg[9]_0 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_MultiPixStream2AXIvideo
   (\B_V_data_1_state_reg[0] ,
    MultiPixStream2AXIvideo_U0_ap_done,
    MultiPixStream2AXIvideo_U0_OutYUV_read,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    Q,
    \ColorMode_read_reg_457_reg[2]_0 ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    D,
    m_axis_video_TREADY,
    OutYUV_empty_n,
    ColorMode_vcr_c19_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_Width_c20_empty_n,
    HwReg_HeightOut_c21_empty_n,
    \ColorMode_read_reg_457_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[23] ,
    \d_read_reg_22_reg[10] ,
    \d_read_reg_22_reg[9] );
  output \B_V_data_1_state_reg[0] ;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output MultiPixStream2AXIvideo_U0_OutYUV_read;
  output MultiPixStream2AXIvideo_U0_ColorMode_read;
  output [0:0]Q;
  output \ColorMode_read_reg_457_reg[2]_0 ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input [0:0]D;
  input m_axis_video_TREADY;
  input OutYUV_empty_n;
  input ColorMode_vcr_c19_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_Width_c20_empty_n;
  input HwReg_HeightOut_c21_empty_n;
  input [7:0]\ColorMode_read_reg_457_reg[7]_0 ;
  input [23:0]\B_V_data_1_payload_B_reg[23] ;
  input [10:0]\d_read_reg_22_reg[10] ;
  input [9:0]\d_read_reg_22_reg[9] ;

  wire [23:0]\B_V_data_1_payload_B_reg[23] ;
  wire \B_V_data_1_state_reg[0] ;
  wire [7:0]ColorMode_read_reg_457;
  wire \ColorMode_read_reg_457_reg[2]_0 ;
  wire [7:0]\ColorMode_read_reg_457_reg[7]_0 ;
  wire ColorMode_vcr_c19_empty_n;
  wire [0:0]D;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_Width_c20_empty_n;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_OutYUV_read;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire OutYUV_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_5_n_3 ;
  wire \ap_CS_fsm[4]_i_6_n_3 ;
  wire \ap_CS_fsm[4]_i_7_n_3 ;
  wire \ap_CS_fsm[4]_i_8_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[4]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_6 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire \cmp19184_i_reg_476_reg_n_3_[0] ;
  wire [10:0]cols_reg_466;
  wire [9:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire grp_reg_unsigned_short_s_fu_251_n_10;
  wire grp_reg_unsigned_short_s_fu_251_n_11;
  wire grp_reg_unsigned_short_s_fu_251_n_12;
  wire grp_reg_unsigned_short_s_fu_251_n_13;
  wire grp_reg_unsigned_short_s_fu_251_n_14;
  wire grp_reg_unsigned_short_s_fu_251_n_3;
  wire grp_reg_unsigned_short_s_fu_251_n_4;
  wire grp_reg_unsigned_short_s_fu_251_n_5;
  wire grp_reg_unsigned_short_s_fu_251_n_6;
  wire grp_reg_unsigned_short_s_fu_251_n_7;
  wire grp_reg_unsigned_short_s_fu_251_n_8;
  wire grp_reg_unsigned_short_s_fu_251_n_9;
  wire [9:0]i_1_fu_282_p2;
  wire [9:0]i_1_reg_480;
  wire i_1_reg_4800;
  wire \i_1_reg_480[9]_i_3_n_3 ;
  wire i_reg_169;
  wire \i_reg_169_reg_n_3_[0] ;
  wire \i_reg_169_reg_n_3_[1] ;
  wire \i_reg_169_reg_n_3_[2] ;
  wire \i_reg_169_reg_n_3_[3] ;
  wire \i_reg_169_reg_n_3_[4] ;
  wire \i_reg_169_reg_n_3_[5] ;
  wire \i_reg_169_reg_n_3_[6] ;
  wire \i_reg_169_reg_n_3_[7] ;
  wire \i_reg_169_reg_n_3_[8] ;
  wire \i_reg_169_reg_n_3_[9] ;
  wire icmp_ln936_fu_291_p222_in;
  wire icmp_ln938_fu_306_p2;
  wire \icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln938_reg_499_reg_n_3_[0] ;
  wire icmp_ln951_fu_311_p2;
  wire icmp_ln951_reg_503;
  wire \icmp_ln951_reg_503[0]_i_3_n_3 ;
  wire \icmp_ln951_reg_503[0]_i_4_n_3 ;
  wire \icmp_ln951_reg_503[0]_i_5_n_3 ;
  wire \icmp_ln951_reg_503[0]_i_6_n_3 ;
  wire \icmp_ln951_reg_503_reg[0]_i_2_n_4 ;
  wire \icmp_ln951_reg_503_reg[0]_i_2_n_5 ;
  wire \icmp_ln951_reg_503_reg[0]_i_2_n_6 ;
  wire [10:0]j_1_fu_296_p2;
  wire j_reg_1800;
  wire \j_reg_180[10]_i_10_n_3 ;
  wire \j_reg_180[10]_i_6_n_3 ;
  wire \j_reg_180[10]_i_7_n_3 ;
  wire \j_reg_180[10]_i_8_n_3 ;
  wire \j_reg_180[10]_i_9_n_3 ;
  wire [10:0]j_reg_180_reg;
  wire \j_reg_180_reg[10]_i_4_n_4 ;
  wire \j_reg_180_reg[10]_i_4_n_5 ;
  wire \j_reg_180_reg[10]_i_4_n_6 ;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire sof_3_reg_191;
  wire sof_fu_112;
  wire \sof_fu_112[0]_i_1_n_3 ;
  wire [11:0]sub_i_fu_270_p2;
  wire [11:0]sub_i_reg_471;
  wire [9:0]trunc_ln897_reg_461;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln951_reg_503_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_180_reg[10]_i_4_O_UNCONNECTED ;

  FDRE \ColorMode_read_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [0]),
        .Q(ColorMode_read_reg_457[0]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [1]),
        .Q(ColorMode_read_reg_457[1]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [2]),
        .Q(ColorMode_read_reg_457[2]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [3]),
        .Q(ColorMode_read_reg_457[3]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [4]),
        .Q(ColorMode_read_reg_457[4]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [5]),
        .Q(ColorMode_read_reg_457[5]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [6]),
        .Q(ColorMode_read_reg_457[6]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_457_reg[7]_0 [7]),
        .Q(ColorMode_read_reg_457[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(Q),
        .I1(ColorMode_vcr_c19_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_Width_c20_empty_n),
        .I4(HwReg_HeightOut_c21_empty_n),
        .O(MultiPixStream2AXIvideo_U0_ColorMode_read));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(trunc_ln897_reg_461[9]),
        .I1(\i_reg_169_reg_n_3_[9] ),
        .O(\ap_CS_fsm[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(\i_reg_169_reg_n_3_[7] ),
        .I1(trunc_ln897_reg_461[7]),
        .I2(\i_reg_169_reg_n_3_[6] ),
        .I3(trunc_ln897_reg_461[6]),
        .I4(trunc_ln897_reg_461[8]),
        .I5(\i_reg_169_reg_n_3_[8] ),
        .O(\ap_CS_fsm[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(\i_reg_169_reg_n_3_[4] ),
        .I1(trunc_ln897_reg_461[4]),
        .I2(\i_reg_169_reg_n_3_[3] ),
        .I3(trunc_ln897_reg_461[3]),
        .I4(trunc_ln897_reg_461[5]),
        .I5(\i_reg_169_reg_n_3_[5] ),
        .O(\ap_CS_fsm[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(\i_reg_169_reg_n_3_[1] ),
        .I1(trunc_ln897_reg_461[1]),
        .I2(\i_reg_169_reg_n_3_[0] ),
        .I3(trunc_ln897_reg_461[0]),
        .I4(trunc_ln897_reg_461[2]),
        .I5(\i_reg_169_reg_n_3_[2] ),
        .O(\ap_CS_fsm[4]_i_8_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[4]_i_3 
       (.CI(1'b0),
        .CO({icmp_ln936_fu_291_p222_in,\ap_CS_fsm_reg[4]_i_3_n_4 ,\ap_CS_fsm_reg[4]_i_3_n_5 ,\ap_CS_fsm_reg[4]_i_3_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_5_n_3 ,\ap_CS_fsm[4]_i_6_n_3 ,\ap_CS_fsm[4]_i_7_n_3 ,\ap_CS_fsm[4]_i_8_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  FDRE \cmp19184_i_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_251_n_3),
        .Q(\cmp19184_i_reg_476_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \cols_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_14),
        .Q(cols_reg_466[0]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_4),
        .Q(cols_reg_466[10]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_13),
        .Q(cols_reg_466[1]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_12),
        .Q(cols_reg_466[2]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_11),
        .Q(cols_reg_466[3]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_10),
        .Q(cols_reg_466[4]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_9),
        .Q(cols_reg_466[5]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_8),
        .Q(cols_reg_466[6]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_7),
        .Q(cols_reg_466[7]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_6),
        .Q(cols_reg_466[8]),
        .R(1'b0));
  FDRE \cols_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_251_n_5),
        .Q(cols_reg_466[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_245
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s_60 grp_reg_unsigned_short_s_fu_251
       (.D(sub_i_fu_270_p2),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_s_fu_251_n_3),
        .ap_clk(ap_clk),
        .\cmp19184_i_reg_476_reg[0] (\cmp19184_i_reg_476_reg_n_3_[0] ),
        .\d_read_reg_22_reg[10]_0 ({grp_reg_unsigned_short_s_fu_251_n_4,grp_reg_unsigned_short_s_fu_251_n_5,grp_reg_unsigned_short_s_fu_251_n_6,grp_reg_unsigned_short_s_fu_251_n_7,grp_reg_unsigned_short_s_fu_251_n_8,grp_reg_unsigned_short_s_fu_251_n_9,grp_reg_unsigned_short_s_fu_251_n_10,grp_reg_unsigned_short_s_fu_251_n_11,grp_reg_unsigned_short_s_fu_251_n_12,grp_reg_unsigned_short_s_fu_251_n_13,grp_reg_unsigned_short_s_fu_251_n_14}),
        .\d_read_reg_22_reg[10]_1 (\d_read_reg_22_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_480[0]_i_1 
       (.I0(\i_reg_169_reg_n_3_[0] ),
        .O(i_1_fu_282_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_480[1]_i_1 
       (.I0(\i_reg_169_reg_n_3_[0] ),
        .I1(\i_reg_169_reg_n_3_[1] ),
        .O(i_1_fu_282_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_480[2]_i_1 
       (.I0(\i_reg_169_reg_n_3_[0] ),
        .I1(\i_reg_169_reg_n_3_[1] ),
        .I2(\i_reg_169_reg_n_3_[2] ),
        .O(i_1_fu_282_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_480[3]_i_1 
       (.I0(\i_reg_169_reg_n_3_[1] ),
        .I1(\i_reg_169_reg_n_3_[0] ),
        .I2(\i_reg_169_reg_n_3_[2] ),
        .I3(\i_reg_169_reg_n_3_[3] ),
        .O(i_1_fu_282_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_480[4]_i_1 
       (.I0(\i_reg_169_reg_n_3_[2] ),
        .I1(\i_reg_169_reg_n_3_[0] ),
        .I2(\i_reg_169_reg_n_3_[1] ),
        .I3(\i_reg_169_reg_n_3_[3] ),
        .I4(\i_reg_169_reg_n_3_[4] ),
        .O(i_1_fu_282_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_480[5]_i_1 
       (.I0(\i_reg_169_reg_n_3_[3] ),
        .I1(\i_reg_169_reg_n_3_[1] ),
        .I2(\i_reg_169_reg_n_3_[0] ),
        .I3(\i_reg_169_reg_n_3_[2] ),
        .I4(\i_reg_169_reg_n_3_[4] ),
        .I5(\i_reg_169_reg_n_3_[5] ),
        .O(i_1_fu_282_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_480[6]_i_1 
       (.I0(\i_1_reg_480[9]_i_3_n_3 ),
        .I1(\i_reg_169_reg_n_3_[6] ),
        .O(i_1_fu_282_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_480[7]_i_1 
       (.I0(\i_1_reg_480[9]_i_3_n_3 ),
        .I1(\i_reg_169_reg_n_3_[6] ),
        .I2(\i_reg_169_reg_n_3_[7] ),
        .O(i_1_fu_282_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_480[8]_i_1 
       (.I0(\i_reg_169_reg_n_3_[6] ),
        .I1(\i_1_reg_480[9]_i_3_n_3 ),
        .I2(\i_reg_169_reg_n_3_[7] ),
        .I3(\i_reg_169_reg_n_3_[8] ),
        .O(i_1_fu_282_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_480[9]_i_2 
       (.I0(\i_reg_169_reg_n_3_[7] ),
        .I1(\i_1_reg_480[9]_i_3_n_3 ),
        .I2(\i_reg_169_reg_n_3_[6] ),
        .I3(\i_reg_169_reg_n_3_[8] ),
        .I4(\i_reg_169_reg_n_3_[9] ),
        .O(i_1_fu_282_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_480[9]_i_3 
       (.I0(\i_reg_169_reg_n_3_[5] ),
        .I1(\i_reg_169_reg_n_3_[3] ),
        .I2(\i_reg_169_reg_n_3_[1] ),
        .I3(\i_reg_169_reg_n_3_[0] ),
        .I4(\i_reg_169_reg_n_3_[2] ),
        .I5(\i_reg_169_reg_n_3_[4] ),
        .O(\i_1_reg_480[9]_i_3_n_3 ));
  FDRE \i_1_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[0]),
        .Q(i_1_reg_480[0]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[1]),
        .Q(i_1_reg_480[1]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[2]),
        .Q(i_1_reg_480[2]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[3]),
        .Q(i_1_reg_480[3]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[4]),
        .Q(i_1_reg_480[4]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[5]),
        .Q(i_1_reg_480[5]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[6]),
        .Q(i_1_reg_480[6]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[7]),
        .Q(i_1_reg_480[7]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[8]),
        .Q(i_1_reg_480[8]),
        .R(1'b0));
  FDRE \i_1_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_4800),
        .D(i_1_fu_282_p2[9]),
        .Q(i_1_reg_480[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_169[9]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_169));
  FDRE \i_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[0]),
        .Q(\i_reg_169_reg_n_3_[0] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[1]),
        .Q(\i_reg_169_reg_n_3_[1] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[2]),
        .Q(\i_reg_169_reg_n_3_[2] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[3]),
        .Q(\i_reg_169_reg_n_3_[3] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[4]),
        .Q(\i_reg_169_reg_n_3_[4] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[5]),
        .Q(\i_reg_169_reg_n_3_[5] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[6]),
        .Q(\i_reg_169_reg_n_3_[6] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[7]),
        .Q(\i_reg_169_reg_n_3_[7] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[8]),
        .Q(\i_reg_169_reg_n_3_[8] ),
        .R(i_reg_169));
  FDRE \i_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_480[9]),
        .Q(\i_reg_169_reg_n_3_[9] ),
        .R(i_reg_169));
  FDRE \icmp_ln938_reg_499_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln938_reg_499_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(\icmp_ln938_reg_499_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h41000041)) 
    \icmp_ln951_reg_503[0]_i_3 
       (.I0(sub_i_reg_471[11]),
        .I1(j_reg_180_reg[9]),
        .I2(sub_i_reg_471[9]),
        .I3(j_reg_180_reg[10]),
        .I4(sub_i_reg_471[10]),
        .O(\icmp_ln951_reg_503[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln951_reg_503[0]_i_4 
       (.I0(j_reg_180_reg[7]),
        .I1(sub_i_reg_471[7]),
        .I2(j_reg_180_reg[6]),
        .I3(sub_i_reg_471[6]),
        .I4(j_reg_180_reg[8]),
        .I5(sub_i_reg_471[8]),
        .O(\icmp_ln951_reg_503[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln951_reg_503[0]_i_5 
       (.I0(j_reg_180_reg[4]),
        .I1(sub_i_reg_471[4]),
        .I2(j_reg_180_reg[3]),
        .I3(sub_i_reg_471[3]),
        .I4(j_reg_180_reg[5]),
        .I5(sub_i_reg_471[5]),
        .O(\icmp_ln951_reg_503[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln951_reg_503[0]_i_6 
       (.I0(j_reg_180_reg[1]),
        .I1(sub_i_reg_471[1]),
        .I2(j_reg_180_reg[0]),
        .I3(sub_i_reg_471[0]),
        .I4(j_reg_180_reg[2]),
        .I5(sub_i_reg_471[2]),
        .O(\icmp_ln951_reg_503[0]_i_6_n_3 ));
  FDRE \icmp_ln951_reg_503_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(icmp_ln951_reg_503),
        .R(1'b0));
  CARRY4 \icmp_ln951_reg_503_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln951_fu_311_p2,\icmp_ln951_reg_503_reg[0]_i_2_n_4 ,\icmp_ln951_reg_503_reg[0]_i_2_n_5 ,\icmp_ln951_reg_503_reg[0]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln951_reg_503_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln951_reg_503[0]_i_3_n_3 ,\icmp_ln951_reg_503[0]_i_4_n_3 ,\icmp_ln951_reg_503[0]_i_5_n_3 ,\icmp_ln951_reg_503[0]_i_6_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_180[0]_i_1 
       (.I0(j_reg_180_reg[0]),
        .O(j_1_fu_296_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_180[10]_i_10 
       (.I0(j_reg_180_reg[1]),
        .I1(cols_reg_466[1]),
        .I2(j_reg_180_reg[0]),
        .I3(cols_reg_466[0]),
        .I4(j_reg_180_reg[2]),
        .I5(cols_reg_466[2]),
        .O(\j_reg_180[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_180[10]_i_3 
       (.I0(j_reg_180_reg[8]),
        .I1(j_reg_180_reg[6]),
        .I2(\j_reg_180[10]_i_6_n_3 ),
        .I3(j_reg_180_reg[7]),
        .I4(j_reg_180_reg[9]),
        .I5(j_reg_180_reg[10]),
        .O(j_1_fu_296_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_180[10]_i_6 
       (.I0(j_reg_180_reg[5]),
        .I1(j_reg_180_reg[3]),
        .I2(j_reg_180_reg[1]),
        .I3(j_reg_180_reg[0]),
        .I4(j_reg_180_reg[2]),
        .I5(j_reg_180_reg[4]),
        .O(\j_reg_180[10]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_180[10]_i_7 
       (.I0(j_reg_180_reg[9]),
        .I1(cols_reg_466[9]),
        .I2(cols_reg_466[10]),
        .I3(j_reg_180_reg[10]),
        .O(\j_reg_180[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_180[10]_i_8 
       (.I0(j_reg_180_reg[7]),
        .I1(cols_reg_466[7]),
        .I2(j_reg_180_reg[6]),
        .I3(cols_reg_466[6]),
        .I4(j_reg_180_reg[8]),
        .I5(cols_reg_466[8]),
        .O(\j_reg_180[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_180[10]_i_9 
       (.I0(j_reg_180_reg[4]),
        .I1(cols_reg_466[4]),
        .I2(j_reg_180_reg[3]),
        .I3(cols_reg_466[3]),
        .I4(j_reg_180_reg[5]),
        .I5(cols_reg_466[5]),
        .O(\j_reg_180[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_180[1]_i_1 
       (.I0(j_reg_180_reg[0]),
        .I1(j_reg_180_reg[1]),
        .O(j_1_fu_296_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_180[2]_i_1 
       (.I0(j_reg_180_reg[0]),
        .I1(j_reg_180_reg[1]),
        .I2(j_reg_180_reg[2]),
        .O(j_1_fu_296_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_180[3]_i_1 
       (.I0(j_reg_180_reg[1]),
        .I1(j_reg_180_reg[0]),
        .I2(j_reg_180_reg[2]),
        .I3(j_reg_180_reg[3]),
        .O(j_1_fu_296_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_180[4]_i_1 
       (.I0(j_reg_180_reg[2]),
        .I1(j_reg_180_reg[0]),
        .I2(j_reg_180_reg[1]),
        .I3(j_reg_180_reg[3]),
        .I4(j_reg_180_reg[4]),
        .O(j_1_fu_296_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_180[5]_i_1 
       (.I0(j_reg_180_reg[3]),
        .I1(j_reg_180_reg[1]),
        .I2(j_reg_180_reg[0]),
        .I3(j_reg_180_reg[2]),
        .I4(j_reg_180_reg[4]),
        .I5(j_reg_180_reg[5]),
        .O(j_1_fu_296_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_180[6]_i_1 
       (.I0(\j_reg_180[10]_i_6_n_3 ),
        .I1(j_reg_180_reg[6]),
        .O(j_1_fu_296_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_180[7]_i_1 
       (.I0(\j_reg_180[10]_i_6_n_3 ),
        .I1(j_reg_180_reg[6]),
        .I2(j_reg_180_reg[7]),
        .O(j_1_fu_296_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_180[8]_i_1 
       (.I0(j_reg_180_reg[6]),
        .I1(\j_reg_180[10]_i_6_n_3 ),
        .I2(j_reg_180_reg[7]),
        .I3(j_reg_180_reg[8]),
        .O(j_1_fu_296_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_180[9]_i_1 
       (.I0(j_reg_180_reg[7]),
        .I1(\j_reg_180[10]_i_6_n_3 ),
        .I2(j_reg_180_reg[6]),
        .I3(j_reg_180_reg[8]),
        .I4(j_reg_180_reg[9]),
        .O(j_1_fu_296_p2[9]));
  FDRE \j_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[0]),
        .Q(j_reg_180_reg[0]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[10]),
        .Q(j_reg_180_reg[10]),
        .R(ap_NS_fsm117_out));
  CARRY4 \j_reg_180_reg[10]_i_4 
       (.CI(1'b0),
        .CO({icmp_ln938_fu_306_p2,\j_reg_180_reg[10]_i_4_n_4 ,\j_reg_180_reg[10]_i_4_n_5 ,\j_reg_180_reg[10]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_180_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_reg_180[10]_i_7_n_3 ,\j_reg_180[10]_i_8_n_3 ,\j_reg_180[10]_i_9_n_3 ,\j_reg_180[10]_i_10_n_3 }));
  FDRE \j_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[1]),
        .Q(j_reg_180_reg[1]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[2]),
        .Q(j_reg_180_reg[2]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[3]),
        .Q(j_reg_180_reg[3]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[4]),
        .Q(j_reg_180_reg[4]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[5]),
        .Q(j_reg_180_reg[5]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[6]),
        .Q(j_reg_180_reg[6]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[7]),
        .Q(j_reg_180_reg[7]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[8]),
        .Q(j_reg_180_reg[8]),
        .R(ap_NS_fsm117_out));
  FDRE \j_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1800),
        .D(j_1_fu_296_p2[9]),
        .Q(j_reg_180_reg[9]),
        .R(ap_NS_fsm117_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_A[23]_i_3_0 (ColorMode_read_reg_457),
        .\B_V_data_1_payload_B_reg[23]_0 (\B_V_data_1_payload_B_reg[23] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .CO(icmp_ln938_fu_306_p2),
        .\ColorMode_read_reg_457_reg[2] (\ColorMode_read_reg_457_reg[2]_0 ),
        .D({ap_NS_fsm[4:2],ap_NS_fsm[0]}),
        .E(j_reg_1800),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .OutYUV_empty_n(OutYUV_empty_n),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .\ap_CS_fsm_reg[4] (\cmp19184_i_reg_476_reg_n_3_[0] ),
        .\ap_CS_fsm_reg[4]_0 (icmp_ln936_fu_291_p222_in),
        .ap_NS_fsm117_out(ap_NS_fsm117_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter0_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .\icmp_ln938_reg_499_pp0_iter1_reg_reg[0] (\icmp_ln938_reg_499_reg_n_3_[0] ),
        .\icmp_ln938_reg_499_reg[0] (MultiPixStream2AXIvideo_U0_OutYUV_read),
        .\icmp_ln938_reg_499_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .icmp_ln951_reg_503(icmp_ln951_reg_503),
        .\icmp_ln951_reg_503_reg[0] (icmp_ln951_fu_311_p2),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(i_1_reg_4800),
        .sof_3_reg_191(sof_3_reg_191),
        .\sof_3_reg_191_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .\sof_3_reg_191_reg[0]_0 (\icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0] ),
        .sof_fu_112(sof_fu_112));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.\B_V_data_1_state_reg[0]_0 (MultiPixStream2AXIvideo_U0_OutYUV_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .icmp_ln951_reg_503(icmp_ln951_reg_503),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1_61 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0] ),
        .\B_V_data_1_payload_A_reg[0]_1 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\B_V_data_1_state_reg[0]_0 (MultiPixStream2AXIvideo_U0_OutYUV_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .sof_3_reg_191(sof_3_reg_191));
  FDRE \sof_3_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(sof_3_reg_191),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \sof_fu_112[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\cmp19184_i_reg_476_reg_n_3_[0] ),
        .I2(sof_fu_112),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .O(\sof_fu_112[0]_i_1_n_3 ));
  FDRE \sof_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_112[0]_i_1_n_3 ),
        .Q(sof_fu_112),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[0]),
        .Q(sub_i_reg_471[0]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[10]),
        .Q(sub_i_reg_471[10]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[11]),
        .Q(sub_i_reg_471[11]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[1]),
        .Q(sub_i_reg_471[1]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[2]),
        .Q(sub_i_reg_471[2]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[3]),
        .Q(sub_i_reg_471[3]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[4]),
        .Q(sub_i_reg_471[4]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[5]),
        .Q(sub_i_reg_471[5]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[6]),
        .Q(sub_i_reg_471[6]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[7]),
        .Q(sub_i_reg_471[7]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[8]),
        .Q(sub_i_reg_471[8]),
        .R(1'b0));
  FDRE \sub_i_reg_471_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_270_p2[9]),
        .Q(sub_i_reg_471[9]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(trunc_ln897_reg_461[0]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(trunc_ln897_reg_461[1]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(trunc_ln897_reg_461[2]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(trunc_ln897_reg_461[3]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(trunc_ln897_reg_461[4]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(trunc_ln897_reg_461[5]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(trunc_ln897_reg_461[6]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(trunc_ln897_reg_461[7]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(trunc_ln897_reg_461[8]),
        .R(1'b0));
  FDRE \trunc_ln897_reg_461_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(trunc_ln897_reg_461[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S
   (HwReg_HeightIn_c14_full_n,
    HwReg_HeightIn_c14_empty_n,
    internal_full_n_reg_0,
    D,
    \SRL_SIG_reg[1][9] ,
    ap_clk,
    HwReg_Width_c15_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    HwReg_Width_c_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_vcresampler_core_U0_outColorMode_read,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    icmp_ln1048_fu_334_p2,
    icmp_ln1044_fu_328_p2,
    SS,
    \SRL_SIG_reg[0][9] );
  output HwReg_HeightIn_c14_full_n;
  output HwReg_HeightIn_c14_empty_n;
  output internal_full_n_reg_0;
  output [10:0]D;
  output [9:0]\SRL_SIG_reg[1][9] ;
  input ap_clk;
  input HwReg_Width_c15_full_n;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input HwReg_Width_c_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_vcresampler_core_U0_outColorMode_read;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input icmp_ln1048_fu_334_p2;
  input icmp_ln1044_fu_328_p2;
  input [0:0]SS;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire [10:0]D;
  wire HwReg_HeightIn_c14_empty_n;
  wire HwReg_HeightIn_c14_full_n;
  wire HwReg_Width_c15_full_n;
  wire HwReg_Width_c_empty_n;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [9:0]\SRL_SIG_reg[1][9] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire icmp_ln1044_fu_328_p2;
  wire icmp_ln1048_fu_334_p2;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_i_2__13_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_67 U_bd_0837_vsc_0_fifo_w10_d2_S_ram
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_HeightIn_c14_full_n),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .icmp_ln1044_fu_328_p2(icmp_ln1044_fu_328_p2),
        .icmp_ln1048_fu_334_p2(icmp_ln1048_fu_334_p2),
        .\zext_ln1058_reg_814_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\zext_ln1058_reg_814_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(HwReg_HeightIn_c14_full_n),
        .I1(HwReg_Width_c15_full_n),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(HwReg_Width_c_empty_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightIn_c14_empty_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(HwReg_HeightIn_c14_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__13_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightIn_c14_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__13
       (.I0(HwReg_HeightIn_c14_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_HeightIn_c14_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(internal_full_n_i_2__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_HeightIn_c14_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_HeightIn_c14_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(HwReg_HeightIn_c14_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(HwReg_HeightIn_c14_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_HeightIn_c14_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_HeightIn_c14_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(HwReg_HeightIn_c14_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w10_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_2
   (HwReg_HeightIn_c17_full_n,
    HwReg_HeightIn_c17_empty_n,
    internal_full_n_reg_0,
    D,
    HwReg_HeightIn_c17_dout,
    CO,
    \SRL_SIG_reg[0][0] ,
    ap_clk,
    ColorMode_vcr_c_empty_n,
    ColorMode_vcr_c19_full_n,
    HwReg_Width_c18_full_n,
    out,
    \YLoopSize_reg_2023_reg[3] ,
    \YLoopSize_reg_2023_reg[4] ,
    \YLoopSize_reg_2023_reg[5] ,
    \YLoopSize_reg_2023_reg[7] ,
    \YLoopSize_reg_2023_reg[8] ,
    \YLoopSize_reg_2023_reg[9] ,
    ap_rst_n,
    internal_empty_n_reg_0,
    vscale_core_polyphase_U0_LineRate_read,
    v_vcresampler_core_U0_outColorMode_read,
    SS,
    \SRL_SIG_reg[0][9] );
  output HwReg_HeightIn_c17_full_n;
  output HwReg_HeightIn_c17_empty_n;
  output internal_full_n_reg_0;
  output [7:0]D;
  output [9:0]HwReg_HeightIn_c17_dout;
  output [0:0]CO;
  output \SRL_SIG_reg[0][0] ;
  input ap_clk;
  input ColorMode_vcr_c_empty_n;
  input ColorMode_vcr_c19_full_n;
  input HwReg_Width_c18_full_n;
  input [9:0]out;
  input \YLoopSize_reg_2023_reg[3] ;
  input \YLoopSize_reg_2023_reg[4] ;
  input \YLoopSize_reg_2023_reg[5] ;
  input \YLoopSize_reg_2023_reg[7] ;
  input \YLoopSize_reg_2023_reg[8] ;
  input \YLoopSize_reg_2023_reg[9] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input vscale_core_polyphase_U0_LineRate_read;
  input v_vcresampler_core_U0_outColorMode_read;
  input [0:0]SS;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [0:0]CO;
  wire ColorMode_vcr_c19_full_n;
  wire ColorMode_vcr_c_empty_n;
  wire [7:0]D;
  wire [9:0]HwReg_HeightIn_c17_dout;
  wire HwReg_HeightIn_c17_empty_n;
  wire HwReg_HeightIn_c17_full_n;
  wire HwReg_Width_c18_full_n;
  wire \SRL_SIG_reg[0][0] ;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]SS;
  wire \YLoopSize_reg_2023_reg[3] ;
  wire \YLoopSize_reg_2023_reg[4] ;
  wire \YLoopSize_reg_2023_reg[5] ;
  wire \YLoopSize_reg_2023_reg[7] ;
  wire \YLoopSize_reg_2023_reg[8] ;
  wire \YLoopSize_reg_2023_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_3;
  wire internal_full_n_i_2__15_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [9:0]out;
  wire shiftReg_addr;
  wire v_vcresampler_core_U0_outColorMode_read;
  wire vscale_core_polyphase_U0_LineRate_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_66 U_bd_0837_vsc_0_fifo_w10_d2_S_ram
       (.CO(CO),
        .D(D),
        .HwReg_HeightIn_c17_dout({HwReg_HeightIn_c17_dout[9:4],HwReg_HeightIn_c17_dout[2:0]}),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_HeightIn_c17_full_n),
        .\SRL_SIG_reg[1][3]_0 (HwReg_HeightIn_c17_dout[3]),
        .\YLoopSize_reg_2023_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\YLoopSize_reg_2023_reg[0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\YLoopSize_reg_2023_reg[3] (\YLoopSize_reg_2023_reg[3] ),
        .\YLoopSize_reg_2023_reg[4] (\YLoopSize_reg_2023_reg[4] ),
        .\YLoopSize_reg_2023_reg[5] (\YLoopSize_reg_2023_reg[5] ),
        .\YLoopSize_reg_2023_reg[7] (\YLoopSize_reg_2023_reg[7] ),
        .\YLoopSize_reg_2023_reg[8] (\YLoopSize_reg_2023_reg[8] ),
        .\YLoopSize_reg_2023_reg[9] (\YLoopSize_reg_2023_reg[9] ),
        .ap_clk(ap_clk),
        .out(out),
        .shiftReg_addr(shiftReg_addr),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  LUT2 #(
    .INIT(4'h2)) 
    \YLoopSize_reg_2023[9]_i_5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(HwReg_HeightIn_c17_full_n),
        .I1(ColorMode_vcr_c_empty_n),
        .I2(ColorMode_vcr_c19_full_n),
        .I3(HwReg_Width_c18_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightIn_c17_empty_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(HwReg_HeightIn_c17_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n_i_2__15_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightIn_c17_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__15
       (.I0(HwReg_HeightIn_c17_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_HeightIn_c17_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .O(internal_full_n_i_2__15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__5
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(HwReg_HeightIn_c17_empty_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(HwReg_HeightIn_c17_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(HwReg_HeightIn_c17_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(HwReg_HeightIn_c17_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_HeightIn_c17_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_HeightIn_c17_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(HwReg_HeightIn_c17_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w10_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_3
   (HwReg_HeightIn_c_full_n,
    HwReg_HeightIn_c_empty_n,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[1][9] ,
    ap_clk,
    HwReg_ColorMode_c16_full_n,
    HwReg_ColorMode_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    internal_empty_n_reg_1,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    Block_split4_proc_U0_ap_ready,
    SS,
    D);
  output HwReg_HeightIn_c_full_n;
  output HwReg_HeightIn_c_empty_n;
  output internal_empty_n_reg_0;
  output [9:0]\SRL_SIG_reg[1][9] ;
  input ap_clk;
  input HwReg_ColorMode_c16_full_n;
  input HwReg_ColorMode_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input Block_split4_proc_U0_ap_ready;
  input [0:0]SS;
  input [9:0]D;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire Block_split4_proc_U0_ap_ready;
  wire [9:0]D;
  wire HwReg_ColorMode_c16_full_n;
  wire HwReg_ColorMode_c_empty_n;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire [9:0]\SRL_SIG_reg[1][9] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__7_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_65 U_bd_0837_vsc_0_fifo_w10_d2_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_HeightIn_c_full_n),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(HwReg_HeightIn_c_empty_n),
        .I1(HwReg_ColorMode_c16_full_n),
        .I2(HwReg_ColorMode_c_empty_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_HeightIn_c_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(HwReg_HeightIn_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__7_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightIn_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__7
       (.I0(HwReg_HeightIn_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_HeightIn_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_HeightIn_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_HeightIn_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(HwReg_HeightIn_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(HwReg_HeightIn_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_HeightIn_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(HwReg_HeightIn_c_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(HwReg_HeightIn_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w10_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_4
   (HwReg_HeightOut_c21_full_n,
    HwReg_HeightOut_c21_empty_n,
    D,
    \SRL_SIG_reg[1][9] ,
    ap_clk,
    HwReg_Width_c20_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ColorMode_vcr_c19_empty_n,
    Q,
    ap_rst_n,
    internal_empty_n_reg_0,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    vscale_core_polyphase_U0_LineRate_read,
    SS,
    out);
  output HwReg_HeightOut_c21_full_n;
  output HwReg_HeightOut_c21_empty_n;
  output [0:0]D;
  output [9:0]\SRL_SIG_reg[1][9] ;
  input ap_clk;
  input HwReg_Width_c20_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ColorMode_vcr_c19_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input vscale_core_polyphase_U0_LineRate_read;
  input [0:0]SS;
  input [9:0]out;

  wire ColorMode_vcr_c19_empty_n;
  wire [0:0]D;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_HeightOut_c21_full_n;
  wire HwReg_Width_c20_empty_n;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [9:0]\SRL_SIG_reg[1][9] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_3;
  wire internal_full_n_i_2__16_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [9:0]out;
  wire vscale_core_polyphase_U0_LineRate_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg U_bd_0837_vsc_0_fifo_w10_d2_S_ram
       (.\SRL_SIG_reg[1][0]_0 (HwReg_HeightOut_c21_full_n),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\d_read_reg_22_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .out(out),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(HwReg_HeightOut_c21_empty_n),
        .I1(HwReg_Width_c20_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(ColorMode_vcr_c19_empty_n),
        .I4(Q),
        .O(D));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_HeightOut_c21_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(HwReg_HeightOut_c21_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_i_2__16_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_HeightOut_c21_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__16
       (.I0(HwReg_HeightOut_c21_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I2(HwReg_HeightOut_c21_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .O(internal_full_n_i_2__16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__9
       (.I0(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I1(HwReg_HeightOut_c21_empty_n),
        .I2(vscale_core_polyphase_U0_LineRate_read),
        .I3(HwReg_HeightOut_c21_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(HwReg_HeightOut_c21_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(HwReg_HeightOut_c21_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I2(HwReg_HeightOut_c21_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_HeightOut_c21_full_n),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I4(HwReg_HeightOut_c21_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg
   (\SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    vscale_core_polyphase_U0_LineRate_read,
    \d_read_reg_22_reg[0] ,
    \d_read_reg_22_reg[0]_0 ,
    out,
    ap_clk);
  output [9:0]\SRL_SIG_reg[1][9]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input vscale_core_polyphase_U0_LineRate_read;
  input \d_read_reg_22_reg[0] ;
  input \d_read_reg_22_reg[0]_0 ;
  input [9:0]out;
  input ap_clk;

  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1][9]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \d_read_reg_22_reg[0] ;
  wire \d_read_reg_22_reg[0]_0 ;
  wire [9:0]out;
  wire shiftReg_ce;
  wire vscale_core_polyphase_U0_LineRate_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w10_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_65
   (\SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Block_split4_proc_U0_ap_ready,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    D,
    ap_clk);
  output [9:0]\SRL_SIG_reg[1][9]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_split4_proc_U0_ap_ready;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [9:0]D;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire [9:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1][9]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][9]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w10_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_66
   (D,
    \SRL_SIG_reg[1][3]_0 ,
    CO,
    HwReg_HeightIn_c17_dout,
    \SRL_SIG_reg[0][0]_0 ,
    out,
    \YLoopSize_reg_2023_reg[3] ,
    \YLoopSize_reg_2023_reg[4] ,
    \YLoopSize_reg_2023_reg[5] ,
    \YLoopSize_reg_2023_reg[7] ,
    \YLoopSize_reg_2023_reg[8] ,
    \YLoopSize_reg_2023_reg[9] ,
    shiftReg_addr,
    \YLoopSize_reg_2023_reg[0] ,
    \YLoopSize_reg_2023_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    v_vcresampler_core_U0_outColorMode_read,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [7:0]D;
  output \SRL_SIG_reg[1][3]_0 ;
  output [0:0]CO;
  output [8:0]HwReg_HeightIn_c17_dout;
  output \SRL_SIG_reg[0][0]_0 ;
  input [9:0]out;
  input \YLoopSize_reg_2023_reg[3] ;
  input \YLoopSize_reg_2023_reg[4] ;
  input \YLoopSize_reg_2023_reg[5] ;
  input \YLoopSize_reg_2023_reg[7] ;
  input \YLoopSize_reg_2023_reg[8] ;
  input \YLoopSize_reg_2023_reg[9] ;
  input shiftReg_addr;
  input \YLoopSize_reg_2023_reg[0] ;
  input \YLoopSize_reg_2023_reg[0]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_vcresampler_core_U0_outColorMode_read;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [8:0]HwReg_HeightIn_c17_dout;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire \YLoopSize_reg_2023[3]_i_2_n_3 ;
  wire \YLoopSize_reg_2023[4]_i_2_n_3 ;
  wire \YLoopSize_reg_2023[5]_i_2_n_3 ;
  wire \YLoopSize_reg_2023[6]_i_2_n_3 ;
  wire \YLoopSize_reg_2023[7]_i_2_n_3 ;
  wire \YLoopSize_reg_2023[8]_i_2_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_10_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_11_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_12_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_13_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_14_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_15_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_16_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_2_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_7_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_8_n_3 ;
  wire \YLoopSize_reg_2023[9]_i_9_n_3 ;
  wire \YLoopSize_reg_2023_reg[0] ;
  wire \YLoopSize_reg_2023_reg[0]_0 ;
  wire \YLoopSize_reg_2023_reg[3] ;
  wire \YLoopSize_reg_2023_reg[4] ;
  wire \YLoopSize_reg_2023_reg[5] ;
  wire \YLoopSize_reg_2023_reg[7] ;
  wire \YLoopSize_reg_2023_reg[8] ;
  wire \YLoopSize_reg_2023_reg[9] ;
  wire \YLoopSize_reg_2023_reg[9]_i_6_n_3 ;
  wire \YLoopSize_reg_2023_reg[9]_i_6_n_4 ;
  wire \YLoopSize_reg_2023_reg[9]_i_6_n_5 ;
  wire \YLoopSize_reg_2023_reg[9]_i_6_n_6 ;
  wire ap_clk;
  wire [9:0]out;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_outColorMode_read;
  wire [3:1]\NLW_YLoopSize_reg_2023_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_YLoopSize_reg_2023_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_YLoopSize_reg_2023_reg[9]_i_6_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444747747447777)) 
    \YLoopSize_reg_2023[0]_i_1 
       (.I0(out[0]),
        .I1(CO),
        .I2(\YLoopSize_reg_2023_reg[0] ),
        .I3(\YLoopSize_reg_2023_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \YLoopSize_reg_2023[2]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\YLoopSize_reg_2023_reg[0] ),
        .I3(\YLoopSize_reg_2023_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'h0F99F099F099F099)) 
    \YLoopSize_reg_2023[3]_i_1 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(\YLoopSize_reg_2023[3]_i_2_n_3 ),
        .I2(out[3]),
        .I3(CO),
        .I4(out[2]),
        .I5(\YLoopSize_reg_2023_reg[3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \YLoopSize_reg_2023[3]_i_2 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\YLoopSize_reg_2023_reg[0] ),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\YLoopSize_reg_2023[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \YLoopSize_reg_2023[4]_i_1 
       (.I0(HwReg_HeightIn_c17_dout[3]),
        .I1(\YLoopSize_reg_2023[4]_i_2_n_3 ),
        .I2(out[4]),
        .I3(CO),
        .I4(\YLoopSize_reg_2023_reg[4] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h5F3F5FFFFF3FFFFF)) 
    \YLoopSize_reg_2023[4]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\YLoopSize_reg_2023[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \YLoopSize_reg_2023[5]_i_1 
       (.I0(HwReg_HeightIn_c17_dout[4]),
        .I1(\YLoopSize_reg_2023[5]_i_2_n_3 ),
        .I2(out[5]),
        .I3(CO),
        .I4(\YLoopSize_reg_2023_reg[5] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAEFBAFF)) 
    \YLoopSize_reg_2023[5]_i_2 
       (.I0(\YLoopSize_reg_2023[4]_i_2_n_3 ),
        .I1(\YLoopSize_reg_2023_reg[0] ),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\YLoopSize_reg_2023[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \YLoopSize_reg_2023[6]_i_1 
       (.I0(HwReg_HeightIn_c17_dout[5]),
        .I1(\YLoopSize_reg_2023[6]_i_2_n_3 ),
        .I2(out[6]),
        .I3(CO),
        .I4(\YLoopSize_reg_2023_reg[7] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF5F3F5FFFFF3FFFF)) 
    \YLoopSize_reg_2023[6]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\YLoopSize_reg_2023[4]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\YLoopSize_reg_2023[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF099F0990F99F099)) 
    \YLoopSize_reg_2023[7]_i_1 
       (.I0(HwReg_HeightIn_c17_dout[6]),
        .I1(\YLoopSize_reg_2023[7]_i_2_n_3 ),
        .I2(out[7]),
        .I3(CO),
        .I4(out[6]),
        .I5(\YLoopSize_reg_2023_reg[7] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hDDDFFDFFFFFFFFFF)) 
    \YLoopSize_reg_2023[7]_i_2 
       (.I0(HwReg_HeightIn_c17_dout[4]),
        .I1(\YLoopSize_reg_2023[4]_i_2_n_3 ),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .I5(HwReg_HeightIn_c17_dout[5]),
        .O(\YLoopSize_reg_2023[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF099F0990F99F099)) 
    \YLoopSize_reg_2023[8]_i_1 
       (.I0(HwReg_HeightIn_c17_dout[7]),
        .I1(\YLoopSize_reg_2023[8]_i_2_n_3 ),
        .I2(out[8]),
        .I3(CO),
        .I4(out[7]),
        .I5(\YLoopSize_reg_2023_reg[8] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF5F3F5FFFFF3FFFF)) 
    \YLoopSize_reg_2023[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\YLoopSize_reg_2023[6]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\YLoopSize_reg_2023[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF099F0990F99F099)) 
    \YLoopSize_reg_2023[9]_i_1 
       (.I0(HwReg_HeightIn_c17_dout[8]),
        .I1(\YLoopSize_reg_2023[9]_i_2_n_3 ),
        .I2(out[9]),
        .I3(CO),
        .I4(out[8]),
        .I5(\YLoopSize_reg_2023_reg[9] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \YLoopSize_reg_2023[9]_i_10 
       (.I0(out[5]),
        .I1(HwReg_HeightIn_c17_dout[4]),
        .I2(out[4]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\YLoopSize_reg_2023[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \YLoopSize_reg_2023[9]_i_11 
       (.I0(out[3]),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(out[2]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\YLoopSize_reg_2023[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h222BB2BB000AA0AA)) 
    \YLoopSize_reg_2023[9]_i_12 
       (.I0(out[1]),
        .I1(HwReg_HeightIn_c17_dout[0]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .I5(out[0]),
        .O(\YLoopSize_reg_2023[9]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9990090000099099)) 
    \YLoopSize_reg_2023[9]_i_13 
       (.I0(HwReg_HeightIn_c17_dout[6]),
        .I1(out[7]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .I5(out[6]),
        .O(\YLoopSize_reg_2023[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9990090000099099)) 
    \YLoopSize_reg_2023[9]_i_14 
       (.I0(HwReg_HeightIn_c17_dout[4]),
        .I1(out[5]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .I5(out[4]),
        .O(\YLoopSize_reg_2023[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9990090000099099)) 
    \YLoopSize_reg_2023[9]_i_15 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(out[3]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .I5(out[2]),
        .O(\YLoopSize_reg_2023[9]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009900990900909)) 
    \YLoopSize_reg_2023[9]_i_16 
       (.I0(out[0]),
        .I1(HwReg_HeightIn_c17_dout[0]),
        .I2(out[1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(shiftReg_addr),
        .O(\YLoopSize_reg_2023[9]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF5F3F5FFFFF3FFFF)) 
    \YLoopSize_reg_2023[9]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\YLoopSize_reg_2023[7]_i_2_n_3 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(\SRL_SIG_reg[1]_1 [8]),
        .O(\YLoopSize_reg_2023[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h028A028AABEF028A)) 
    \YLoopSize_reg_2023[9]_i_7 
       (.I0(out[9]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(out[8]),
        .I5(HwReg_HeightIn_c17_dout[7]),
        .O(\YLoopSize_reg_2023[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE41B00000000E41B)) 
    \YLoopSize_reg_2023[9]_i_8 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(out[9]),
        .I4(HwReg_HeightIn_c17_dout[7]),
        .I5(out[8]),
        .O(\YLoopSize_reg_2023[9]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \YLoopSize_reg_2023[9]_i_9 
       (.I0(out[7]),
        .I1(HwReg_HeightIn_c17_dout[6]),
        .I2(out[6]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\YLoopSize_reg_2023[9]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \YLoopSize_reg_2023_reg[9]_i_3 
       (.CI(\YLoopSize_reg_2023_reg[9]_i_6_n_3 ),
        .CO({\NLW_YLoopSize_reg_2023_reg[9]_i_3_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\YLoopSize_reg_2023[9]_i_7_n_3 }),
        .O(\NLW_YLoopSize_reg_2023_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\YLoopSize_reg_2023[9]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \YLoopSize_reg_2023_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\YLoopSize_reg_2023_reg[9]_i_6_n_3 ,\YLoopSize_reg_2023_reg[9]_i_6_n_4 ,\YLoopSize_reg_2023_reg[9]_i_6_n_5 ,\YLoopSize_reg_2023_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\YLoopSize_reg_2023[9]_i_9_n_3 ,\YLoopSize_reg_2023[9]_i_10_n_3 ,\YLoopSize_reg_2023[9]_i_11_n_3 ,\YLoopSize_reg_2023[9]_i_12_n_3 }),
        .O(\NLW_YLoopSize_reg_2023_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({\YLoopSize_reg_2023[9]_i_13_n_3 ,\YLoopSize_reg_2023[9]_i_14_n_3 ,\YLoopSize_reg_2023[9]_i_15_n_3 ,\YLoopSize_reg_2023[9]_i_16_n_3 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln225_reg_2018[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\YLoopSize_reg_2023_reg[0]_0 ),
        .I3(\YLoopSize_reg_2023_reg[0] ),
        .O(HwReg_HeightIn_c17_dout[8]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w10_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_67
   (D,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    \zext_ln1058_reg_814_reg[0] ,
    \zext_ln1058_reg_814_reg[0]_0 ,
    icmp_ln1048_fu_334_p2,
    icmp_ln1044_fu_328_p2,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [10:0]D;
  output [9:0]\SRL_SIG_reg[1][9]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input \zext_ln1058_reg_814_reg[0] ;
  input \zext_ln1058_reg_814_reg[0]_0 ;
  input icmp_ln1048_fu_334_p2;
  input icmp_ln1044_fu_328_p2;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [10:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1][9]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln1060_reg_825[10]_i_2_n_3 ;
  wire \add_ln1060_reg_825[10]_i_3_n_3 ;
  wire \add_ln1060_reg_825[3]_i_2_n_3 ;
  wire \add_ln1060_reg_825[3]_i_3_n_3 ;
  wire \add_ln1060_reg_825[3]_i_4_n_3 ;
  wire \add_ln1060_reg_825[3]_i_5_n_3 ;
  wire \add_ln1060_reg_825[3]_i_6_n_3 ;
  wire \add_ln1060_reg_825[3]_i_7_n_3 ;
  wire \add_ln1060_reg_825[7]_i_2_n_3 ;
  wire \add_ln1060_reg_825[7]_i_3_n_3 ;
  wire \add_ln1060_reg_825[7]_i_4_n_3 ;
  wire \add_ln1060_reg_825[7]_i_5_n_3 ;
  wire \add_ln1060_reg_825_reg[10]_i_1_n_6 ;
  wire \add_ln1060_reg_825_reg[3]_i_1_n_3 ;
  wire \add_ln1060_reg_825_reg[3]_i_1_n_4 ;
  wire \add_ln1060_reg_825_reg[3]_i_1_n_5 ;
  wire \add_ln1060_reg_825_reg[3]_i_1_n_6 ;
  wire \add_ln1060_reg_825_reg[7]_i_1_n_3 ;
  wire \add_ln1060_reg_825_reg[7]_i_1_n_4 ;
  wire \add_ln1060_reg_825_reg[7]_i_1_n_5 ;
  wire \add_ln1060_reg_825_reg[7]_i_1_n_6 ;
  wire ap_clk;
  wire icmp_ln1044_fu_328_p2;
  wire icmp_ln1048_fu_334_p2;
  wire shiftReg_ce;
  wire \zext_ln1058_reg_814_reg[0] ;
  wire \zext_ln1058_reg_814_reg[0]_0 ;
  wire [3:1]\NLW_add_ln1060_reg_825_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln1060_reg_825_reg[10]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[10]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[10]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[10]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[10]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[3]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[3]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[3]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hDDDD2D22D2DD2222)) 
    \add_ln1060_reg_825[3]_i_6 
       (.I0(icmp_ln1048_fu_334_p2),
        .I1(icmp_ln1044_fu_328_p2),
        .I2(\zext_ln1058_reg_814_reg[0]_0 ),
        .I3(\zext_ln1058_reg_814_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\add_ln1060_reg_825[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hEEEE1E11E1EE1111)) 
    \add_ln1060_reg_825[3]_i_7 
       (.I0(icmp_ln1048_fu_334_p2),
        .I1(icmp_ln1044_fu_328_p2),
        .I2(\zext_ln1058_reg_814_reg[0]_0 ),
        .I3(\zext_ln1058_reg_814_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(\add_ln1060_reg_825[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln1060_reg_825[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\add_ln1060_reg_825[7]_i_5_n_3 ));
  CARRY4 \add_ln1060_reg_825_reg[10]_i_1 
       (.CI(\add_ln1060_reg_825_reg[7]_i_1_n_3 ),
        .CO({\NLW_add_ln1060_reg_825_reg[10]_i_1_CO_UNCONNECTED [3],D[10],\NLW_add_ln1060_reg_825_reg[10]_i_1_CO_UNCONNECTED [1],\add_ln1060_reg_825_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1060_reg_825_reg[10]_i_1_O_UNCONNECTED [3:2],D[9:8]}),
        .S({1'b0,1'b1,\add_ln1060_reg_825[10]_i_2_n_3 ,\add_ln1060_reg_825[10]_i_3_n_3 }));
  CARRY4 \add_ln1060_reg_825_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1060_reg_825_reg[3]_i_1_n_3 ,\add_ln1060_reg_825_reg[3]_i_1_n_4 ,\add_ln1060_reg_825_reg[3]_i_1_n_5 ,\add_ln1060_reg_825_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln1060_reg_825[3]_i_2_n_3 ,\add_ln1060_reg_825[3]_i_3_n_3 }),
        .O(D[3:0]),
        .S({\add_ln1060_reg_825[3]_i_4_n_3 ,\add_ln1060_reg_825[3]_i_5_n_3 ,\add_ln1060_reg_825[3]_i_6_n_3 ,\add_ln1060_reg_825[3]_i_7_n_3 }));
  CARRY4 \add_ln1060_reg_825_reg[7]_i_1 
       (.CI(\add_ln1060_reg_825_reg[3]_i_1_n_3 ),
        .CO({\add_ln1060_reg_825_reg[7]_i_1_n_3 ,\add_ln1060_reg_825_reg[7]_i_1_n_4 ,\add_ln1060_reg_825_reg[7]_i_1_n_5 ,\add_ln1060_reg_825_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\add_ln1060_reg_825[7]_i_2_n_3 ,\add_ln1060_reg_825[7]_i_3_n_3 ,\add_ln1060_reg_825[7]_i_4_n_3 ,\add_ln1060_reg_825[7]_i_5_n_3 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln1058_reg_814[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\zext_ln1058_reg_814_reg[0] ),
        .I3(\zext_ln1058_reg_814_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][9]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d4_S
   (HwReg_HeightOut_c_full_n,
    HwReg_HeightOut_c_empty_n,
    D,
    out,
    \int_HeightOut_reg[6] ,
    \int_HeightOut_reg[4] ,
    \int_HeightOut_reg[5] ,
    \int_HeightOut_reg[0] ,
    \int_HeightOut_reg[3] ,
    \int_HeightOut_reg[2] ,
    ap_clk,
    CO,
    \YLoopSize_reg_2023_reg[2] ,
    \YLoopSize_reg_2023_reg[2]_0 ,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    vscale_core_polyphase_U0_LineRate_read,
    Block_split4_proc_U0_ap_ready,
    in,
    SS);
  output HwReg_HeightOut_c_full_n;
  output HwReg_HeightOut_c_empty_n;
  output [1:0]D;
  output [9:0]out;
  output \int_HeightOut_reg[6] ;
  output \int_HeightOut_reg[4] ;
  output \int_HeightOut_reg[5] ;
  output \int_HeightOut_reg[0] ;
  output \int_HeightOut_reg[3] ;
  output \int_HeightOut_reg[2] ;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\YLoopSize_reg_2023_reg[2] ;
  input \YLoopSize_reg_2023_reg[2]_0 ;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input vscale_core_polyphase_U0_LineRate_read;
  input Block_split4_proc_U0_ap_ready;
  input [9:0]in;
  input [0:0]SS;

  wire Block_split4_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [1:0]D;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire [0:0]SS;
  wire [2:0]\YLoopSize_reg_2023_reg[2] ;
  wire \YLoopSize_reg_2023_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]in;
  wire \int_HeightOut_reg[0] ;
  wire \int_HeightOut_reg[2] ;
  wire \int_HeightOut_reg[3] ;
  wire \int_HeightOut_reg[4] ;
  wire \int_HeightOut_reg[5] ;
  wire \int_HeightOut_reg[6] ;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_full_n_i_1__13_n_3;
  wire internal_full_n_i_2__4_n_3;
  wire internal_full_n_i_3__11_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [9:0]out;
  wire vscale_core_polyphase_U0_LineRate_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d4_S_shiftReg U_bd_0837_vsc_0_fifo_w10_d4_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .CO(CO),
        .D(D),
        .\YLoopSize_reg_2023_reg[2] (\YLoopSize_reg_2023_reg[2] ),
        .\YLoopSize_reg_2023_reg[2]_0 (\YLoopSize_reg_2023_reg[2]_0 ),
        .ap_clk(ap_clk),
        .in(in),
        .\int_HeightOut_reg[0] (\int_HeightOut_reg[0] ),
        .\int_HeightOut_reg[2] (\int_HeightOut_reg[2] ),
        .\int_HeightOut_reg[3] (\int_HeightOut_reg[3] ),
        .\int_HeightOut_reg[4] (\int_HeightOut_reg[4] ),
        .\int_HeightOut_reg[5] (\int_HeightOut_reg[5] ),
        .\int_HeightOut_reg[6] (\int_HeightOut_reg[6] ),
        .mOutPtr(mOutPtr),
        .out(out),
        .\zext_ln222_reg_2013_reg[0] (HwReg_HeightOut_c_full_n));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_HeightOut_c_empty_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__11_n_3),
        .O(internal_empty_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(HwReg_HeightOut_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_i_2__4_n_3),
        .I1(internal_full_n_i_3__11_n_3),
        .I2(mOutPtr[1]),
        .I3(HwReg_HeightOut_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__4
       (.I0(HwReg_HeightOut_c_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_HeightOut_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_4
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(HwReg_HeightOut_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_HeightOut_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(HwReg_HeightOut_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(HwReg_HeightOut_c_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_HeightOut_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(HwReg_HeightOut_c_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(HwReg_HeightOut_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(HwReg_HeightOut_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d4_S_shiftReg
   (D,
    out,
    \int_HeightOut_reg[6] ,
    \int_HeightOut_reg[4] ,
    \int_HeightOut_reg[5] ,
    \int_HeightOut_reg[0] ,
    \int_HeightOut_reg[3] ,
    \int_HeightOut_reg[2] ,
    CO,
    \YLoopSize_reg_2023_reg[2] ,
    \YLoopSize_reg_2023_reg[2]_0 ,
    \zext_ln222_reg_2013_reg[0] ,
    Block_split4_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [1:0]D;
  output [9:0]out;
  output \int_HeightOut_reg[6] ;
  output \int_HeightOut_reg[4] ;
  output \int_HeightOut_reg[5] ;
  output \int_HeightOut_reg[0] ;
  output \int_HeightOut_reg[3] ;
  output \int_HeightOut_reg[2] ;
  input [0:0]CO;
  input [2:0]\YLoopSize_reg_2023_reg[2] ;
  input \YLoopSize_reg_2023_reg[2]_0 ;
  input \zext_ln222_reg_2013_reg[0] ;
  input Block_split4_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [9:0]in;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]\YLoopSize_reg_2023_reg[2] ;
  wire \YLoopSize_reg_2023_reg[2]_0 ;
  wire ap_clk;
  wire [9:0]in;
  wire \int_HeightOut_reg[0] ;
  wire \int_HeightOut_reg[2] ;
  wire \int_HeightOut_reg[3] ;
  wire \int_HeightOut_reg[4] ;
  wire \int_HeightOut_reg[5] ;
  wire \int_HeightOut_reg[6] ;
  wire [2:0]mOutPtr;
  wire [9:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \zext_ln222_reg_2013_reg[0] ;

  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\zext_ln222_reg_2013_reg[0] ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hD78282D7)) 
    \YLoopSize_reg_2023[1]_i_1 
       (.I0(CO),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\YLoopSize_reg_2023_reg[2] [0]),
        .I4(\YLoopSize_reg_2023_reg[2] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0F660F660F66F066)) 
    \YLoopSize_reg_2023[2]_i_1 
       (.I0(\YLoopSize_reg_2023_reg[2] [2]),
        .I1(\YLoopSize_reg_2023_reg[2]_0 ),
        .I2(out[2]),
        .I3(CO),
        .I4(out[1]),
        .I5(out[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \YLoopSize_reg_2023[3]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\int_HeightOut_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \YLoopSize_reg_2023[4]_i_3 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .O(\int_HeightOut_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \YLoopSize_reg_2023[5]_i_3 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(out[4]),
        .O(\int_HeightOut_reg[3] ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \YLoopSize_reg_2023[7]_i_3 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[5]),
        .O(\int_HeightOut_reg[4] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \YLoopSize_reg_2023[8]_i_3 
       (.I0(out[5]),
        .I1(out[3]),
        .I2(\int_HeightOut_reg[0] ),
        .I3(out[2]),
        .I4(out[4]),
        .I5(out[6]),
        .O(\int_HeightOut_reg[5] ));
  LUT3 #(
    .INIT(8'hDF)) 
    \YLoopSize_reg_2023[9]_i_4 
       (.I0(out[6]),
        .I1(\int_HeightOut_reg[4] ),
        .I2(out[7]),
        .O(\int_HeightOut_reg[6] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S
   (HwReg_Width_c15_full_n,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    HwReg_ColorMode_c16_empty_n,
    v_vcresampler_core_U0_ap_start,
    HwReg_HeightIn_c14_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    internal_empty_n_reg_1,
    v_vcresampler_core_U0_outColorMode_read,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_Width_c15_full_n;
  output internal_empty_n_reg_0;
  output [10:0]D;
  input ap_clk;
  input HwReg_ColorMode_c16_empty_n;
  input v_vcresampler_core_U0_ap_start;
  input HwReg_HeightIn_c14_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input v_vcresampler_core_U0_outColorMode_read;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [10:0]D;
  wire HwReg_ColorMode_c16_empty_n;
  wire HwReg_HeightIn_c14_empty_n;
  wire HwReg_Width_c15_empty_n;
  wire HwReg_Width_c15_full_n;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_i_2__12_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_64 U_bd_0837_vsc_0_fifo_w11_d2_S_ram
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_Width_c15_full_n),
        .ap_clk(ap_clk),
        .\loopWidth_reg_795_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\loopWidth_reg_795_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(HwReg_Width_c15_empty_n),
        .I1(HwReg_ColorMode_c16_empty_n),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(HwReg_HeightIn_c14_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_Width_c15_empty_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(HwReg_Width_c15_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__12_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_Width_c15_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__12
       (.I0(HwReg_Width_c15_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_Width_c15_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(internal_full_n_i_2__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__3
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_Width_c15_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_Width_c15_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(HwReg_Width_c15_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(HwReg_Width_c15_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_Width_c15_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_Width_c15_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(HwReg_Width_c15_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_5
   (HwReg_Width_c18_full_n,
    HwReg_Width_c18_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    vscale_core_polyphase_U0_LineRate_read,
    v_vcresampler_core_U0_outColorMode_read,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_Width_c18_full_n;
  output HwReg_Width_c18_empty_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input vscale_core_polyphase_U0_LineRate_read;
  input v_vcresampler_core_U0_outColorMode_read;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire HwReg_Width_c18_empty_n;
  wire HwReg_Width_c18_full_n;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_i_2__14_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire v_vcresampler_core_U0_outColorMode_read;
  wire vscale_core_polyphase_U0_LineRate_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_63 U_bd_0837_vsc_0_fifo_w11_d2_S_ram
       (.D(D),
        .\InPixels_reg_2003_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\InPixels_reg_2003_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_Width_c18_full_n),
        .ap_clk(ap_clk),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_Width_c18_empty_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(HwReg_Width_c18_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n_i_2__14_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_Width_c18_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__8_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__14
       (.I0(HwReg_Width_c18_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_Width_c18_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .O(internal_full_n_i_2__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__6
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(HwReg_Width_c18_empty_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(HwReg_Width_c18_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(HwReg_Width_c18_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__8 
       (.I0(HwReg_Width_c18_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_Width_c18_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_Width_c18_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(HwReg_Width_c18_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_6
   (HwReg_Width_c20_full_n,
    HwReg_Width_c20_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    vscale_core_polyphase_U0_LineRate_read,
    SS,
    \SRL_SIG_reg[0][10] );
  output HwReg_Width_c20_full_n;
  output HwReg_Width_c20_empty_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input vscale_core_polyphase_U0_LineRate_read;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire HwReg_Width_c20_empty_n;
  wire HwReg_Width_c20_full_n;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_3;
  wire internal_full_n_i_2__17_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire vscale_core_polyphase_U0_LineRate_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_62 U_bd_0837_vsc_0_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_Width_c20_full_n),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\d_read_reg_22_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_Width_c20_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(HwReg_Width_c20_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_i_2__17_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_Width_c20_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__17
       (.I0(HwReg_Width_c20_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I2(HwReg_Width_c20_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .O(internal_full_n_i_2__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__8
       (.I0(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I1(HwReg_Width_c20_empty_n),
        .I2(vscale_core_polyphase_U0_LineRate_read),
        .I3(HwReg_Width_c20_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(HwReg_Width_c20_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(HwReg_Width_c20_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I2(HwReg_Width_c20_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_Width_c20_full_n),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I4(HwReg_Width_c20_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_7
   (Block_split4_proc_U0_ap_ready,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5,
    ap_rst_n_0,
    HwReg_Width_c_empty_n,
    \SRL_SIG_reg[1][10] ,
    ap_start,
    ap_sync_reg_Block_split4_proc_U0_ap_ready,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    start_once_reg,
    ColorMode_vcr_c_full_n,
    HwReg_HeightOut_c_full_n,
    HwReg_LineRate_c_full_n,
    HwReg_HeightIn_c_full_n,
    HwReg_ColorMode_c_full_n,
    ap_rst_n,
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg,
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    SS,
    ap_clk,
    if_din);
  output Block_split4_proc_U0_ap_ready;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output internal_full_n_reg_5;
  output ap_rst_n_0;
  output HwReg_Width_c_empty_n;
  output [10:0]\SRL_SIG_reg[1][10] ;
  input ap_start;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_once_reg;
  input ColorMode_vcr_c_full_n;
  input HwReg_HeightOut_c_full_n;
  input HwReg_LineRate_c_full_n;
  input HwReg_HeightIn_c_full_n;
  input HwReg_ColorMode_c_full_n;
  input ap_rst_n;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready_reg;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input [0:0]SS;
  input ap_clk;
  input [10:0]if_din;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire Block_split4_proc_U0_ap_ready;
  wire ColorMode_vcr_c_full_n;
  wire HwReg_ColorMode_c_full_n;
  wire HwReg_HeightIn_c_full_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_c_full_n;
  wire HwReg_Width_c_empty_n;
  wire HwReg_Width_c_full_n;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready_reg;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_i_2__1_n_3;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2__6_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg U_bd_0837_vsc_0_fifo_w11_d2_S_ram
       (.HwReg_Width_c_full_n(HwReg_Width_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (Block_split4_proc_U0_ap_ready),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h00A80000A8A8A8A8)) 
    ap_sync_reg_Block_split4_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(ap_sync_reg_Block_split4_proc_U0_ap_ready_reg),
        .I4(ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0),
        .I5(ap_start),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0404040404000000)) 
    int_ap_ready_i_3
       (.I0(internal_full_n_reg_0),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .I3(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I4(start_for_v_vcresampler_core_U0_full_n),
        .I5(start_once_reg),
        .O(Block_split4_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__1_n_3),
        .I2(HwReg_Width_c_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_ColorMode_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_HeightIn_c_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__1
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_Width_c_full_n),
        .O(internal_empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(HwReg_Width_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__6_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_Width_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__6
       (.I0(HwReg_Width_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_Width_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_Width_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_Width_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(HwReg_Width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(HwReg_Width_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_Width_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(HwReg_Width_c_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(HwReg_Width_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(ColorMode_vcr_c_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_HeightOut_c_full_n),
        .O(internal_full_n_reg_4));
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__1 
       (.I0(Block_split4_proc_U0_ap_ready),
        .I1(HwReg_LineRate_c_full_n),
        .O(internal_full_n_reg_5));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    start_once_reg_i_2
       (.I0(HwReg_Width_c_full_n),
        .I1(ColorMode_vcr_c_full_n),
        .I2(HwReg_HeightOut_c_full_n),
        .I3(HwReg_LineRate_c_full_n),
        .I4(HwReg_HeightIn_c_full_n),
        .I5(HwReg_ColorMode_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg
   (\SRL_SIG_reg[1][10]_0 ,
    HwReg_Width_c_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input HwReg_Width_c_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [10:0]if_din;
  input ap_clk;

  wire HwReg_Width_c_full_n;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]if_din;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(HwReg_Width_c_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_62
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    vscale_core_polyphase_U0_LineRate_read,
    \d_read_reg_22_reg[0] ,
    \d_read_reg_22_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input vscale_core_polyphase_U0_LineRate_read;
  input \d_read_reg_22_reg[0] ;
  input \d_read_reg_22_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \d_read_reg_22_reg[0] ;
  wire \d_read_reg_22_reg[0]_0 ;
  wire shiftReg_ce;
  wire vscale_core_polyphase_U0_LineRate_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\d_read_reg_22_reg[0] ),
        .I3(\d_read_reg_22_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_63
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    v_vcresampler_core_U0_outColorMode_read,
    \InPixels_reg_2003_reg[0] ,
    \InPixels_reg_2003_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_vcresampler_core_U0_outColorMode_read;
  input \InPixels_reg_2003_reg[0] ;
  input \InPixels_reg_2003_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire \InPixels_reg_2003_reg[0] ;
  wire \InPixels_reg_2003_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_outColorMode_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \InPixels_reg_2003[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\InPixels_reg_2003_reg[0] ),
        .I3(\InPixels_reg_2003_reg[0]_0 ),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_64
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    \loopWidth_reg_795_reg[0] ,
    \loopWidth_reg_795_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input \loopWidth_reg_795_reg[0] ;
  input \loopWidth_reg_795_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \loopWidth_reg_795_reg[0] ;
  wire \loopWidth_reg_795_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_795[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\loopWidth_reg_795_reg[0] ),
        .I3(\loopWidth_reg_795_reg[0]_0 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S
   (OutYUV_full_n,
    OutYUV_empty_n,
    ap_clk_0,
    ap_clk,
    \B_V_data_1_payload_B_reg[23] ,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_OutYUV_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output OutYUV_full_n;
  output OutYUV_empty_n;
  output [23:0]ap_clk_0;
  input ap_clk;
  input \B_V_data_1_payload_B_reg[23] ;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_OutYUV_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire \B_V_data_1_payload_B_reg[23] ;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_OutYUV_read;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire [23:0]ap_clk_0;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1__1_n_3 ;
  wire \mOutPtr[4]_i_2__1_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_59 U_bd_0837_vsc_0_fifo_w24_d16_S_ram
       (.\B_V_data_1_payload_B_reg[23] (\B_V_data_1_payload_B_reg[23] ),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(OutYUV_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_OutYUV_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(OutYUV_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(OutYUV_full_n),
        .I2(ap_rst_n),
        .I3(MultiPixStream2AXIvideo_U0_OutYUV_read),
        .I4(OutYUV_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(OutYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_8
   (SrcYUV422_full_n,
    SrcYUV422_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    vscale_core_polyphase_U0_SrcYUV422_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output SrcYUV422_full_n;
  output SrcYUV422_empty_n;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input vscale_core_polyphase_U0_SrcYUV422_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire SrcYUV422_empty_n;
  wire SrcYUV422_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire shiftReg_ce;
  wire vscale_core_polyphase_U0_SrcYUV422_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_58 U_bd_0837_vsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(SrcYUV422_empty_n),
        .I3(vscale_core_polyphase_U0_SrcYUV422_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(SrcYUV422_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(SrcYUV422_full_n),
        .I2(ap_rst_n),
        .I3(vscale_core_polyphase_U0_SrcYUV422_read),
        .I4(SrcYUV422_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(SrcYUV422_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_9
   (SrcYUV_full_n,
    SrcYUV_empty_n,
    out,
    ap_clk,
    AXIvideo2MultiPixStream_U0_SrcYUV_write,
    v_vcresampler_core_U0_srcImg_read,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    shiftReg_ce,
    in,
    SS);
  output SrcYUV_full_n;
  output SrcYUV_empty_n;
  output [23:0]out;
  input ap_clk;
  input AXIvideo2MultiPixStream_U0_SrcYUV_write;
  input v_vcresampler_core_U0_srcImg_read;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;

  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire [0:0]SS;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[4]_i_1_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [23:0]out;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_srcImg_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg U_bd_0837_vsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(SrcYUV_full_n),
        .I2(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .I3(SrcYUV_empty_n),
        .I4(v_vcresampler_core_U0_srcImg_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(SrcYUV_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_vcresampler_core_U0_srcImg_read),
        .I3(SrcYUV_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .I5(SrcYUV_full_n),
        .O(internal_full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(SrcYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[4]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .I1(SrcYUV_full_n),
        .I2(v_vcresampler_core_U0_srcImg_read),
        .I3(SrcYUV_empty_n),
        .O(\mOutPtr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[4]_i_3 
       (.I0(v_vcresampler_core_U0_srcImg_read),
        .I1(SrcYUV_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(SrcYUV_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__1_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w24_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_58
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_3 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w24_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_59
   (ap_clk_0,
    \B_V_data_1_payload_B_reg[23] ,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]ap_clk_0;
  input \B_V_data_1_payload_B_reg[23] ;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire \B_V_data_1_payload_B_reg[23] ;
  wire [23:0]OutYUV_dout;
  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]ap_clk_0;
  wire [23:0]in;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(OutYUV_dout[0]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[8]),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(OutYUV_dout[10]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[18]),
        .O(ap_clk_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(OutYUV_dout[11]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[19]),
        .O(ap_clk_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(OutYUV_dout[12]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[20]),
        .O(ap_clk_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(OutYUV_dout[13]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[21]),
        .O(ap_clk_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(OutYUV_dout[14]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[22]),
        .O(ap_clk_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(OutYUV_dout[15]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[23]),
        .O(ap_clk_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(OutYUV_dout[16]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[0]),
        .O(ap_clk_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(OutYUV_dout[17]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[1]),
        .O(ap_clk_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(OutYUV_dout[18]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[2]),
        .O(ap_clk_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(OutYUV_dout[19]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[3]),
        .O(ap_clk_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(OutYUV_dout[1]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[9]),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(OutYUV_dout[20]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[4]),
        .O(ap_clk_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(OutYUV_dout[21]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[5]),
        .O(ap_clk_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(OutYUV_dout[22]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[6]),
        .O(ap_clk_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(OutYUV_dout[23]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[7]),
        .O(ap_clk_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(OutYUV_dout[2]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[10]),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(OutYUV_dout[3]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[11]),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(OutYUV_dout[4]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[12]),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(OutYUV_dout[5]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[13]),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(OutYUV_dout[6]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[14]),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(OutYUV_dout[7]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[15]),
        .O(ap_clk_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(OutYUV_dout[8]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[16]),
        .O(ap_clk_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(OutYUV_dout[9]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(OutYUV_dout[17]),
        .O(ap_clk_0[9]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(OutYUV_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(OutYUV_dout[10]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(OutYUV_dout[11]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(OutYUV_dout[12]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(OutYUV_dout[13]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(OutYUV_dout[14]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(OutYUV_dout[15]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(OutYUV_dout[16]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(OutYUV_dout[17]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(OutYUV_dout[18]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(OutYUV_dout[19]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(OutYUV_dout[1]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(OutYUV_dout[20]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(OutYUV_dout[21]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(OutYUV_dout[22]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(OutYUV_dout[23]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(OutYUV_dout[2]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(OutYUV_dout[3]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(OutYUV_dout[4]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(OutYUV_dout[5]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(OutYUV_dout[6]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(OutYUV_dout[7]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(OutYUV_dout[8]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(OutYUV_dout[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w32_d4_S
   (HwReg_LineRate_c_full_n,
    HwReg_LineRate_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    vscale_core_polyphase_U0_LineRate_read,
    Block_split4_proc_U0_ap_ready,
    in,
    SS);
  output HwReg_LineRate_c_full_n;
  output HwReg_LineRate_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input vscale_core_polyphase_U0_LineRate_read;
  input Block_split4_proc_U0_ap_ready;
  input [31:0]in;
  input [0:0]SS;

  wire Block_split4_proc_U0_ap_ready;
  wire HwReg_LineRate_c_empty_n;
  wire HwReg_LineRate_c_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_full_n_i_1__14_n_3;
  wire internal_full_n_i_2__5_n_3;
  wire internal_full_n_i_3__12_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire vscale_core_polyphase_U0_LineRate_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w32_d4_S_shiftReg U_bd_0837_vsc_0_fifo_w32_d4_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .\Rate_reg_2008_reg[0] (HwReg_LineRate_c_full_n),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_LineRate_c_empty_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__12_n_3),
        .O(internal_empty_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(HwReg_LineRate_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n_i_2__5_n_3),
        .I1(internal_full_n_i_3__12_n_3),
        .I2(mOutPtr[1]),
        .I3(HwReg_LineRate_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__5
       (.I0(HwReg_LineRate_c_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_LineRate_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__12
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_4__0
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(HwReg_LineRate_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_LineRate_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(HwReg_LineRate_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(HwReg_LineRate_c_empty_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(HwReg_LineRate_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(HwReg_LineRate_c_full_n),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(HwReg_LineRate_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .I4(HwReg_LineRate_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w32_d4_S_shiftReg
   (out,
    \Rate_reg_2008_reg[0] ,
    Block_split4_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [31:0]out;
  input \Rate_reg_2008_reg[0] ;
  input Block_split4_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [31:0]in;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire \Rate_reg_2008_reg[0] ;
  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\Rate_reg_2008_reg[0] ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S
   (HwReg_ColorMode_c16_full_n,
    HwReg_ColorMode_c16_empty_n,
    D,
    icmp_ln1048_fu_334_p2,
    icmp_ln1044_fu_328_p2,
    sel_tmp3_fu_386_p2,
    cmp205_i_fu_370_p2,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_vcresampler_core_U0_outColorMode_read,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    SS,
    \SRL_SIG_reg[0][7] ,
    out);
  output HwReg_ColorMode_c16_full_n;
  output HwReg_ColorMode_c16_empty_n;
  output [1:0]D;
  output icmp_ln1048_fu_334_p2;
  output icmp_ln1044_fu_328_p2;
  output sel_tmp3_fu_386_p2;
  output cmp205_i_fu_370_p2;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_vcresampler_core_U0_outColorMode_read;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [7:0]out;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [1:0]D;
  wire HwReg_ColorMode_c16_empty_n;
  wire HwReg_ColorMode_c16_full_n;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire cmp205_i_fu_370_p2;
  wire icmp_ln1044_fu_328_p2;
  wire icmp_ln1048_fu_334_p2;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_i_2__11_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]out;
  wire sel_tmp3_fu_386_p2;
  wire shiftReg_addr;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg_68 U_bd_0837_vsc_0_fifo_w8_d2_S_ram
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_ColorMode_c16_full_n),
        .ap_clk(ap_clk),
        .cmp205_i_fu_370_p2(cmp205_i_fu_370_p2),
        .icmp_ln1044_fu_328_p2(icmp_ln1044_fu_328_p2),
        .icmp_ln1048_fu_334_p2(icmp_ln1048_fu_334_p2),
        .out(out),
        .sel_tmp3_fu_386_p2(sel_tmp3_fu_386_p2),
        .\sel_tmp3_reg_830_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\sel_tmp3_reg_830_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .shiftReg_addr(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp205_i_reg_819[0]_i_3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_ColorMode_c16_empty_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(HwReg_ColorMode_c16_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_i_2__11_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_ColorMode_c16_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__11
       (.I0(HwReg_ColorMode_c16_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_ColorMode_c16_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(internal_full_n_i_2__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__4
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_ColorMode_c16_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I3(HwReg_ColorMode_c16_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(HwReg_ColorMode_c16_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__5 
       (.I0(HwReg_ColorMode_c16_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(HwReg_ColorMode_c16_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_ColorMode_c16_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(HwReg_ColorMode_c16_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S_1
   (HwReg_ColorMode_c_full_n,
    HwReg_ColorMode_c_empty_n,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    Block_split4_proc_U0_ap_ready,
    SS,
    D);
  output HwReg_ColorMode_c_full_n;
  output HwReg_ColorMode_c_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input Block_split4_proc_U0_ap_ready;
  input [0:0]SS;
  input [7:0]D;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire Block_split4_proc_U0_ap_ready;
  wire [7:0]D;
  wire HwReg_ColorMode_c_empty_n;
  wire HwReg_ColorMode_c_full_n;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__8_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg U_bd_0837_vsc_0_fifo_w8_d2_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_ColorMode_c_full_n),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_ColorMode_c_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(HwReg_ColorMode_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__8_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(HwReg_ColorMode_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__8
       (.I0(HwReg_ColorMode_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_ColorMode_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .O(internal_full_n_i_2__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3
       (.I0(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I1(HwReg_ColorMode_c_empty_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(HwReg_ColorMode_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(HwReg_ColorMode_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(HwReg_ColorMode_c_empty_n),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I2(HwReg_ColorMode_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(HwReg_ColorMode_c_full_n),
        .I3(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .I4(HwReg_ColorMode_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Block_split4_proc_U0_ap_ready,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_split4_proc_U0_ap_ready;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [7:0]D;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_553[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg_68
   (D,
    icmp_ln1048_fu_334_p2,
    icmp_ln1044_fu_328_p2,
    sel_tmp3_fu_386_p2,
    cmp205_i_fu_370_p2,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2MultiPixStream_U0_WidthIn_read,
    \sel_tmp3_reg_830_reg[0] ,
    \sel_tmp3_reg_830_reg[0]_0 ,
    shiftReg_addr,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    out);
  output [1:0]D;
  output icmp_ln1048_fu_334_p2;
  output icmp_ln1044_fu_328_p2;
  output sel_tmp3_fu_386_p2;
  output cmp205_i_fu_370_p2;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2MultiPixStream_U0_WidthIn_read;
  input \sel_tmp3_reg_830_reg[0] ;
  input \sel_tmp3_reg_830_reg[0]_0 ;
  input shiftReg_addr;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input [7:0]out;

  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire [1:0]D;
  wire [7:0]HwReg_ColorMode_c16_dout;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire cmp205_i_fu_370_p2;
  wire \cmp205_i_reg_819[0]_i_2_n_3 ;
  wire \cmp205_i_reg_819[0]_i_5_n_3 ;
  wire \cmp205_i_reg_819[0]_i_6_n_3 ;
  wire icmp_ln1044_fu_328_p2;
  wire \icmp_ln1044_reg_800[0]_i_4_n_3 ;
  wire \icmp_ln1044_reg_800[0]_i_5_n_3 ;
  wire icmp_ln1048_fu_334_p2;
  wire [7:0]out;
  wire sel_tmp3_fu_386_p2;
  wire \sel_tmp3_reg_830_reg[0] ;
  wire \sel_tmp3_reg_830_reg[0]_0 ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001450000)) 
    \cmp205_i_reg_819[0]_i_1 
       (.I0(\cmp205_i_reg_819[0]_i_2_n_3 ),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(HwReg_ColorMode_c16_dout[1]),
        .I5(\cmp205_i_reg_819[0]_i_5_n_3 ),
        .O(cmp205_i_fu_370_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \cmp205_i_reg_819[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\cmp205_i_reg_819[0]_i_6_n_3 ),
        .O(\cmp205_i_reg_819[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cmp205_i_reg_819[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[1]));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \cmp205_i_reg_819[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\sel_tmp3_reg_830_reg[0]_0 ),
        .I3(\sel_tmp3_reg_830_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\cmp205_i_reg_819[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \cmp205_i_reg_819[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\sel_tmp3_reg_830_reg[0]_0 ),
        .I3(\sel_tmp3_reg_830_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\cmp205_i_reg_819[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln1044_reg_800[0]_i_1 
       (.I0(out[7]),
        .I1(HwReg_ColorMode_c16_dout[7]),
        .I2(out[6]),
        .I3(HwReg_ColorMode_c16_dout[6]),
        .I4(\icmp_ln1044_reg_800[0]_i_4_n_3 ),
        .I5(\icmp_ln1044_reg_800[0]_i_5_n_3 ),
        .O(icmp_ln1044_fu_328_p2));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_800[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_800[0]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1044_reg_800[0]_i_4 
       (.I0(HwReg_ColorMode_c16_dout[3]),
        .I1(out[3]),
        .I2(out[5]),
        .I3(HwReg_ColorMode_c16_dout[5]),
        .I4(out[4]),
        .I5(HwReg_ColorMode_c16_dout[4]),
        .O(\icmp_ln1044_reg_800[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1044_reg_800[0]_i_5 
       (.I0(HwReg_ColorMode_c16_dout[0]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(HwReg_ColorMode_c16_dout[2]),
        .I4(out[1]),
        .I5(HwReg_ColorMode_c16_dout[1]),
        .O(\icmp_ln1044_reg_800[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_800[0]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_800[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_800[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1044_reg_800[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[2]));
  LUT6 #(
    .INIT(64'h0000000054100000)) 
    \icmp_ln1048_reg_804[0]_i_1 
       (.I0(\cmp205_i_reg_819[0]_i_2_n_3 ),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(HwReg_ColorMode_c16_dout[0]),
        .I5(\cmp205_i_reg_819[0]_i_5_n_3 ),
        .O(icmp_ln1048_fu_334_p2));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln1048_reg_804[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\sel_tmp3_reg_830_reg[0] ),
        .I3(\sel_tmp3_reg_830_reg[0]_0 ),
        .O(HwReg_ColorMode_c16_dout[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEBAFFFF)) 
    \sel_tmp3_reg_830[0]_i_1 
       (.I0(\cmp205_i_reg_819[0]_i_2_n_3 ),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(HwReg_ColorMode_c16_dout[1]),
        .I5(\cmp205_i_reg_819[0]_i_5_n_3 ),
        .O(sel_tmp3_fu_386_p2));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln1019_reg_809[0]_i_1 
       (.I0(icmp_ln1048_fu_334_p2),
        .I1(icmp_ln1044_fu_328_p2),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln1019_reg_809[1]_i_1 
       (.I0(icmp_ln1048_fu_334_p2),
        .I1(icmp_ln1044_fu_328_p2),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S
   (ColorMode_vcr_c19_full_n,
    ColorMode_vcr_c19_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    v_vcresampler_core_U0_outColorMode_read,
    \ColorMode_read_reg_457_reg[7] ,
    \mOutPtr_reg[2]_0 ,
    SS);
  output ColorMode_vcr_c19_full_n;
  output ColorMode_vcr_c19_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input v_vcresampler_core_U0_outColorMode_read;
  input [7:0]\ColorMode_read_reg_457_reg[7] ;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [7:0]\ColorMode_read_reg_457_reg[7] ;
  wire ColorMode_vcr_c19_empty_n;
  wire ColorMode_vcr_c19_full_n;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__17_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg_69 U_bd_0837_vsc_0_fifo_w8_d3_S_ram
       (.\ColorMode_read_reg_457_reg[0] (ColorMode_vcr_c19_full_n),
        .\ColorMode_read_reg_457_reg[7] (\ColorMode_read_reg_457_reg[7] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(ColorMode_vcr_c19_full_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(ColorMode_vcr_c19_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(ColorMode_vcr_c19_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I3(ColorMode_vcr_c19_empty_n),
        .I4(v_vcresampler_core_U0_outColorMode_read),
        .I5(ColorMode_vcr_c19_full_n),
        .O(internal_full_n_i_1__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(ColorMode_vcr_c19_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(ColorMode_vcr_c19_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I2(ColorMode_vcr_c19_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(ColorMode_vcr_c19_full_n),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I4(ColorMode_vcr_c19_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I4(ColorMode_vcr_c19_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S_0
   (ColorMode_vcr_c_full_n,
    ColorMode_vcr_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    v_vcresampler_core_U0_outColorMode_read,
    Block_split4_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    SS);
  output ColorMode_vcr_c_full_n;
  output ColorMode_vcr_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input v_vcresampler_core_U0_outColorMode_read;
  input Block_split4_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire Block_split4_proc_U0_ap_ready;
  wire ColorMode_vcr_c_empty_n;
  wire ColorMode_vcr_c_full_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__12_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;
  wire v_vcresampler_core_U0_outColorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg U_bd_0837_vsc_0_fifo_w8_d3_S_ram
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .\SRL_SIG_reg[2][7]_srl3_0 (ColorMode_vcr_c_full_n),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(ColorMode_vcr_c_full_n),
        .I2(Block_split4_proc_U0_ap_ready),
        .I3(ColorMode_vcr_c_empty_n),
        .I4(v_vcresampler_core_U0_outColorMode_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(ColorMode_vcr_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(v_vcresampler_core_U0_outColorMode_read),
        .I3(ColorMode_vcr_c_empty_n),
        .I4(Block_split4_proc_U0_ap_ready),
        .I5(ColorMode_vcr_c_full_n),
        .O(internal_full_n_i_1__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(ColorMode_vcr_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(ColorMode_vcr_c_empty_n),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .I2(ColorMode_vcr_c_full_n),
        .I3(Block_split4_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_split4_proc_U0_ap_ready),
        .I2(ColorMode_vcr_c_full_n),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(ColorMode_vcr_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(v_vcresampler_core_U0_outColorMode_read),
        .I4(ColorMode_vcr_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg
   (out,
    \SRL_SIG_reg[2][7]_srl3_0 ,
    Block_split4_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input \SRL_SIG_reg[2][7]_srl3_0 ;
  input Block_split4_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_split4_proc_U0_ap_ready;
  wire \SRL_SIG_reg[2][7]_srl3_0 ;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\SRL_SIG_reg[2][7]_srl3_0 ),
        .I1(Block_split4_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg_69
   (out,
    \ColorMode_read_reg_457_reg[0] ,
    v_vcresampler_core_U0_outColorMode_read,
    mOutPtr,
    \ColorMode_read_reg_457_reg[7] ,
    ap_clk);
  output [7:0]out;
  input \ColorMode_read_reg_457_reg[0] ;
  input v_vcresampler_core_U0_outColorMode_read;
  input [2:0]mOutPtr;
  input [7:0]\ColorMode_read_reg_457_reg[7] ;
  input ap_clk;

  wire \ColorMode_read_reg_457_reg[0] ;
  wire [7:0]\ColorMode_read_reg_457_reg[7] ;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire v_vcresampler_core_U0_outColorMode_read;

  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\ColorMode_read_reg_457_reg[0] ),
        .I1(v_vcresampler_core_U0_outColorMode_read),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\ColorMode_read_reg_457_reg[7] [7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1
   (P,
    grp_fu_1841_ce,
    FiltCoeff_0_ce0,
    ap_clk,
    q00,
    A);
  output [23:0]P;
  input grp_fu_1841_ce;
  input FiltCoeff_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]A;

  wire [7:0]A;
  wire FiltCoeff_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_43 bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.A(A),
        .FiltCoeff_0_ce0(FiltCoeff_0_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_20
   (P,
    grp_fu_1841_ce,
    FiltCoeff_0_ce0,
    ap_clk,
    q00,
    p_reg_reg);
  output [23:0]P;
  input grp_fu_1841_ce;
  input FiltCoeff_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg;

  wire FiltCoeff_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_42 bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.FiltCoeff_0_ce0(FiltCoeff_0_ce0),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21
   (P,
    FiltCoeff_0_ce0,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    p_reg_reg,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter0);
  output [23:0]P;
  output FiltCoeff_0_ce0;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter0;

  wire FiltCoeff_0_ce0;
  wire [23:0]P;
  wire [1:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.FiltCoeff_0_ce0(FiltCoeff_0_ce0),
        .P(P),
        .Q(Q),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
   (P,
    FiltCoeff_0_ce0,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    p_reg_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter0);
  output [23:0]P;
  output FiltCoeff_0_ce0;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter0;

  wire FiltCoeff_0_ce0;
  wire [23:0]P;
  wire [1:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_0_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h8F888888)) 
    p_reg_reg_i_2__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp1_stage0_11001),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(FiltCoeff_0_ce0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_42
   (P,
    grp_fu_1841_ce,
    FiltCoeff_0_ce0,
    ap_clk,
    q00,
    p_reg_reg_0);
  output [23:0]P;
  input grp_fu_1841_ce;
  input FiltCoeff_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;

  wire FiltCoeff_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_0_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_43
   (P,
    grp_fu_1841_ce,
    FiltCoeff_0_ce0,
    ap_clk,
    q00,
    A);
  output [23:0]P;
  input grp_fu_1841_ce;
  input FiltCoeff_0_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]A;

  wire [7:0]A;
  wire FiltCoeff_0_ce0;
  wire [23:0]P;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_0_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1
   (P,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_1_ce0,
    ap_clk,
    q00,
    p_reg_reg,
    p_reg_reg_0);
  output [24:0]P;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_1_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg;
  input [23:0]p_reg_reg_0;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_41 bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_22
   (P,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_1_ce0,
    ap_clk,
    q00,
    p_reg_reg,
    p_reg_reg_0);
  output [24:0]P;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_1_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg;
  input [23:0]p_reg_reg_0;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_40 bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_23
   (P,
    FiltCoeff_1_ce0,
    WEA,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    A,
    p_reg_reg,
    p_reg_reg_0,
    Q,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp0_iter1);
  output [24:0]P;
  output FiltCoeff_1_ce0;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]A;
  input [23:0]p_reg_reg;
  input p_reg_reg_0;
  input [1:0]Q;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp0_iter1;

  wire [7:0]A;
  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire grp_fu_1841_ce;
  wire [23:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.A(A),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .Q(Q),
        .WEA(WEA),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
   (P,
    FiltCoeff_1_ce0,
    WEA,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    A,
    p_reg_reg_0,
    p_reg_reg_1,
    Q,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp0_iter1);
  output [24:0]P;
  output FiltCoeff_1_ce0;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]A;
  input [23:0]p_reg_reg_0;
  input p_reg_reg_1;
  input [1:0]Q;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp0_iter1;

  wire [7:0]A;
  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire grp_fu_1841_ce;
  wire [23:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0[23],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(WEA),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF080808)) 
    p_reg_reg_i_1__7
       (.I0(p_reg_reg_1),
        .I1(Q[1]),
        .I2(ap_block_pp1_stage0_11001),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(FiltCoeff_1_ce0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_40
   (P,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_1_ce0,
    ap_clk,
    q00,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_1_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(WEA),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_41
   (P,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_1_ce0,
    ap_clk,
    q00,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_1_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(WEA),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1
   (PCOUT,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_2_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_39 bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_24
   (PCOUT,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_2_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_38 bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_25
   (PCOUT,
    FiltCoeff_2_ce0,
    WEA,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    Q,
    P,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_11001,
    p_reg_reg,
    ap_enable_reg_pp0_iter1);
  output [47:0]PCOUT;
  output FiltCoeff_2_ce0;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_11001;
  input [0:0]p_reg_reg;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_2_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire grp_fu_1841_ce;
  wire [0:0]p_reg_reg;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
   (PCOUT,
    FiltCoeff_2_ce0,
    WEA,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    Q,
    P,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_11001,
    p_reg_reg_0,
    ap_enable_reg_pp0_iter1);
  output [47:0]PCOUT;
  output FiltCoeff_2_ce0;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_11001;
  input [0:0]p_reg_reg_0;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_2_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire grp_fu_1841_ce;
  wire [0:0]p_reg_reg_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(WEA),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hF222)) 
    p_reg_reg_i_1__8
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_block_pp1_stage0_11001),
        .I2(p_reg_reg_0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(FiltCoeff_2_ce0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_38
   (PCOUT,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_2_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(WEA),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_39
   (PCOUT,
    WEA,
    grp_fu_1841_ce,
    FiltCoeff_2_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input [0:0]WEA;
  input grp_fu_1841_ce;
  input FiltCoeff_2_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [24:0]P;

  wire FiltCoeff_2_ce0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(WEA),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_2_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1
   (P,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_3_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_37 bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_26
   (P,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_3_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_36 bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_27
   (P,
    FiltCoeff_3_ce0,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    Q,
    PCOUT,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter3,
    p_reg_reg,
    ap_enable_reg_pp0_iter1);
  output [25:0]P;
  output FiltCoeff_3_ce0;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter3;
  input [0:0]p_reg_reg;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire grp_fu_1841_ce;
  wire [0:0]p_reg_reg;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
   (P,
    FiltCoeff_3_ce0,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    Q,
    PCOUT,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter3,
    p_reg_reg_0,
    ap_enable_reg_pp0_iter1);
  output [25:0]P;
  output FiltCoeff_3_ce0;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter3;
  input [0:0]p_reg_reg_0;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire grp_fu_1841_ce;
  wire [0:0]p_reg_reg_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hF444)) 
    p_reg_reg_i_2
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(p_reg_reg_0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(FiltCoeff_3_ce0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_36
   (P,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_3_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_37
   (P,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_3_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [25:0]P;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_3_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_3_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_3_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1
   (PCOUT,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_4_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire FiltCoeff_4_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_35 bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_28
   (PCOUT,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_4_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire FiltCoeff_4_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_34 bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_29
   (PCOUT,
    FiltCoeff_4_ce0,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    Q,
    P,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter4,
    p_reg_reg,
    ap_enable_reg_pp0_iter1);
  output [47:0]PCOUT;
  output FiltCoeff_4_ce0;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter4;
  input [0:0]p_reg_reg;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_4_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter4;
  wire grp_fu_1841_ce;
  wire [0:0]p_reg_reg;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
   (PCOUT,
    FiltCoeff_4_ce0,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    ap_clk,
    q00,
    Q,
    P,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter4,
    p_reg_reg_0,
    ap_enable_reg_pp0_iter1);
  output [47:0]PCOUT;
  output FiltCoeff_4_ce0;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter4;
  input [0:0]p_reg_reg_0;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_4_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter4;
  wire grp_fu_1841_ce;
  wire [0:0]p_reg_reg_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hF444)) 
    p_reg_reg_i_1__0
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(p_reg_reg_0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(FiltCoeff_4_ce0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_34
   (PCOUT,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_4_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire FiltCoeff_4_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_35
   (PCOUT,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_4_ce0,
    ap_clk,
    q00,
    Q,
    P);
  output [47:0]PCOUT;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_4_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [25:0]P;

  wire FiltCoeff_4_ce0;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_4_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1
   (in,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_5_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]in;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_5_ce0;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_33 bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .in(in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_30
   (in,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_5_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]in;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_5_ce0;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [7:0]in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_32 bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .in(in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_31
   (ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_5_ce0,
    in,
    ap_clk,
    q00,
    Q,
    PCOUT,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter5,
    p_reg_reg,
    ap_enable_reg_pp0_iter1);
  output ap_block_pp1_stage0_subdone;
  output grp_fu_1841_ce;
  output FiltCoeff_5_ce0;
  output [7:0]in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter5;
  input [1:0]p_reg_reg;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_5_ce0;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter5;
  wire grp_fu_1841_ce;
  wire [7:0]in;
  wire [1:0]p_reg_reg;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .PCOUT(PCOUT),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (grp_fu_1841_ce),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .in(in),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
   (ap_block_pp1_stage0_subdone,
    \ap_CS_fsm_reg[4] ,
    FiltCoeff_5_ce0,
    in,
    ap_clk,
    q00,
    Q,
    PCOUT,
    ap_block_pp1_stage0_11001,
    ap_enable_reg_pp1_iter5,
    p_reg_reg_0,
    ap_enable_reg_pp0_iter1);
  output ap_block_pp1_stage0_subdone;
  output \ap_CS_fsm_reg[4] ;
  output FiltCoeff_5_ce0;
  output [7:0]in;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_block_pp1_stage0_11001;
  input ap_enable_reg_pp1_iter5;
  input [1:0]p_reg_reg_0;
  input ap_enable_reg_pp0_iter1;

  wire FiltCoeff_5_ce0;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][16]_srl16_i_2_n_3 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter5;
  wire [26:26]grp_fu_1992_p3;
  wire [7:0]in;
  wire [1:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire [5:0]tmp_9_fu_1778_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG_reg[15][16]_srl16_i_2 
       (.I0(tmp_9_fu_1778_p4[0]),
        .I1(tmp_9_fu_1778_p4[1]),
        .I2(tmp_9_fu_1778_p4[2]),
        .I3(tmp_9_fu_1778_p4[3]),
        .I4(tmp_9_fu_1778_p4[4]),
        .I5(tmp_9_fu_1778_p4[5]),
        .O(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(grp_fu_1992_p3),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_2_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(in[7]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_ce0),
        .CEB2(\ap_CS_fsm_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[4] ),
        .CEP(\ap_CS_fsm_reg[4] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_1992_p3,tmp_9_fu_1778_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hF444)) 
    p_reg_reg_i_1
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg_0[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(FiltCoeff_5_ce0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__1
       (.I0(ap_block_pp1_stage0_11001),
        .O(ap_block_pp1_stage0_subdone));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__2
       (.I0(p_reg_reg_0[1]),
        .I1(ap_block_pp1_stage0_11001),
        .O(\ap_CS_fsm_reg[4] ));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_32
   (in,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_5_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]in;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_5_ce0;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [26:26]grp_fu_1981_p3;
  wire [7:0]in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire [5:0]tmp_7_fu_1719_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG_reg[15][8]_srl16_i_2__0 
       (.I0(tmp_7_fu_1719_p4[0]),
        .I1(tmp_7_fu_1719_p4[1]),
        .I2(tmp_7_fu_1719_p4[2]),
        .I3(tmp_7_fu_1719_p4[3]),
        .I4(tmp_7_fu_1719_p4[4]),
        .I5(tmp_7_fu_1719_p4[5]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(grp_fu_1981_p3),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(in[1]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_1981_p3,tmp_7_fu_1719_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_33
   (in,
    ap_block_pp1_stage0_subdone,
    grp_fu_1841_ce,
    FiltCoeff_5_ce0,
    ap_clk,
    q00,
    Q,
    PCOUT);
  output [7:0]in;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1841_ce;
  input FiltCoeff_5_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire FiltCoeff_5_ce0;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7_n_3 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1841_ce;
  wire [26:26]grp_fu_1970_p3;
  wire [7:0]in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire [5:0]tmp_5_fu_1660_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_96),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(tmp_5_fu_1660_p4[0]),
        .I1(tmp_5_fu_1660_p4[1]),
        .I2(tmp_5_fu_1660_p4[2]),
        .I3(tmp_5_fu_1660_p4[3]),
        .I4(tmp_5_fu_1660_p4[4]),
        .I5(tmp_5_fu_1660_p4[5]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_95),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_94),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_93),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_92),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_91),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_90),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(grp_fu_1970_p3),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(p_reg_reg_n_89),
        .O(in[7]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1841_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_5_ce0),
        .CEB2(grp_fu_1841_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1841_ce),
        .CEP(grp_fu_1841_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_1970_p3,tmp_5_fu_1660_p4,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s
   (Q,
    \d_read_reg_22_reg[9]_0 ,
    ap_clk);
  output [9:0]Q;
  input [9:0]\d_read_reg_22_reg[9]_0 ;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s_60
   (\ap_CS_fsm_reg[1] ,
    \d_read_reg_22_reg[10]_0 ,
    D,
    Q,
    \cmp19184_i_reg_476_reg[0] ,
    \d_read_reg_22_reg[10]_1 ,
    ap_clk);
  output \ap_CS_fsm_reg[1] ;
  output [10:0]\d_read_reg_22_reg[10]_0 ;
  output [11:0]D;
  input [0:0]Q;
  input \cmp19184_i_reg_476_reg[0] ;
  input [10:0]\d_read_reg_22_reg[10]_1 ;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire \cmp19184_i_reg_476[0]_i_2_n_3 ;
  wire \cmp19184_i_reg_476[0]_i_3_n_3 ;
  wire \cmp19184_i_reg_476[0]_i_4_n_3 ;
  wire \cmp19184_i_reg_476_reg[0] ;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire [10:0]\d_read_reg_22_reg[10]_1 ;
  wire \sub_i_reg_471[11]_i_2_n_3 ;
  wire \sub_i_reg_471[6]_i_2_n_3 ;

  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cmp19184_i_reg_476[0]_i_1 
       (.I0(\cmp19184_i_reg_476[0]_i_2_n_3 ),
        .I1(\cmp19184_i_reg_476[0]_i_3_n_3 ),
        .I2(\cmp19184_i_reg_476[0]_i_4_n_3 ),
        .I3(Q),
        .I4(\cmp19184_i_reg_476_reg[0] ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \cmp19184_i_reg_476[0]_i_2 
       (.I0(\d_read_reg_22_reg[10]_0 [8]),
        .I1(\d_read_reg_22_reg[10]_0 [9]),
        .I2(Q),
        .I3(\d_read_reg_22_reg[10]_0 [10]),
        .I4(\d_read_reg_22_reg[10]_0 [1]),
        .I5(\d_read_reg_22_reg[10]_0 [0]),
        .O(\cmp19184_i_reg_476[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp19184_i_reg_476[0]_i_3 
       (.I0(\d_read_reg_22_reg[10]_0 [3]),
        .I1(\d_read_reg_22_reg[10]_0 [5]),
        .I2(\d_read_reg_22_reg[10]_0 [7]),
        .I3(\d_read_reg_22_reg[10]_0 [2]),
        .I4(\d_read_reg_22_reg[10]_0 [4]),
        .O(\cmp19184_i_reg_476[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \cmp19184_i_reg_476[0]_i_4 
       (.I0(\d_read_reg_22_reg[10]_0 [6]),
        .I1(\d_read_reg_22_reg[10]_0 [8]),
        .I2(\d_read_reg_22_reg[10]_0 [7]),
        .O(\cmp19184_i_reg_476[0]_i_4_n_3 ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [0]),
        .Q(\d_read_reg_22_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [10]),
        .Q(\d_read_reg_22_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [1]),
        .Q(\d_read_reg_22_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [2]),
        .Q(\d_read_reg_22_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [3]),
        .Q(\d_read_reg_22_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [4]),
        .Q(\d_read_reg_22_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [5]),
        .Q(\d_read_reg_22_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [6]),
        .Q(\d_read_reg_22_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [7]),
        .Q(\d_read_reg_22_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [8]),
        .Q(\d_read_reg_22_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [9]),
        .Q(\d_read_reg_22_reg[10]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_471[0]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_i_reg_471[10]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [9]),
        .I1(\d_read_reg_22_reg[10]_0 [7]),
        .I2(\sub_i_reg_471[11]_i_2_n_3 ),
        .I3(\d_read_reg_22_reg[10]_0 [6]),
        .I4(\d_read_reg_22_reg[10]_0 [8]),
        .I5(\d_read_reg_22_reg[10]_0 [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_i_reg_471[11]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [9]),
        .I1(\d_read_reg_22_reg[10]_0 [7]),
        .I2(\sub_i_reg_471[11]_i_2_n_3 ),
        .I3(\d_read_reg_22_reg[10]_0 [6]),
        .I4(\d_read_reg_22_reg[10]_0 [8]),
        .I5(\d_read_reg_22_reg[10]_0 [10]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_i_reg_471[11]_i_2 
       (.I0(\d_read_reg_22_reg[10]_0 [4]),
        .I1(\d_read_reg_22_reg[10]_0 [2]),
        .I2(\d_read_reg_22_reg[10]_0 [0]),
        .I3(\d_read_reg_22_reg[10]_0 [1]),
        .I4(\d_read_reg_22_reg[10]_0 [3]),
        .I5(\d_read_reg_22_reg[10]_0 [5]),
        .O(\sub_i_reg_471[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_reg_471[1]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [1]),
        .I1(\d_read_reg_22_reg[10]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_i_reg_471[2]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [1]),
        .I1(\d_read_reg_22_reg[10]_0 [0]),
        .I2(\d_read_reg_22_reg[10]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_reg_471[3]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [2]),
        .I1(\d_read_reg_22_reg[10]_0 [0]),
        .I2(\d_read_reg_22_reg[10]_0 [1]),
        .I3(\d_read_reg_22_reg[10]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_i_reg_471[4]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [3]),
        .I1(\d_read_reg_22_reg[10]_0 [1]),
        .I2(\d_read_reg_22_reg[10]_0 [0]),
        .I3(\d_read_reg_22_reg[10]_0 [2]),
        .I4(\d_read_reg_22_reg[10]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_i_reg_471[5]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [4]),
        .I1(\d_read_reg_22_reg[10]_0 [2]),
        .I2(\d_read_reg_22_reg[10]_0 [0]),
        .I3(\d_read_reg_22_reg[10]_0 [1]),
        .I4(\d_read_reg_22_reg[10]_0 [3]),
        .I5(\d_read_reg_22_reg[10]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_i_reg_471[6]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [5]),
        .I1(\d_read_reg_22_reg[10]_0 [3]),
        .I2(\sub_i_reg_471[6]_i_2_n_3 ),
        .I3(\d_read_reg_22_reg[10]_0 [2]),
        .I4(\d_read_reg_22_reg[10]_0 [4]),
        .I5(\d_read_reg_22_reg[10]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_i_reg_471[6]_i_2 
       (.I0(\d_read_reg_22_reg[10]_0 [0]),
        .I1(\d_read_reg_22_reg[10]_0 [1]),
        .O(\sub_i_reg_471[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_i_reg_471[7]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [6]),
        .I1(\sub_i_reg_471[11]_i_2_n_3 ),
        .I2(\d_read_reg_22_reg[10]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_reg_471[8]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [7]),
        .I1(\sub_i_reg_471[11]_i_2_n_3 ),
        .I2(\d_read_reg_22_reg[10]_0 [6]),
        .I3(\d_read_reg_22_reg[10]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_i_reg_471[9]_i_1 
       (.I0(\d_read_reg_22_reg[10]_0 [8]),
        .I1(\d_read_reg_22_reg[10]_0 [6]),
        .I2(\sub_i_reg_471[11]_i_2_n_3 ),
        .I3(\d_read_reg_22_reg[10]_0 [7]),
        .I4(\d_read_reg_22_reg[10]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s_70
   (Q,
    D,
    ap_clk);
  output [9:0]Q;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]Q;
  wire ap_clk;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_reg_unsigned_short_s_71
   (Q,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_NS_fsm117_out,
    ap_enable_reg_pp0_iter2_reg,
    \sof_3_reg_191_reg[0] ,
    E,
    ap_enable_reg_pp0_iter0_reg_0,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    \icmp_ln938_reg_499_reg[0] ,
    m_axis_video_TREADY_0,
    \ColorMode_read_reg_457_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln938_reg_499_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    sof_3_reg_191,
    sof_fu_112,
    \sof_3_reg_191_reg[0]_0 ,
    CO,
    Q,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    m_axis_video_TREADY,
    \icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ,
    OutYUV_empty_n,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    \B_V_data_1_payload_A[23]_i_3_0 ,
    \icmp_ln951_reg_503_reg[0] ,
    icmp_ln951_reg_503,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_NS_fsm117_out;
  output ap_enable_reg_pp0_iter2_reg;
  output \sof_3_reg_191_reg[0] ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [3:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output \icmp_ln938_reg_499_reg[0] ;
  output [0:0]m_axis_video_TREADY_0;
  output \ColorMode_read_reg_457_reg[2] ;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln938_reg_499_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_0;
  input sof_3_reg_191;
  input sof_fu_112;
  input \sof_3_reg_191_reg[0]_0 ;
  input [0:0]CO;
  input [4:0]Q;
  input \ap_CS_fsm_reg[4] ;
  input [0:0]\ap_CS_fsm_reg[4]_0 ;
  input m_axis_video_TREADY;
  input \icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ;
  input OutYUV_empty_n;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input [7:0]\B_V_data_1_payload_A[23]_i_3_0 ;
  input [0:0]\icmp_ln951_reg_503_reg[0] ;
  input icmp_ln951_reg_503;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire \B_V_data_1_payload_A[23]_i_1__0_n_3 ;
  wire [7:0]\B_V_data_1_payload_A[23]_i_3_0 ;
  wire \B_V_data_1_payload_A[23]_i_4_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B[23]_i_1__0_n_3 ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire \ColorMode_read_reg_457_reg[2] ;
  wire [3:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire OutYUV_empty_n;
  wire [4:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire ap_NS_fsm1;
  wire ap_NS_fsm117_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire \icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln938_reg_499_reg[0] ;
  wire \icmp_ln938_reg_499_reg[0]_0 ;
  wire icmp_ln951_reg_503;
  wire [0:0]\icmp_ln951_reg_503_reg[0] ;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TREADY_0;
  wire regslice_both_AXI_video_strm_V_data_V_U_apdone_blk;
  wire sof_3_reg_191;
  wire \sof_3_reg_191_reg[0] ;
  wire \sof_3_reg_191_reg[0]_0 ;
  wire sof_fu_112;

  LUT3 #(
    .INIT(8'h0B)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \B_V_data_1_payload_A[23]_i_3 
       (.I0(\B_V_data_1_payload_A[23]_i_3_0 [2]),
        .I1(\B_V_data_1_payload_A[23]_i_3_0 [3]),
        .I2(\B_V_data_1_payload_A[23]_i_3_0 [0]),
        .I3(\B_V_data_1_payload_A[23]_i_3_0 [1]),
        .I4(\B_V_data_1_payload_A[23]_i_4_n_3 ),
        .O(\ColorMode_read_reg_457_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \B_V_data_1_payload_A[23]_i_4 
       (.I0(\B_V_data_1_payload_A[23]_i_3_0 [5]),
        .I1(\B_V_data_1_payload_A[23]_i_3_0 [4]),
        .I2(\B_V_data_1_payload_A[23]_i_3_0 [7]),
        .I3(\B_V_data_1_payload_A[23]_i_3_0 [6]),
        .O(\B_V_data_1_payload_A[23]_i_4_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_payload_B[23]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln938_reg_499_reg[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(\icmp_ln938_reg_499_reg[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(\icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln938_reg_499_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(\icmp_ln938_reg_499_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(Q[2]),
        .I2(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I3(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(regslice_both_AXI_video_strm_V_data_V_U_apdone_blk),
        .I3(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF404040FFFF4040)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(ap_NS_fsm117_out),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[3]),
        .I5(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAA0000EF000000)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\sof_3_reg_191_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(OutYUV_empty_n),
        .O(\ap_CS_fsm[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_apdone_blk),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(ap_NS_fsm1),
        .I5(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .O(regslice_both_AXI_video_strm_V_data_V_U_apdone_blk));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm117_out),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[3]),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm117_out),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h08080808CC000000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_NS_fsm117_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \i_1_reg_480[9]_i_1 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .O(m_axis_video_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln938_reg_499[0]_i_1 
       (.I0(CO),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln938_reg_499_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\sof_3_reg_191_reg[0]_0 ),
        .O(\icmp_ln938_reg_499_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln951_reg_503[0]_i_1 
       (.I0(\icmp_ln951_reg_503_reg[0] ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(Q[3]),
        .I3(CO),
        .I4(icmp_ln951_reg_503),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    \int_isr[0]_i_3 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  LUT6 #(
    .INIT(64'h000000000000D500)) 
    \j_reg_180[10]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(\ap_CS_fsm_reg[4] ),
        .O(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_180[10]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'h040404040C0CFF0C)) 
    \j_reg_180[10]_i_5 
       (.I0(OutYUV_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln938_reg_499_pp0_iter1_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(\sof_3_reg_191_reg[0]_0 ),
        .I5(\B_V_data_1_state_reg_n_3_[1] ),
        .O(ap_block_pp0_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
  LUT6 #(
    .INIT(64'hCACACACACAC0CACA)) 
    \sof_3_reg_191[0]_i_1 
       (.I0(sof_3_reg_191),
        .I1(sof_fu_112),
        .I2(ap_NS_fsm117_out),
        .I3(\sof_3_reg_191_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_11001),
        .O(\sof_3_reg_191_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both_72
   (\B_V_data_1_state_reg[1]_0 ,
    ap_enable_reg_pp1_iter1_reg,
    internal_full_n_reg,
    \sof_6_reg_282_reg[0] ,
    \icmp_ln820_reg_616_reg[0] ,
    D,
    E,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp1_iter0_reg,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    \icmp_ln844_reg_590_reg[0] ,
    \icmp_ln844_reg_590_reg[0]_0 ,
    s_axis_video_TDATA_int_regslice,
    \axi_data_V_7_reg_313_reg[23] ,
    \icmp_ln844_reg_590_reg[0]_1 ,
    \ap_CS_fsm_reg[6] ,
    \axi_data_V_3_reg_302_reg[23] ,
    \icmp_ln820_reg_616_reg[0]_0 ,
    \eol_reg_270_reg[0] ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    \sof_reg_215_reg[0] ,
    shiftReg_ce,
    \ap_CS_fsm_reg[5]_1 ,
    ap_enable_reg_pp1_iter0_reg_0,
    SS,
    ap_clk,
    ap_NS_fsm115_out,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    CO,
    ap_rst_n,
    sof_6_reg_282,
    sof_4_fu_120,
    \sof_6_reg_282_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[6]_0 ,
    \icmp_ln820_reg_616_reg[0]_1 ,
    s_axis_video_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[0]_3 ,
    B_V_data_1_sel_rd_reg_1,
    SrcYUV_full_n,
    \pix_val_V_1_2_reg_629_reg[0] ,
    \axi_data_V_7_reg_313_reg[23]_0 ,
    \axi_data_V_7_reg_313_reg[23]_1 ,
    \axi_data_V_7_reg_313_reg[23]_2 ,
    \eol_reg_270_reg[0]_0 ,
    eol_reg_270,
    \axi_data_V_5_reg_375_reg[0] ,
    sof_reg_215,
    \axi_data_V_5_reg_375_reg[23] ,
    B_V_data_1_sel,
    B_V_data_1_sel_0,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_enable_reg_pp1_iter1_reg;
  output internal_full_n_reg;
  output \sof_6_reg_282_reg[0] ;
  output \icmp_ln820_reg_616_reg[0] ;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]ap_enable_reg_pp1_iter0_reg;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [7:0]\icmp_ln844_reg_590_reg[0] ;
  output [7:0]\icmp_ln844_reg_590_reg[0]_0 ;
  output [23:0]s_axis_video_TDATA_int_regslice;
  output [23:0]\axi_data_V_7_reg_313_reg[23] ;
  output [7:0]\icmp_ln844_reg_590_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [23:0]\axi_data_V_3_reg_302_reg[23] ;
  output \icmp_ln820_reg_616_reg[0]_0 ;
  output \eol_reg_270_reg[0] ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output \sof_reg_215_reg[0] ;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output [0:0]ap_enable_reg_pp1_iter0_reg_0;
  input [0:0]SS;
  input ap_clk;
  input ap_NS_fsm115_out;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input [0:0]CO;
  input ap_rst_n;
  input sof_6_reg_282;
  input sof_4_fu_120;
  input \sof_6_reg_282_reg[0]_0 ;
  input [4:0]Q;
  input [0:0]\ap_CS_fsm_reg[6]_0 ;
  input \icmp_ln820_reg_616_reg[0]_1 ;
  input s_axis_video_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[0]_2 ;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[0]_3 ;
  input B_V_data_1_sel_rd_reg_1;
  input SrcYUV_full_n;
  input \pix_val_V_1_2_reg_629_reg[0] ;
  input [23:0]\axi_data_V_7_reg_313_reg[23]_0 ;
  input \axi_data_V_7_reg_313_reg[23]_1 ;
  input [23:0]\axi_data_V_7_reg_313_reg[23]_2 ;
  input \eol_reg_270_reg[0]_0 ;
  input eol_reg_270;
  input \axi_data_V_5_reg_375_reg[0] ;
  input sof_reg_215;
  input [23:0]\axi_data_V_5_reg_375_reg[23] ;
  input B_V_data_1_sel;
  input B_V_data_1_sel_0;
  input [23:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_rd_i_2_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[0]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SS;
  wire SrcYUV_full_n;
  wire \ap_CS_fsm[5]_i_3_n_3 ;
  wire \ap_CS_fsm[6]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm115_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter0_reg;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire [23:0]\axi_data_V_3_reg_302_reg[23] ;
  wire \axi_data_V_5_reg_375_reg[0] ;
  wire [23:0]\axi_data_V_5_reg_375_reg[23] ;
  wire \axi_data_V_7_reg_313[23]_i_4_n_3 ;
  wire [23:0]\axi_data_V_7_reg_313_reg[23] ;
  wire [23:0]\axi_data_V_7_reg_313_reg[23]_0 ;
  wire \axi_data_V_7_reg_313_reg[23]_1 ;
  wire [23:0]\axi_data_V_7_reg_313_reg[23]_2 ;
  wire eol_reg_270;
  wire \eol_reg_270_reg[0] ;
  wire \eol_reg_270_reg[0]_0 ;
  wire \icmp_ln820_reg_616_reg[0] ;
  wire \icmp_ln820_reg_616_reg[0]_0 ;
  wire \icmp_ln820_reg_616_reg[0]_1 ;
  wire [7:0]\icmp_ln844_reg_590_reg[0] ;
  wire [7:0]\icmp_ln844_reg_590_reg[0]_0 ;
  wire [7:0]\icmp_ln844_reg_590_reg[0]_1 ;
  wire internal_full_n_reg;
  wire \pix_val_V_0_2_reg_624[0]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_624[0]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[1]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_624[1]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[2]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_624[2]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[3]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_624[3]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[4]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_624[4]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[5]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_624[5]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[6]_i_2_n_3 ;
  wire \pix_val_V_0_2_reg_624[6]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[7]_i_3_n_3 ;
  wire \pix_val_V_0_2_reg_624[7]_i_4_n_3 ;
  wire \pix_val_V_1_2_reg_629[0]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629[1]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629[2]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629[3]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629[4]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629[5]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629[6]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629[7]_i_2_n_3 ;
  wire \pix_val_V_1_2_reg_629_reg[0] ;
  wire [23:0]s_axis_video_TDATA;
  wire [23:0]s_axis_video_TDATA_int_regslice;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_4_fu_120;
  wire sof_6_reg_282;
  wire \sof_6_reg_282_reg[0] ;
  wire \sof_6_reg_282_reg[0]_0 ;
  wire sof_reg_215;
  wire \sof_reg_215_reg[0] ;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5554FFFFAAAB0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(CO),
        .I2(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5554FFFFAAAB0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(CO),
        .I2(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFF01)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I2(CO),
        .I3(B_V_data_1_sel_rd_i_2_n_3),
        .I4(\sof_reg_215_reg[0] ),
        .I5(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h40)) 
    B_V_data_1_sel_rd_i_2
       (.I0(\axi_data_V_5_reg_375_reg[0] ),
        .I1(Q[4]),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_sel_rd_i_2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel__0),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(ap_rst_n),
        .I3(s_axis_video_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(ap_rst_n),
        .I3(s_axis_video_TVALID),
        .I4(\B_V_data_1_state_reg[0]_2 ),
        .I5(B_V_data_1_sel_rd_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(ap_rst_n),
        .I3(s_axis_video_TVALID),
        .I4(\B_V_data_1_state_reg[0]_3 ),
        .I5(B_V_data_1_sel_rd_reg_1),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(internal_full_n_reg),
        .I2(Q[2]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .O(\B_V_data_1_state[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[4]),
        .I1(\axi_data_V_5_reg_375_reg[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(Q[0]),
        .I4(sof_reg_215),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(Q[2]),
        .I1(internal_full_n_reg),
        .I2(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[5]_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(SrcYUV_full_n),
        .I1(\icmp_ln820_reg_616_reg[0]_1 ),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(Q[2]),
        .I4(internal_full_n_reg),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_NS_fsm115_out),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(CO),
        .I3(internal_full_n_reg),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h1111111111111F11)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_3_n_3 ),
        .I1(SrcYUV_full_n),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(CO),
        .I5(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\icmp_ln820_reg_616_reg[0]_1 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .O(\ap_CS_fsm[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(Q[1]),
        .I2(\sof_6_reg_282_reg[0]_0 ),
        .I3(\ap_CS_fsm[6]_i_3_n_3 ),
        .I4(CO),
        .I5(ap_enable_reg_pp1_iter0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(internal_full_n_reg),
        .I1(Q[2]),
        .O(\ap_CS_fsm[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(CO),
        .I1(internal_full_n_reg),
        .I2(Q[2]),
        .I3(ap_NS_fsm115_out),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_NS_fsm115_out),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(internal_full_n_reg),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(CO),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT4 #(
    .INIT(16'hFF04)) 
    \axi_data_V_3_reg_302[23]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(Q[1]),
        .I2(\sof_6_reg_282_reg[0]_0 ),
        .I3(\icmp_ln820_reg_616_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \axi_data_V_3_reg_302[23]_i_3 
       (.I0(\icmp_ln820_reg_616_reg[0]_1 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(Q[2]),
        .I3(internal_full_n_reg),
        .O(\icmp_ln820_reg_616_reg[0] ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[0]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [0]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [0]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[0]),
        .O(\axi_data_V_3_reg_302_reg[23] [0]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[10]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [10]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [10]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[10]),
        .O(\axi_data_V_3_reg_302_reg[23] [10]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[11]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [11]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [11]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[11]),
        .O(\axi_data_V_3_reg_302_reg[23] [11]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[12]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [12]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [12]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[12]),
        .O(\axi_data_V_3_reg_302_reg[23] [12]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[13]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [13]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [13]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[13]),
        .O(\axi_data_V_3_reg_302_reg[23] [13]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[14]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [14]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [14]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[14]),
        .O(\axi_data_V_3_reg_302_reg[23] [14]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[15]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [15]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [15]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[15]),
        .O(\axi_data_V_3_reg_302_reg[23] [15]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[16]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [16]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [16]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[16]),
        .O(\axi_data_V_3_reg_302_reg[23] [16]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[17]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [17]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [17]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[17]),
        .O(\axi_data_V_3_reg_302_reg[23] [17]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[18]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [18]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [18]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[18]),
        .O(\axi_data_V_3_reg_302_reg[23] [18]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[19]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [19]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [19]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[19]),
        .O(\axi_data_V_3_reg_302_reg[23] [19]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[1]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [1]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [1]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[1]),
        .O(\axi_data_V_3_reg_302_reg[23] [1]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[20]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [20]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [20]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[20]),
        .O(\axi_data_V_3_reg_302_reg[23] [20]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[21]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [21]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [21]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[21]),
        .O(\axi_data_V_3_reg_302_reg[23] [21]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[22]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [22]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [22]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[22]),
        .O(\axi_data_V_3_reg_302_reg[23] [22]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[23]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [23]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [23]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[23]),
        .O(\axi_data_V_3_reg_302_reg[23] [23]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[2]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [2]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [2]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[2]),
        .O(\axi_data_V_3_reg_302_reg[23] [2]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[3]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [3]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [3]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[3]),
        .O(\axi_data_V_3_reg_302_reg[23] [3]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[4]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [4]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [4]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[4]),
        .O(\axi_data_V_3_reg_302_reg[23] [4]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[5]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [5]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [5]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[5]),
        .O(\axi_data_V_3_reg_302_reg[23] [5]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[6]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [6]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [6]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[6]),
        .O(\axi_data_V_3_reg_302_reg[23] [6]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[7]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [7]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [7]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[7]),
        .O(\axi_data_V_3_reg_302_reg[23] [7]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[8]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [8]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [8]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[8]),
        .O(\axi_data_V_3_reg_302_reg[23] [8]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \axi_data_V_5_reg_375[9]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_2 [9]),
        .I1(\sof_6_reg_282_reg[0]_0 ),
        .I2(\axi_data_V_5_reg_375_reg[23] [9]),
        .I3(Q[3]),
        .I4(s_axis_video_TDATA_int_regslice[9]),
        .O(\axi_data_V_3_reg_302_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[0]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [0]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [0]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[0]),
        .O(\axi_data_V_7_reg_313_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[10]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [10]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [10]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[10]),
        .O(\axi_data_V_7_reg_313_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[11]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [11]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [11]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[11]),
        .O(\axi_data_V_7_reg_313_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[12]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [12]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [12]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[12]),
        .O(\axi_data_V_7_reg_313_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[13]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [13]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [13]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[13]),
        .O(\axi_data_V_7_reg_313_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[14]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [14]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [14]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[14]),
        .O(\axi_data_V_7_reg_313_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[15]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [15]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [15]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[15]),
        .O(\axi_data_V_7_reg_313_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[16]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [16]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [16]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[16]),
        .O(\axi_data_V_7_reg_313_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[17]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [17]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [17]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[17]),
        .O(\axi_data_V_7_reg_313_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[18]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [18]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [18]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[18]),
        .O(\axi_data_V_7_reg_313_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[19]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [19]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [19]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[19]),
        .O(\axi_data_V_7_reg_313_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[1]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [1]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [1]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[1]),
        .O(\axi_data_V_7_reg_313_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[20]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [20]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [20]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[20]),
        .O(\axi_data_V_7_reg_313_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[21]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [21]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [21]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[21]),
        .O(\axi_data_V_7_reg_313_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[22]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [22]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [22]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[22]),
        .O(\axi_data_V_7_reg_313_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \axi_data_V_7_reg_313[23]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(internal_full_n_reg),
        .I2(Q[2]),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[23]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [23]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [23]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[23]),
        .O(\axi_data_V_7_reg_313_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBF0080)) 
    \axi_data_V_7_reg_313[23]_i_4 
       (.I0(\eol_reg_270_reg[0]_0 ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(\icmp_ln820_reg_616_reg[0]_1 ),
        .I4(eol_reg_270),
        .I5(sof_6_reg_282),
        .O(\axi_data_V_7_reg_313[23]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[2]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [2]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [2]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[2]),
        .O(\axi_data_V_7_reg_313_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[3]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [3]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [3]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[3]),
        .O(\axi_data_V_7_reg_313_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[4]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [4]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [4]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[4]),
        .O(\axi_data_V_7_reg_313_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[5]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [5]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [5]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[5]),
        .O(\axi_data_V_7_reg_313_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[6]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [6]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [6]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[6]),
        .O(\axi_data_V_7_reg_313_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[7]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [7]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [7]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[7]),
        .O(\axi_data_V_7_reg_313_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[8]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [8]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [8]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[8]),
        .O(\axi_data_V_7_reg_313_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_data_V_7_reg_313[9]_i_1 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [9]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [9]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(CO),
        .I5(s_axis_video_TDATA_int_regslice[9]),
        .O(\axi_data_V_7_reg_313_reg[23] [9]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .O(s_axis_video_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .O(s_axis_video_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .O(s_axis_video_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .O(s_axis_video_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .O(s_axis_video_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .O(s_axis_video_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .O(s_axis_video_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .O(s_axis_video_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .O(s_axis_video_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .O(s_axis_video_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .O(s_axis_video_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .O(s_axis_video_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .O(s_axis_video_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .O(s_axis_video_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .O(s_axis_video_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .O(s_axis_video_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .O(s_axis_video_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .O(s_axis_video_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .O(s_axis_video_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .O(s_axis_video_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .O(s_axis_video_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(s_axis_video_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .O(s_axis_video_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_191[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .O(s_axis_video_TDATA_int_regslice[9]));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_203[0]_i_1 
       (.I0(sof_reg_215),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\sof_reg_215_reg[0] ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \eol_1_reg_399[0]_i_1 
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(Q[4]),
        .I3(\axi_data_V_5_reg_375_reg[0] ),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \eol_reg_270[0]_i_1 
       (.I0(eol_reg_270),
        .I1(\icmp_ln820_reg_616_reg[0] ),
        .I2(\eol_reg_270_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(Q[1]),
        .I5(\sof_6_reg_282_reg[0]_0 ),
        .O(\eol_reg_270_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln820_reg_616[0]_i_1 
       (.I0(\icmp_ln820_reg_616_reg[0]_1 ),
        .I1(internal_full_n_reg),
        .I2(Q[2]),
        .I3(CO),
        .O(\icmp_ln820_reg_616_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_259[10]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(internal_full_n_reg),
        .I3(Q[2]),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[0]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[0]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[0]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [16]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [16]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[16]),
        .O(\pix_val_V_0_2_reg_624[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[0]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [0]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [0]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[0]),
        .O(\pix_val_V_0_2_reg_624[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[1]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[1]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[1]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [17]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [17]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[17]),
        .O(\pix_val_V_0_2_reg_624[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[1]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [1]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [1]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[1]),
        .O(\pix_val_V_0_2_reg_624[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[2]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[2]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[2]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [18]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [18]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[18]),
        .O(\pix_val_V_0_2_reg_624[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[2]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [2]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [2]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[2]),
        .O(\pix_val_V_0_2_reg_624[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[3]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[3]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[3]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [19]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [19]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[19]),
        .O(\pix_val_V_0_2_reg_624[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[3]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [3]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [3]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[3]),
        .O(\pix_val_V_0_2_reg_624[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[4]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[4]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[4]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [20]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [20]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[20]),
        .O(\pix_val_V_0_2_reg_624[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[4]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [4]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [4]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[4]),
        .O(\pix_val_V_0_2_reg_624[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[5]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[5]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[5]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [21]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [21]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[21]),
        .O(\pix_val_V_0_2_reg_624[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[5]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [5]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [5]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[5]),
        .O(\pix_val_V_0_2_reg_624[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[6]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[6]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[6]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [22]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [22]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[22]),
        .O(\pix_val_V_0_2_reg_624[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[6]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [6]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [6]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[6]),
        .O(\pix_val_V_0_2_reg_624[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \pix_val_V_0_2_reg_624[7]_i_1 
       (.I0(CO),
        .I1(Q[2]),
        .I2(internal_full_n_reg),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_624[7]_i_2 
       (.I0(\pix_val_V_0_2_reg_624[7]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[7]_i_4_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[7]_i_3 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [23]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [23]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[23]),
        .O(\pix_val_V_0_2_reg_624[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_624[7]_i_4 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [7]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [7]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[7]),
        .O(\pix_val_V_0_2_reg_624[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[0]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[0]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[0]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [8]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [8]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[8]),
        .O(\pix_val_V_1_2_reg_629[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[1]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[1]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[1]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [9]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [9]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[9]),
        .O(\pix_val_V_1_2_reg_629[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[2]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[2]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[2]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [10]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [10]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[10]),
        .O(\pix_val_V_1_2_reg_629[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[3]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[3]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[3]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [11]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [11]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[11]),
        .O(\pix_val_V_1_2_reg_629[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[4]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[4]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[4]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [12]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [12]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[12]),
        .O(\pix_val_V_1_2_reg_629[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[5]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[5]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[5]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [13]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [13]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[13]),
        .O(\pix_val_V_1_2_reg_629[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[6]_i_3_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[6]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[6]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [14]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [14]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[14]),
        .O(\pix_val_V_1_2_reg_629[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_629[7]_i_1 
       (.I0(\pix_val_V_0_2_reg_624[7]_i_4_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_1_2_reg_629[7]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_629[7]_i_2 
       (.I0(\axi_data_V_7_reg_313_reg[23]_0 [15]),
        .I1(\axi_data_V_7_reg_313_reg[23]_1 ),
        .I2(\axi_data_V_7_reg_313_reg[23]_2 [15]),
        .I3(\axi_data_V_7_reg_313[23]_i_4_n_3 ),
        .I4(s_axis_video_TDATA_int_regslice[15]),
        .O(\pix_val_V_1_2_reg_629[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[0]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[0]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[0]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[1]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[1]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[1]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[2]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[2]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[2]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[3]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[3]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[3]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[4]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[4]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[4]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[5]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[5]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[5]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[6]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[6]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[6]_i_2_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_634[7]_i_1 
       (.I0(\pix_val_V_1_2_reg_629[7]_i_2_n_3 ),
        .I1(\pix_val_V_1_2_reg_629_reg[0] ),
        .I2(\pix_val_V_0_2_reg_624[7]_i_3_n_3 ),
        .O(\icmp_ln844_reg_590_reg[0]_1 [7]));
  LUT6 #(
    .INIT(64'h00000C00AAAAACAA)) 
    \sof_6_reg_282[0]_i_1 
       (.I0(sof_6_reg_282),
        .I1(sof_4_fu_120),
        .I2(\sof_6_reg_282_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .I5(\icmp_ln820_reg_616_reg[0] ),
        .O(\sof_6_reg_282_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n,
    icmp_ln951_reg_503);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n;
  input icmp_ln951_reg_503;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire icmp_ln951_reg_503;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(icmp_ln951_reg_503),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(icmp_ln951_reg_503),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1_61
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n,
    sof_3_reg_191,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 );
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n;
  input sof_3_reg_191;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire B_V_data_1_state_cmp_full__0;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire sof_3_reg_191;

  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(sof_3_reg_191),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_state_cmp_full__0),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state_cmp_full__0));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AFFFFFF8A000000)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_3_reg_191),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_state_cmp_full__0),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1_73
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \sof_6_reg_282_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    \eol_reg_270_reg[0] ,
    s_axis_video_TLAST_int_regslice,
    \eol_1_ph_reg_362_reg[0] ,
    CO,
    \axi_last_V_3_reg_292_reg[0] ,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \axi_last_V_8_reg_325_reg[0] ,
    Q,
    \axi_last_V_8_reg_325_reg[0]_0 ,
    \axi_last_V_8_reg_325_reg[0]_1 ,
    eol_reg_270,
    \axi_last_V_5_reg_387_reg[0] ,
    axi_last_V_5_ph_reg_350,
    \eol_1_reg_399_reg[0] ,
    \ap_CS_fsm_reg[6]_i_4_0 ,
    \ap_CS_fsm_reg[6]_i_4_1 ,
    s_axis_video_TLAST,
    axi_last_V_3_reg_292,
    \axi_last_V_8_reg_325_reg[0]_2 ,
    \axi_last_V_8_reg_325_reg[0]_3 ,
    sof_6_reg_282);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \sof_6_reg_282_reg[0] ;
  output \ap_CS_fsm_reg[5] ;
  output \eol_reg_270_reg[0] ;
  output s_axis_video_TLAST_int_regslice;
  output \eol_1_ph_reg_362_reg[0] ;
  output [0:0]CO;
  output \axi_last_V_3_reg_292_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input s_axis_video_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \axi_last_V_8_reg_325_reg[0] ;
  input [1:0]Q;
  input \axi_last_V_8_reg_325_reg[0]_0 ;
  input \axi_last_V_8_reg_325_reg[0]_1 ;
  input eol_reg_270;
  input \axi_last_V_5_reg_387_reg[0] ;
  input axi_last_V_5_ph_reg_350;
  input \eol_1_reg_399_reg[0] ;
  input [10:0]\ap_CS_fsm_reg[6]_i_4_0 ;
  input [10:0]\ap_CS_fsm_reg[6]_i_4_1 ;
  input [0:0]s_axis_video_TLAST;
  input axi_last_V_3_reg_292;
  input \axi_last_V_8_reg_325_reg[0]_2 ;
  input \axi_last_V_8_reg_325_reg[0]_3 ;
  input sof_6_reg_282;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[6]_i_10_n_3 ;
  wire \ap_CS_fsm[6]_i_11_n_3 ;
  wire \ap_CS_fsm[6]_i_12_n_3 ;
  wire \ap_CS_fsm[6]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[5] ;
  wire [10:0]\ap_CS_fsm_reg[6]_i_4_0 ;
  wire [10:0]\ap_CS_fsm_reg[6]_i_4_1 ;
  wire \ap_CS_fsm_reg[6]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_4_n_6 ;
  wire ap_clk;
  wire axi_last_V_3_reg_292;
  wire \axi_last_V_3_reg_292_reg[0] ;
  wire axi_last_V_5_ph_reg_350;
  wire \axi_last_V_5_reg_387_reg[0] ;
  wire \axi_last_V_8_reg_325_reg[0] ;
  wire \axi_last_V_8_reg_325_reg[0]_0 ;
  wire \axi_last_V_8_reg_325_reg[0]_1 ;
  wire \axi_last_V_8_reg_325_reg[0]_2 ;
  wire \axi_last_V_8_reg_325_reg[0]_3 ;
  wire \eol_1_ph_reg_362_reg[0] ;
  wire \eol_1_reg_399_reg[0] ;
  wire eol_reg_270;
  wire \eol_reg_270_reg[0] ;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;
  wire sof_6_reg_282;
  wire \sof_6_reg_282_reg[0] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\sof_6_reg_282_reg[0] ),
        .I4(\axi_last_V_8_reg_325_reg[0] ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  LUT5 #(
    .INIT(32'h00015501)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(CO),
        .I1(sof_6_reg_282),
        .I2(eol_reg_270),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\axi_last_V_8_reg_325_reg[0]_3 ),
        .O(\sof_6_reg_282_reg[0] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[6]_i_10 
       (.I0(\ap_CS_fsm_reg[6]_i_4_1 [7]),
        .I1(\ap_CS_fsm_reg[6]_i_4_0 [7]),
        .I2(\ap_CS_fsm_reg[6]_i_4_0 [8]),
        .I3(\ap_CS_fsm_reg[6]_i_4_1 [8]),
        .I4(\ap_CS_fsm_reg[6]_i_4_0 [6]),
        .I5(\ap_CS_fsm_reg[6]_i_4_1 [6]),
        .O(\ap_CS_fsm[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[6]_i_11 
       (.I0(\ap_CS_fsm_reg[6]_i_4_1 [4]),
        .I1(\ap_CS_fsm_reg[6]_i_4_0 [4]),
        .I2(\ap_CS_fsm_reg[6]_i_4_0 [5]),
        .I3(\ap_CS_fsm_reg[6]_i_4_1 [5]),
        .I4(\ap_CS_fsm_reg[6]_i_4_0 [3]),
        .I5(\ap_CS_fsm_reg[6]_i_4_1 [3]),
        .O(\ap_CS_fsm[6]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[6]_i_12 
       (.I0(\ap_CS_fsm_reg[6]_i_4_0 [2]),
        .I1(\ap_CS_fsm_reg[6]_i_4_1 [2]),
        .I2(\ap_CS_fsm_reg[6]_i_4_0 [0]),
        .I3(\ap_CS_fsm_reg[6]_i_4_1 [0]),
        .I4(\ap_CS_fsm_reg[6]_i_4_1 [1]),
        .I5(\ap_CS_fsm_reg[6]_i_4_0 [1]),
        .O(\ap_CS_fsm[6]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_9 
       (.I0(\ap_CS_fsm_reg[6]_i_4_1 [9]),
        .I1(\ap_CS_fsm_reg[6]_i_4_0 [9]),
        .I2(\ap_CS_fsm_reg[6]_i_4_1 [10]),
        .I3(\ap_CS_fsm_reg[6]_i_4_0 [10]),
        .O(\ap_CS_fsm[6]_i_9_n_3 ));
  CARRY4 \ap_CS_fsm_reg[6]_i_4 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[6]_i_4_n_4 ,\ap_CS_fsm_reg[6]_i_4_n_5 ,\ap_CS_fsm_reg[6]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_9_n_3 ,\ap_CS_fsm[6]_i_10_n_3 ,\ap_CS_fsm[6]_i_11_n_3 ,\ap_CS_fsm[6]_i_12_n_3 }));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_V_7_reg_313[23]_i_3 
       (.I0(Q[0]),
        .I1(\axi_last_V_8_reg_325_reg[0]_0 ),
        .I2(\axi_last_V_8_reg_325_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'hFCAA0CAA)) 
    \axi_last_V_5_reg_387[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(eol_reg_270),
        .I2(\axi_last_V_5_reg_387_reg[0] ),
        .I3(Q[1]),
        .I4(axi_last_V_5_ph_reg_350),
        .O(\eol_reg_270_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFCFAFC000C0A0C)) 
    \axi_last_V_8_reg_325[0]_i_1 
       (.I0(axi_last_V_3_reg_292),
        .I1(s_axis_video_TLAST_int_regslice),
        .I2(\axi_last_V_8_reg_325_reg[0] ),
        .I3(\axi_last_V_8_reg_325_reg[0]_2 ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(\axi_last_V_8_reg_325_reg[0]_3 ),
        .O(\axi_last_V_3_reg_292_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_203[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \eol_1_reg_399[0]_i_2 
       (.I0(\eol_1_reg_399_reg[0] ),
        .I1(s_axis_video_TLAST_int_regslice),
        .I2(Q[1]),
        .I3(eol_reg_270),
        .I4(\axi_last_V_5_reg_387_reg[0] ),
        .O(\eol_1_ph_reg_362_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_regslice_both__parameterized1_74
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \sof_reg_215_reg[0] ,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    \B_V_data_1_state_reg[1]_3 ,
    s_axis_video_TUSER,
    sof_reg_215,
    E,
    Q);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \sof_reg_215_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input s_axis_video_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input \B_V_data_1_state_reg[1]_3 ;
  input [0:0]s_axis_video_TUSER;
  input sof_reg_215;
  input [0:0]E;
  input [0:0]Q;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg[1]_3 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire sof_reg_215;
  wire \sof_reg_215_reg[0] ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(\B_V_data_1_state_reg[1]_3 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \sof_reg_215[0]_i_1 
       (.I0(sof_reg_215),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(Q),
        .O(\sof_reg_215_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0
   (start_for_AXIvideo2MultiPixStream_U0_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    Q,
    CO,
    \mOutPtr_reg[0]_0 ,
    SS);
  output start_for_AXIvideo2MultiPixStream_U0_full_n;
  output AXIvideo2MultiPixStream_U0_ap_start;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]Q;
  input [0:0]CO;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__16
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(internal_full_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(AXIvideo2MultiPixStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(AXIvideo2MultiPixStream_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    Q,
    v_vcresampler_core_U0_ap_start,
    int_ap_idle_reg,
    ap_start,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    MultiPixStream2AXIvideo_U0_ap_done,
    ap_rst_n,
    SS);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input v_vcresampler_core_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input ap_start;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input ap_rst_n;
  input [0:0]SS;

  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]int_ap_idle_reg;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[0]_i_2_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_3_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_vcresampler_core_U0_ap_start;

  LUT4 #(
    .INIT(16'hFBFF)) 
    int_ap_idle_i_3
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(int_ap_idle_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__18
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\mOutPtr[1]_i_3_n_3 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(\mOutPtr[1]_i_3_n_3 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[0]_i_2_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFDFF020002000200)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\mOutPtr[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3_n_3 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8888880888888888)) 
    \mOutPtr[1]_i_2__1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000007000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_done),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(ap_start),
        .O(\mOutPtr[1]_i_3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_start_for_v_vcresampler_core_U0
   (start_for_v_vcresampler_core_U0_full_n,
    v_vcresampler_core_U0_ap_start,
    internal_full_n__1,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    SS);
  output start_for_v_vcresampler_core_U0_full_n;
  output v_vcresampler_core_U0_ap_start;
  output internal_full_n__1;
  input internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_full_n__1;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire v_vcresampler_core_U0_ap_start;

  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(CO),
        .I4(Q),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__15_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(v_vcresampler_core_U0_ap_start),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__13
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(start_for_v_vcresampler_core_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(CO),
        .I4(v_vcresampler_core_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core
   (Q,
    CO,
    v_vcresampler_core_U0_outColorMode_read,
    E,
    in,
    internal_empty_n_reg,
    \tmp_reg_866_reg[0]_0 ,
    shiftReg_ce,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    internal_full_n_reg_1,
    mOutPtr110_out,
    internal_full_n_reg_2,
    ap_clk,
    icmp_ln1044_fu_328_p2,
    cmp205_i_fu_370_p2,
    icmp_ln1048_fu_334_p2,
    sel_tmp3_fu_386_p2,
    SS,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    SrcYUV422_full_n,
    SrcYUV_empty_n,
    vscale_core_polyphase_U0_SrcYUV422_read,
    SrcYUV422_empty_n,
    HwReg_HeightIn_c17_full_n,
    HwReg_Width_c18_full_n,
    \mOutPtr_reg[2] ,
    v_vcresampler_core_U0_ap_start,
    internal_full_n__1,
    start_for_v_vcresampler_core_U0_full_n,
    ColorMode_vcr_c19_full_n,
    D,
    \zext_ln1058_reg_814_reg[9]_0 ,
    \loopWidth_reg_795_reg[10]_0 ,
    \add_ln1060_reg_825_reg[10]_0 ,
    out);
  output [1:0]Q;
  output [0:0]CO;
  output v_vcresampler_core_U0_outColorMode_read;
  output [0:0]E;
  output [23:0]in;
  output [0:0]internal_empty_n_reg;
  output \tmp_reg_866_reg[0]_0 ;
  output shiftReg_ce;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_full_n_reg_1;
  output mOutPtr110_out;
  output internal_full_n_reg_2;
  input ap_clk;
  input icmp_ln1044_fu_328_p2;
  input cmp205_i_fu_370_p2;
  input icmp_ln1048_fu_334_p2;
  input sel_tmp3_fu_386_p2;
  input [0:0]SS;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input SrcYUV422_full_n;
  input SrcYUV_empty_n;
  input vscale_core_polyphase_U0_SrcYUV422_read;
  input SrcYUV422_empty_n;
  input HwReg_HeightIn_c17_full_n;
  input HwReg_Width_c18_full_n;
  input \mOutPtr_reg[2] ;
  input v_vcresampler_core_U0_ap_start;
  input internal_full_n__1;
  input start_for_v_vcresampler_core_U0_full_n;
  input ColorMode_vcr_c19_full_n;
  input [1:0]D;
  input [9:0]\zext_ln1058_reg_814_reg[9]_0 ;
  input [10:0]\loopWidth_reg_795_reg[10]_0 ;
  input [10:0]\add_ln1060_reg_825_reg[10]_0 ;
  input [23:0]out;

  wire [0:0]CO;
  wire ColorMode_vcr_c19_full_n;
  wire [1:0]D;
  wire [0:0]E;
  wire HwReg_HeightIn_c17_full_n;
  wire HwReg_Width_c18_full_n;
  wire [7:0]InCPix_V_1_fu_140;
  wire \InCPix_V_1_fu_140[0]_i_1_n_3 ;
  wire \InCPix_V_1_fu_140[1]_i_1_n_3 ;
  wire \InCPix_V_1_fu_140[2]_i_1_n_3 ;
  wire \InCPix_V_1_fu_140[3]_i_1_n_3 ;
  wire \InCPix_V_1_fu_140[4]_i_1_n_3 ;
  wire \InCPix_V_1_fu_140[5]_i_1_n_3 ;
  wire \InCPix_V_1_fu_140[6]_i_1_n_3 ;
  wire \InCPix_V_1_fu_140[7]_i_1_n_3 ;
  wire [1:0]Q;
  wire \SRL_SIG_reg[15][10]_srl16_i_10_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_11_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_2_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_3_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_3_n_4 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_3_n_6 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_4_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_5_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_6_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_7_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_8_n_3 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_9_n_3 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_2_n_3 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_2_n_4 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_2_n_6 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_3_n_3 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_4_n_3 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_5_n_3 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_6_n_3 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_7_n_3 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_2_n_3 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_2_n_3 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_2_n_3 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_3_n_6 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_4_n_3 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_5_n_3 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_6_n_3 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_3_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_10_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_11_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_12_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_13_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_14_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_15_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_2_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3_n_6 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_4_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_5_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_6_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_7_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_8_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_9_n_3 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_9_n_4 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_9_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_9_n_6 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_2_n_3 ;
  wire [0:0]SS;
  wire SrcYUV422_empty_n;
  wire SrcYUV422_full_n;
  wire SrcYUV_empty_n;
  wire [10:0]add_ln1060_reg_825;
  wire [10:0]\add_ln1060_reg_825_reg[10]_0 ;
  wire [8:1]add_ln1346_1_fu_627_p2;
  wire [8:0]add_ln1346_1_reg_961;
  wire add_ln1346_1_reg_9610;
  wire \add_ln1346_1_reg_961[8]_i_3_n_3 ;
  wire [9:2]add_ln1346_2_fu_682_p2;
  wire [8:1]add_ln1346_4_fu_704_p2;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_6_n_3 ;
  wire \ap_CS_fsm[2]_i_7_n_3 ;
  wire \ap_CS_fsm[2]_i_8_n_3 ;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_3_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_6 ;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter0_i_2_n_3;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter4_i_1_n_3;
  wire ap_enable_reg_pp0_iter4_reg_n_3;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319;
  wire \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ;
  wire ap_rst_n;
  wire cmp205_i_fu_370_p2;
  wire cmp205_i_reg_819;
  wire cmp27_i_fu_420_p2;
  wire cmp27_i_reg_849;
  wire \cmp27_i_reg_849[0]_i_10_n_3 ;
  wire \cmp27_i_reg_849[0]_i_11_n_3 ;
  wire \cmp27_i_reg_849[0]_i_12_n_3 ;
  wire \cmp27_i_reg_849[0]_i_13_n_3 ;
  wire \cmp27_i_reg_849[0]_i_3_n_3 ;
  wire \cmp27_i_reg_849[0]_i_4_n_3 ;
  wire \cmp27_i_reg_849[0]_i_5_n_3 ;
  wire \cmp27_i_reg_849[0]_i_6_n_3 ;
  wire \cmp27_i_reg_849[0]_i_7_n_3 ;
  wire \cmp27_i_reg_849[0]_i_8_n_3 ;
  wire \cmp27_i_reg_849[0]_i_9_n_3 ;
  wire \cmp27_i_reg_849_reg[0]_i_1_n_6 ;
  wire \cmp27_i_reg_849_reg[0]_i_2_n_3 ;
  wire \cmp27_i_reg_849_reg[0]_i_2_n_4 ;
  wire \cmp27_i_reg_849_reg[0]_i_2_n_5 ;
  wire \cmp27_i_reg_849_reg[0]_i_2_n_6 ;
  wire cmp76_i_fu_425_p2;
  wire cmp76_i_reg_853;
  wire \cmp76_i_reg_853[0]_i_2_n_3 ;
  wire empty_reg_844;
  wire \empty_reg_844[0]_i_2_n_3 ;
  wire \empty_reg_844[0]_i_3_n_3 ;
  wire \empty_reg_844[0]_i_4_n_3 ;
  wire \empty_reg_844[0]_i_5_n_3 ;
  wire \empty_reg_844_reg[0]_i_1_n_10 ;
  wire \empty_reg_844_reg[0]_i_1_n_3 ;
  wire \empty_reg_844_reg[0]_i_1_n_4 ;
  wire \empty_reg_844_reg[0]_i_1_n_5 ;
  wire \empty_reg_844_reg[0]_i_1_n_6 ;
  wire icmp_ln1044_fu_328_p2;
  wire icmp_ln1044_reg_800;
  wire icmp_ln1048_fu_334_p2;
  wire icmp_ln1048_reg_804;
  wire \icmp_ln1063_reg_892[0]_i_3_n_3 ;
  wire \icmp_ln1063_reg_892[0]_i_4_n_3 ;
  wire \icmp_ln1063_reg_892[0]_i_5_n_3 ;
  wire \icmp_ln1063_reg_892[0]_i_6_n_3 ;
  wire \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln1063_reg_892_reg[0]_i_2_n_4 ;
  wire \icmp_ln1063_reg_892_reg[0]_i_2_n_5 ;
  wire \icmp_ln1063_reg_892_reg[0]_i_2_n_6 ;
  wire \icmp_ln1063_reg_892_reg_n_3_[0] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8] ;
  wire \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9] ;
  wire idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[0] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[10] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[1] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[2] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[3] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[4] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[5] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[6] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[7] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[8] ;
  wire \idxprom5_i241_i_reg_896_reg_n_3_[9] ;
  wire [23:0]in;
  wire [0:0]internal_empty_n_reg;
  wire internal_full_n__1;
  wire internal_full_n_i_2__9_n_3;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire linebuf_c_val_V_0_ce1;
  wire [7:0]linebuf_c_val_V_0_load_reg_921;
  wire linebuf_c_val_V_0_load_reg_9210;
  wire [7:0]linebuf_c_val_V_0_q1;
  wire linebuf_c_val_V_1_U_n_13;
  wire linebuf_c_val_V_1_U_n_14;
  wire linebuf_c_val_V_1_U_n_15;
  wire [7:0]linebuf_c_val_V_1_load_reg_926;
  wire [7:0]linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg;
  wire [7:0]linebuf_c_val_V_1_q1;
  wire [10:0]linebuf_y_val_V_0_addr_reg_915;
  wire linebuf_y_val_V_0_addr_reg_9150;
  wire [7:0]linebuf_y_val_V_0_q1;
  wire linebuf_y_val_V_0_we0;
  wire linebuf_y_val_V_1_U_n_4;
  wire [7:0]linebuf_y_val_V_1_d0;
  wire [10:0]loopWidth_reg_795;
  wire [10:0]\loopWidth_reg_795_reg[10]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[2] ;
  wire [15:0]or_ln174_2_i_fu_590_p4;
  wire [23:0]out;
  wire [7:0]outpix_val_V_0_2_fu_645_p3;
  wire [7:0]outpix_val_V_0_2_reg_966;
  wire [7:0]outpix_val_V_0_reg_940;
  wire [7:0]outpix_val_V_1_fu_531_p3;
  wire [7:0]outpix_val_V_1_reg_931;
  wire [7:0]outpix_val_V_1_reg_931_pp0_iter2_reg;
  wire p_10_in;
  wire p_13_in;
  wire p_19_in;
  wire p_1_in;
  wire p_30_in;
  wire p_7_in;
  wire [7:0]pix_val_V_2_1_fu_124;
  wire [7:0]ret_fu_136;
  wire ret_fu_1361;
  wire \ret_fu_136[0]_i_1_n_3 ;
  wire \ret_fu_136[1]_i_1_n_3 ;
  wire \ret_fu_136[2]_i_1_n_3 ;
  wire \ret_fu_136[3]_i_1_n_3 ;
  wire \ret_fu_136[4]_i_1_n_3 ;
  wire \ret_fu_136[5]_i_1_n_3 ;
  wire \ret_fu_136[6]_i_1_n_3 ;
  wire \ret_fu_136[7]_i_2_n_3 ;
  wire sel_tmp1_reg_870;
  wire \sel_tmp1_reg_870[0]_i_1_n_3 ;
  wire sel_tmp3_fu_386_p2;
  wire sel_tmp3_reg_830;
  wire sel_tmp4_fu_455_p2;
  wire sel_tmp4_reg_876;
  wire sel_tmp6_fu_460_p2;
  wire sel_tmp6_reg_881;
  wire shiftReg_ce;
  wire spec_select_i_fu_431_p2;
  wire \spec_select_i_reg_859_reg_n_3_[0] ;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire tmp_reg_866;
  wire \tmp_reg_866[0]_i_10_n_3 ;
  wire \tmp_reg_866[0]_i_4_n_3 ;
  wire \tmp_reg_866[0]_i_5_n_3 ;
  wire \tmp_reg_866[0]_i_6_n_3 ;
  wire \tmp_reg_866[0]_i_7_n_3 ;
  wire \tmp_reg_866[0]_i_8_n_3 ;
  wire \tmp_reg_866[0]_i_9_n_3 ;
  wire \tmp_reg_866_reg[0]_0 ;
  wire \tmp_reg_866_reg[0]_i_2_n_4 ;
  wire \tmp_reg_866_reg[0]_i_2_n_5 ;
  wire \tmp_reg_866_reg[0]_i_2_n_6 ;
  wire \tmp_reg_866_reg[0]_i_2_n_7 ;
  wire \tmp_reg_866_reg[0]_i_3_n_3 ;
  wire \tmp_reg_866_reg[0]_i_3_n_4 ;
  wire \tmp_reg_866_reg[0]_i_3_n_5 ;
  wire \tmp_reg_866_reg[0]_i_3_n_6 ;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_outColorMode_read;
  wire vscale_core_polyphase_U0_SrcYUV422_read;
  wire x_2_reg_308;
  wire x_2_reg_3080;
  wire \x_2_reg_308[10]_i_4_n_3 ;
  wire [10:0]x_2_reg_308_reg;
  wire [10:0]x_fu_465_p2;
  wire [10:0]y_2_fu_392_p2;
  wire [10:0]y_2_reg_835;
  wire \y_2_reg_835[10]_i_2_n_3 ;
  wire \y_2_reg_835[6]_i_2_n_3 ;
  wire y_reg_297;
  wire \y_reg_297_reg_n_3_[0] ;
  wire \y_reg_297_reg_n_3_[10] ;
  wire \y_reg_297_reg_n_3_[1] ;
  wire \y_reg_297_reg_n_3_[2] ;
  wire \y_reg_297_reg_n_3_[3] ;
  wire \y_reg_297_reg_n_3_[4] ;
  wire \y_reg_297_reg_n_3_[5] ;
  wire \y_reg_297_reg_n_3_[6] ;
  wire \y_reg_297_reg_n_3_[7] ;
  wire \y_reg_297_reg_n_3_[8] ;
  wire \y_reg_297_reg_n_3_[9] ;
  wire [1:0]zext_ln1019_reg_809_reg;
  wire [9:0]zext_ln1058_reg_814_reg;
  wire [9:0]\zext_ln1058_reg_814_reg[9]_0 ;
  wire [7:0]zext_ln1346_1_reg_956;
  wire [8:1]zext_ln1346_fu_669_p1;
  wire [3:1]\NLW_SRL_SIG_reg[15][14]_srl16_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[15][14]_srl16_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_SRL_SIG_reg[15][15]_srl16_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[15][15]_srl16_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_SRL_SIG_reg[15][8]_srl16_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_SRL_SIG_reg[15][8]_srl16_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_cmp27_i_reg_849_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp27_i_reg_849_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp27_i_reg_849_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_empty_reg_844_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1063_reg_892_reg[0]_i_2_O_UNCONNECTED ;
  wire [15:1]NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOADO_UNCONNECTED;
  wire [15:0]NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_tmp_reg_866_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_tmp_reg_866_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_866_reg[0]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[0]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[0]),
        .I3(or_ln174_2_i_fu_590_p4[8]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[0]),
        .O(\InCPix_V_1_fu_140[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[1]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[1]),
        .I3(or_ln174_2_i_fu_590_p4[9]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[1]),
        .O(\InCPix_V_1_fu_140[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[2]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[2]),
        .I3(or_ln174_2_i_fu_590_p4[10]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[2]),
        .O(\InCPix_V_1_fu_140[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[3]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[3]),
        .I3(or_ln174_2_i_fu_590_p4[11]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[3]),
        .O(\InCPix_V_1_fu_140[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[4]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[4]),
        .I3(or_ln174_2_i_fu_590_p4[12]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[4]),
        .O(\InCPix_V_1_fu_140[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[5]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[5]),
        .I3(or_ln174_2_i_fu_590_p4[13]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[5]),
        .O(\InCPix_V_1_fu_140[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[6]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[6]),
        .I3(or_ln174_2_i_fu_590_p4[14]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[6]),
        .O(\InCPix_V_1_fu_140[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4B00000F4B0)) 
    \InCPix_V_1_fu_140[7]_i_1 
       (.I0(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]),
        .I3(or_ln174_2_i_fu_590_p4[15]),
        .I4(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I5(linebuf_c_val_V_0_load_reg_921[7]),
        .O(\InCPix_V_1_fu_140[7]_i_1_n_3 ));
  FDRE \InCPix_V_1_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[0]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[0]),
        .R(1'b0));
  FDRE \InCPix_V_1_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[1]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[1]),
        .R(1'b0));
  FDRE \InCPix_V_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[2]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[2]),
        .R(1'b0));
  FDRE \InCPix_V_1_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[3]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[3]),
        .R(1'b0));
  FDRE \InCPix_V_1_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[4]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[4]),
        .R(1'b0));
  FDRE \InCPix_V_1_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[5]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[5]),
        .R(1'b0));
  FDRE \InCPix_V_1_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[6]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[6]),
        .R(1'b0));
  FDRE \InCPix_V_1_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(\InCPix_V_1_fu_140[7]_i_1_n_3 ),
        .Q(InCPix_V_1_fu_140[7]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(or_ln174_2_i_fu_590_p4[8]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(or_ln174_2_i_fu_590_p4[9]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(or_ln174_2_i_fu_590_p4[10]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(or_ln174_2_i_fu_590_p4[11]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(or_ln174_2_i_fu_590_p4[12]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(or_ln174_2_i_fu_590_p4[13]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(or_ln174_2_i_fu_590_p4[14]),
        .R(1'b0));
  FDRE \InCPix_V_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(or_ln174_2_i_fu_590_p4[15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008A8000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(SrcYUV422_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln1044_reg_800),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(tmp_reg_866),
        .I5(linebuf_c_val_V_1_U_n_14),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(or_ln174_2_i_fu_590_p4[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[10]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[3]),
        .I5(\SRL_SIG_reg[15][10]_srl16_i_2_n_3 ),
        .O(in[10]));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_10 
       (.I0(ret_fu_136[5]),
        .I1(zext_ln1346_fu_669_p1[5]),
        .I2(add_ln1346_1_reg_961[5]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_6_n_3 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_10_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_11 
       (.I0(ret_fu_136[4]),
        .I1(zext_ln1346_fu_669_p1[4]),
        .I2(add_ln1346_1_reg_961[4]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_7_n_3 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][10]_srl16_i_2 
       (.I0(add_ln1346_2_fu_682_p2[4]),
        .I1(zext_ln1346_fu_669_p1[3]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][10]_srl16_i_2_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[15][10]_srl16_i_3 
       (.CI(\SRL_SIG_reg[15][8]_srl16_i_9_n_3 ),
        .CO({\SRL_SIG_reg[15][10]_srl16_i_3_n_3 ,\SRL_SIG_reg[15][10]_srl16_i_3_n_4 ,\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ,\SRL_SIG_reg[15][10]_srl16_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG_reg[15][10]_srl16_i_4_n_3 ,\SRL_SIG_reg[15][10]_srl16_i_5_n_3 ,\SRL_SIG_reg[15][10]_srl16_i_6_n_3 ,\SRL_SIG_reg[15][10]_srl16_i_7_n_3 }),
        .O(add_ln1346_2_fu_682_p2[7:4]),
        .S({\SRL_SIG_reg[15][10]_srl16_i_8_n_3 ,\SRL_SIG_reg[15][10]_srl16_i_9_n_3 ,\SRL_SIG_reg[15][10]_srl16_i_10_n_3 ,\SRL_SIG_reg[15][10]_srl16_i_11_n_3 }));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_4 
       (.I0(ret_fu_136[6]),
        .I1(add_ln1346_1_reg_961[6]),
        .I2(zext_ln1346_fu_669_p1[6]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_5 
       (.I0(ret_fu_136[5]),
        .I1(zext_ln1346_fu_669_p1[5]),
        .I2(add_ln1346_1_reg_961[5]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_6 
       (.I0(ret_fu_136[4]),
        .I1(zext_ln1346_fu_669_p1[4]),
        .I2(add_ln1346_1_reg_961[4]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][10]_srl16_i_7 
       (.I0(ret_fu_136[3]),
        .I1(zext_ln1346_fu_669_p1[3]),
        .I2(add_ln1346_1_reg_961[3]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_8 
       (.I0(\SRL_SIG_reg[15][10]_srl16_i_4_n_3 ),
        .I1(zext_ln1346_fu_669_p1[7]),
        .I2(ret_fu_136[7]),
        .I3(add_ln1346_1_reg_961[7]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][10]_srl16_i_9 
       (.I0(ret_fu_136[6]),
        .I1(add_ln1346_1_reg_961[6]),
        .I2(zext_ln1346_fu_669_p1[6]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_5_n_3 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[11]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[4]),
        .I5(\SRL_SIG_reg[15][11]_srl16_i_3_n_3 ),
        .O(in[11]));
  CARRY4 \SRL_SIG_reg[15][11]_srl16_i_2 
       (.CI(\SRL_SIG_reg[15][8]_srl16_i_3_n_3 ),
        .CO({\SRL_SIG_reg[15][11]_srl16_i_2_n_3 ,\SRL_SIG_reg[15][11]_srl16_i_2_n_4 ,\SRL_SIG_reg[15][11]_srl16_i_2_n_5 ,\SRL_SIG_reg[15][11]_srl16_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln1346_fu_669_p1[8:5]),
        .O(add_ln1346_4_fu_704_p2[7:4]),
        .S({\SRL_SIG_reg[15][11]_srl16_i_4_n_3 ,\SRL_SIG_reg[15][11]_srl16_i_5_n_3 ,\SRL_SIG_reg[15][11]_srl16_i_6_n_3 ,\SRL_SIG_reg[15][11]_srl16_i_7_n_3 }));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][11]_srl16_i_3 
       (.I0(add_ln1346_2_fu_682_p2[5]),
        .I1(zext_ln1346_fu_669_p1[4]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][11]_srl16_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][11]_srl16_i_4 
       (.I0(zext_ln1346_fu_669_p1[8]),
        .I1(zext_ln1346_1_reg_956[7]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][11]_srl16_i_5 
       (.I0(zext_ln1346_fu_669_p1[7]),
        .I1(zext_ln1346_1_reg_956[6]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][11]_srl16_i_6 
       (.I0(zext_ln1346_fu_669_p1[6]),
        .I1(zext_ln1346_1_reg_956[5]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][11]_srl16_i_7 
       (.I0(zext_ln1346_fu_669_p1[5]),
        .I1(zext_ln1346_1_reg_956[4]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[12]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[5]),
        .I5(\SRL_SIG_reg[15][12]_srl16_i_2_n_3 ),
        .O(in[12]));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][12]_srl16_i_2 
       (.I0(add_ln1346_2_fu_682_p2[6]),
        .I1(zext_ln1346_fu_669_p1[5]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][12]_srl16_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[13]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[6]),
        .I5(\SRL_SIG_reg[15][13]_srl16_i_2_n_3 ),
        .O(in[13]));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][13]_srl16_i_2 
       (.I0(add_ln1346_2_fu_682_p2[7]),
        .I1(zext_ln1346_fu_669_p1[6]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][13]_srl16_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[14]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[7]),
        .I5(\SRL_SIG_reg[15][14]_srl16_i_2_n_3 ),
        .O(in[14]));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][14]_srl16_i_2 
       (.I0(add_ln1346_2_fu_682_p2[8]),
        .I1(zext_ln1346_fu_669_p1[7]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][14]_srl16_i_2_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[15][14]_srl16_i_3 
       (.CI(\SRL_SIG_reg[15][10]_srl16_i_3_n_3 ),
        .CO({\NLW_SRL_SIG_reg[15][14]_srl16_i_3_CO_UNCONNECTED [3:1],\SRL_SIG_reg[15][14]_srl16_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\SRL_SIG_reg[15][14]_srl16_i_4_n_3 }),
        .O({\NLW_SRL_SIG_reg[15][14]_srl16_i_3_O_UNCONNECTED [3:2],add_ln1346_2_fu_682_p2[9:8]}),
        .S({1'b0,1'b0,\SRL_SIG_reg[15][14]_srl16_i_5_n_3 ,\SRL_SIG_reg[15][14]_srl16_i_6_n_3 }));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][14]_srl16_i_4 
       (.I0(add_ln1346_1_reg_961[7]),
        .I1(ret_fu_136[7]),
        .I2(zext_ln1346_fu_669_p1[7]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[15][14]_srl16_i_5 
       (.I0(zext_ln1346_fu_669_p1[8]),
        .I1(add_ln1346_1_reg_961[8]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \SRL_SIG_reg[15][14]_srl16_i_6 
       (.I0(zext_ln1346_fu_669_p1[7]),
        .I1(ret_fu_136[7]),
        .I2(add_ln1346_1_reg_961[7]),
        .I3(zext_ln1346_fu_669_p1[8]),
        .I4(add_ln1346_1_reg_961[8]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[15]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[8]),
        .I5(\SRL_SIG_reg[15][15]_srl16_i_3_n_3 ),
        .O(in[15]));
  CARRY4 \SRL_SIG_reg[15][15]_srl16_i_2 
       (.CI(\SRL_SIG_reg[15][11]_srl16_i_2_n_3 ),
        .CO({\NLW_SRL_SIG_reg[15][15]_srl16_i_2_CO_UNCONNECTED [3:1],add_ln1346_4_fu_704_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_SRL_SIG_reg[15][15]_srl16_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][15]_srl16_i_3 
       (.I0(add_ln1346_2_fu_682_p2[9]),
        .I1(zext_ln1346_fu_669_p1[8]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][15]_srl16_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[0]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[1]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[3]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[1]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[5]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[6]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(tmp_reg_866),
        .I1(icmp_ln1044_reg_800),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(pix_val_V_2_1_fu_124[7]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[2]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[3]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[4]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[5]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[6]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[7]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(icmp_ln1044_reg_800),
        .I3(tmp_reg_866),
        .I4(outpix_val_V_0_2_reg_966[7]),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[8]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[1]),
        .I5(\SRL_SIG_reg[15][8]_srl16_i_4_n_3 ),
        .O(in[8]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][8]_srl16_i_10 
       (.I0(ret_fu_136[2]),
        .I1(zext_ln1346_fu_669_p1[2]),
        .I2(add_ln1346_1_reg_961[2]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG_reg[15][8]_srl16_i_11 
       (.I0(add_ln1346_1_reg_961[2]),
        .I1(ret_fu_136[2]),
        .I2(zext_ln1346_fu_669_p1[2]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_11_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG_reg[15][8]_srl16_i_12 
       (.I0(ret_fu_136[3]),
        .I1(zext_ln1346_fu_669_p1[3]),
        .I2(add_ln1346_1_reg_961[3]),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_10_n_3 ),
        .O(\SRL_SIG_reg[15][8]_srl16_i_12_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \SRL_SIG_reg[15][8]_srl16_i_13 
       (.I0(ret_fu_136[2]),
        .I1(zext_ln1346_fu_669_p1[2]),
        .I2(add_ln1346_1_reg_961[2]),
        .I3(ret_fu_136[1]),
        .I4(zext_ln1346_fu_669_p1[1]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG_reg[15][8]_srl16_i_14 
       (.I0(ret_fu_136[1]),
        .I1(zext_ln1346_fu_669_p1[1]),
        .I2(add_ln1346_1_reg_961[1]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][8]_srl16_i_15 
       (.I0(add_ln1346_1_reg_961[0]),
        .I1(ret_fu_136[0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \SRL_SIG_reg[15][8]_srl16_i_2 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_3),
        .I1(icmp_ln1044_reg_800),
        .I2(tmp_reg_866),
        .O(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ));
  CARRY4 \SRL_SIG_reg[15][8]_srl16_i_3 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[15][8]_srl16_i_3_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_3_n_4 ,\SRL_SIG_reg[15][8]_srl16_i_3_n_5 ,\SRL_SIG_reg[15][8]_srl16_i_3_n_6 }),
        .CYINIT(1'b1),
        .DI(zext_ln1346_fu_669_p1[4:1]),
        .O({add_ln1346_4_fu_704_p2[3:1],\NLW_SRL_SIG_reg[15][8]_srl16_i_3_O_UNCONNECTED [0]}),
        .S({\SRL_SIG_reg[15][8]_srl16_i_5_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_6_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_7_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_8_n_3 }));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][8]_srl16_i_4 
       (.I0(add_ln1346_2_fu_682_p2[2]),
        .I1(zext_ln1346_fu_669_p1[1]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][8]_srl16_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][8]_srl16_i_5 
       (.I0(zext_ln1346_fu_669_p1[4]),
        .I1(zext_ln1346_1_reg_956[3]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][8]_srl16_i_6 
       (.I0(zext_ln1346_fu_669_p1[3]),
        .I1(zext_ln1346_1_reg_956[2]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][8]_srl16_i_7 
       (.I0(zext_ln1346_fu_669_p1[2]),
        .I1(zext_ln1346_1_reg_956[1]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][8]_srl16_i_8 
       (.I0(zext_ln1346_fu_669_p1[1]),
        .I1(zext_ln1346_1_reg_956[0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_8_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[15][8]_srl16_i_9 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[15][8]_srl16_i_9_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_9_n_4 ,\SRL_SIG_reg[15][8]_srl16_i_9_n_5 ,\SRL_SIG_reg[15][8]_srl16_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG_reg[15][8]_srl16_i_10_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_11_n_3 ,add_ln1346_1_reg_961[1:0]}),
        .O({add_ln1346_2_fu_682_p2[3:2],\NLW_SRL_SIG_reg[15][8]_srl16_i_9_O_UNCONNECTED [1:0]}),
        .S({\SRL_SIG_reg[15][8]_srl16_i_12_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_13_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_14_n_3 ,\SRL_SIG_reg[15][8]_srl16_i_15_n_3 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(or_ln174_2_i_fu_590_p4[9]),
        .I1(sel_tmp4_reg_876),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I3(sel_tmp6_reg_881),
        .I4(add_ln1346_4_fu_704_p2[2]),
        .I5(\SRL_SIG_reg[15][9]_srl16_i_2_n_3 ),
        .O(in[9]));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \SRL_SIG_reg[15][9]_srl16_i_2 
       (.I0(add_ln1346_2_fu_682_p2[3]),
        .I1(zext_ln1346_fu_669_p1[2]),
        .I2(sel_tmp4_reg_876),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2_n_3 ),
        .I4(sel_tmp6_reg_881),
        .I5(sel_tmp1_reg_870),
        .O(\SRL_SIG_reg[15][9]_srl16_i_2_n_3 ));
  FDRE \add_ln1060_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [0]),
        .Q(add_ln1060_reg_825[0]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [10]),
        .Q(add_ln1060_reg_825[10]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [1]),
        .Q(add_ln1060_reg_825[1]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [2]),
        .Q(add_ln1060_reg_825[2]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [3]),
        .Q(add_ln1060_reg_825[3]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [4]),
        .Q(add_ln1060_reg_825[4]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [5]),
        .Q(add_ln1060_reg_825[5]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [6]),
        .Q(add_ln1060_reg_825[6]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [7]),
        .Q(add_ln1060_reg_825[7]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [8]),
        .Q(add_ln1060_reg_825[8]),
        .R(1'b0));
  FDRE \add_ln1060_reg_825_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\add_ln1060_reg_825_reg[10]_0 [9]),
        .Q(add_ln1060_reg_825[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1346_1_reg_961[1]_i_1 
       (.I0(InCPix_V_1_fu_140[1]),
        .O(add_ln1346_1_fu_627_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1346_1_reg_961[2]_i_1 
       (.I0(InCPix_V_1_fu_140[1]),
        .I1(InCPix_V_1_fu_140[2]),
        .O(add_ln1346_1_fu_627_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln1346_1_reg_961[3]_i_1 
       (.I0(InCPix_V_1_fu_140[1]),
        .I1(InCPix_V_1_fu_140[2]),
        .I2(InCPix_V_1_fu_140[3]),
        .O(add_ln1346_1_fu_627_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln1346_1_reg_961[4]_i_1 
       (.I0(InCPix_V_1_fu_140[2]),
        .I1(InCPix_V_1_fu_140[1]),
        .I2(InCPix_V_1_fu_140[3]),
        .I3(InCPix_V_1_fu_140[4]),
        .O(add_ln1346_1_fu_627_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln1346_1_reg_961[5]_i_1 
       (.I0(InCPix_V_1_fu_140[3]),
        .I1(InCPix_V_1_fu_140[1]),
        .I2(InCPix_V_1_fu_140[2]),
        .I3(InCPix_V_1_fu_140[4]),
        .I4(InCPix_V_1_fu_140[5]),
        .O(add_ln1346_1_fu_627_p2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln1346_1_reg_961[6]_i_1 
       (.I0(InCPix_V_1_fu_140[4]),
        .I1(InCPix_V_1_fu_140[2]),
        .I2(InCPix_V_1_fu_140[1]),
        .I3(InCPix_V_1_fu_140[3]),
        .I4(InCPix_V_1_fu_140[5]),
        .I5(InCPix_V_1_fu_140[6]),
        .O(add_ln1346_1_fu_627_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1346_1_reg_961[7]_i_1 
       (.I0(\add_ln1346_1_reg_961[8]_i_3_n_3 ),
        .I1(InCPix_V_1_fu_140[7]),
        .O(add_ln1346_1_fu_627_p2[7]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \add_ln1346_1_reg_961[8]_i_1 
       (.I0(\ap_CS_fsm[2]_i_4_n_3 ),
        .I1(sel_tmp6_reg_881),
        .I2(sel_tmp4_reg_876),
        .I3(sel_tmp1_reg_870),
        .I4(linebuf_c_val_V_1_U_n_14),
        .O(add_ln1346_1_reg_9610));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1346_1_reg_961[8]_i_2 
       (.I0(InCPix_V_1_fu_140[7]),
        .I1(\add_ln1346_1_reg_961[8]_i_3_n_3 ),
        .O(add_ln1346_1_fu_627_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln1346_1_reg_961[8]_i_3 
       (.I0(InCPix_V_1_fu_140[6]),
        .I1(InCPix_V_1_fu_140[4]),
        .I2(InCPix_V_1_fu_140[2]),
        .I3(InCPix_V_1_fu_140[1]),
        .I4(InCPix_V_1_fu_140[3]),
        .I5(InCPix_V_1_fu_140[5]),
        .O(\add_ln1346_1_reg_961[8]_i_3_n_3 ));
  FDRE \add_ln1346_1_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(InCPix_V_1_fu_140[0]),
        .Q(add_ln1346_1_reg_961[0]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[1]),
        .Q(add_ln1346_1_reg_961[1]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[2]),
        .Q(add_ln1346_1_reg_961[2]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[3]),
        .Q(add_ln1346_1_reg_961[3]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[4]),
        .Q(add_ln1346_1_reg_961[4]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[5]),
        .Q(add_ln1346_1_reg_961[5]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[6]),
        .Q(add_ln1346_1_reg_961[6]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[7]),
        .Q(add_ln1346_1_reg_961[7]),
        .R(1'b0));
  FDRE \add_ln1346_1_reg_961_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1346_1_reg_9610),
        .D(add_ln1346_1_fu_627_p2[8]),
        .Q(add_ln1346_1_reg_961[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(v_vcresampler_core_U0_outColorMode_read));
  LUT6 #(
    .INIT(64'hDFDDCFCCFFFFCFCC)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(linebuf_c_val_V_1_U_n_14),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_4_n_3 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(SrcYUV422_full_n),
        .I1(tmp_reg_866),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(icmp_ln1044_reg_800),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\y_reg_297_reg_n_3_[10] ),
        .I1(add_ln1060_reg_825[10]),
        .I2(\y_reg_297_reg_n_3_[9] ),
        .I3(add_ln1060_reg_825[9]),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(add_ln1060_reg_825[8]),
        .I1(\y_reg_297_reg_n_3_[8] ),
        .I2(add_ln1060_reg_825[7]),
        .I3(\y_reg_297_reg_n_3_[7] ),
        .I4(\y_reg_297_reg_n_3_[6] ),
        .I5(add_ln1060_reg_825[6]),
        .O(\ap_CS_fsm[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(add_ln1060_reg_825[5]),
        .I1(\y_reg_297_reg_n_3_[5] ),
        .I2(add_ln1060_reg_825[4]),
        .I3(\y_reg_297_reg_n_3_[4] ),
        .I4(\y_reg_297_reg_n_3_[3] ),
        .I5(add_ln1060_reg_825[3]),
        .O(\ap_CS_fsm[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(add_ln1060_reg_825[2]),
        .I1(\y_reg_297_reg_n_3_[2] ),
        .I2(add_ln1060_reg_825[1]),
        .I3(\y_reg_297_reg_n_3_[1] ),
        .I4(\y_reg_297_reg_n_3_[0] ),
        .I5(add_ln1060_reg_825[0]),
        .O(\ap_CS_fsm[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(linebuf_c_val_V_1_U_n_14),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(linebuf_c_val_V_1_U_n_13),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h4000400040404000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_3_n_3 ),
        .I4(icmp_ln1044_reg_800),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(tmp_reg_866),
        .I1(SrcYUV422_full_n),
        .O(\ap_CS_fsm[3]_i_3_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_3_n_4 ,\ap_CS_fsm_reg[2]_i_3_n_5 ,\ap_CS_fsm_reg[2]_i_3_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_5_n_3 ,\ap_CS_fsm[2]_i_6_n_3 ,\ap_CS_fsm[2]_i_7_n_3 ,\ap_CS_fsm[2]_i_8_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  LUT6 #(
    .INIT(64'h8A008A8A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter0_i_2_n_3),
        .I3(linebuf_c_val_V_1_U_n_13),
        .I4(linebuf_c_val_V_1_U_n_14),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(CO),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter0_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0A0A088A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\ap_CS_fsm[2]_i_4_n_3 ),
        .I4(linebuf_c_val_V_1_U_n_14),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT6 #(
    .INIT(64'h88888888A000A0A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter4_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter4_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAA20000AA80)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(cmp27_i_reg_849),
        .I2(SrcYUV_empty_n),
        .I3(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I4(linebuf_c_val_V_1_U_n_13),
        .I5(\spec_select_i_reg_859_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[0]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[0]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[1]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[1]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[2]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[2]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[3]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[3]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[4]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[4]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[5]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[5]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[6]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[6]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(linebuf_c_val_V_0_q1[7]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3 ));
  FDRE \cmp205_i_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(cmp205_i_fu_370_p2),
        .Q(cmp205_i_reg_819),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_849[0]_i_10 
       (.I0(zext_ln1058_reg_814_reg[7]),
        .I1(\y_reg_297_reg_n_3_[7] ),
        .I2(zext_ln1058_reg_814_reg[6]),
        .I3(\y_reg_297_reg_n_3_[6] ),
        .O(\cmp27_i_reg_849[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_849[0]_i_11 
       (.I0(zext_ln1058_reg_814_reg[5]),
        .I1(\y_reg_297_reg_n_3_[5] ),
        .I2(zext_ln1058_reg_814_reg[4]),
        .I3(\y_reg_297_reg_n_3_[4] ),
        .O(\cmp27_i_reg_849[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_849[0]_i_12 
       (.I0(zext_ln1058_reg_814_reg[3]),
        .I1(\y_reg_297_reg_n_3_[3] ),
        .I2(zext_ln1058_reg_814_reg[2]),
        .I3(\y_reg_297_reg_n_3_[2] ),
        .O(\cmp27_i_reg_849[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \cmp27_i_reg_849[0]_i_13 
       (.I0(\y_reg_297_reg_n_3_[0] ),
        .I1(\y_reg_297_reg_n_3_[1] ),
        .I2(zext_ln1058_reg_814_reg[0]),
        .I3(zext_ln1058_reg_814_reg[1]),
        .O(\cmp27_i_reg_849[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp27_i_reg_849[0]_i_3 
       (.I0(zext_ln1058_reg_814_reg[9]),
        .I1(\y_reg_297_reg_n_3_[9] ),
        .I2(zext_ln1058_reg_814_reg[8]),
        .I3(\y_reg_297_reg_n_3_[8] ),
        .O(\cmp27_i_reg_849[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp27_i_reg_849[0]_i_4 
       (.I0(\y_reg_297_reg_n_3_[10] ),
        .O(\cmp27_i_reg_849[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp27_i_reg_849[0]_i_5 
       (.I0(zext_ln1058_reg_814_reg[9]),
        .I1(\y_reg_297_reg_n_3_[9] ),
        .I2(zext_ln1058_reg_814_reg[8]),
        .I3(\y_reg_297_reg_n_3_[8] ),
        .O(\cmp27_i_reg_849[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp27_i_reg_849[0]_i_6 
       (.I0(zext_ln1058_reg_814_reg[7]),
        .I1(\y_reg_297_reg_n_3_[7] ),
        .I2(zext_ln1058_reg_814_reg[6]),
        .I3(\y_reg_297_reg_n_3_[6] ),
        .O(\cmp27_i_reg_849[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp27_i_reg_849[0]_i_7 
       (.I0(zext_ln1058_reg_814_reg[5]),
        .I1(\y_reg_297_reg_n_3_[5] ),
        .I2(zext_ln1058_reg_814_reg[4]),
        .I3(\y_reg_297_reg_n_3_[4] ),
        .O(\cmp27_i_reg_849[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp27_i_reg_849[0]_i_8 
       (.I0(zext_ln1058_reg_814_reg[3]),
        .I1(\y_reg_297_reg_n_3_[3] ),
        .I2(zext_ln1058_reg_814_reg[2]),
        .I3(\y_reg_297_reg_n_3_[2] ),
        .O(\cmp27_i_reg_849[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp27_i_reg_849[0]_i_9 
       (.I0(zext_ln1058_reg_814_reg[1]),
        .I1(\y_reg_297_reg_n_3_[1] ),
        .I2(zext_ln1058_reg_814_reg[0]),
        .I3(\y_reg_297_reg_n_3_[0] ),
        .O(\cmp27_i_reg_849[0]_i_9_n_3 ));
  FDRE \cmp27_i_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(cmp27_i_fu_420_p2),
        .Q(cmp27_i_reg_849),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp27_i_reg_849_reg[0]_i_1 
       (.CI(\cmp27_i_reg_849_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp27_i_reg_849_reg[0]_i_1_CO_UNCONNECTED [3:2],cmp27_i_fu_420_p2,\cmp27_i_reg_849_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cmp27_i_reg_849[0]_i_3_n_3 }),
        .O(\NLW_cmp27_i_reg_849_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cmp27_i_reg_849[0]_i_4_n_3 ,\cmp27_i_reg_849[0]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp27_i_reg_849_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cmp27_i_reg_849_reg[0]_i_2_n_3 ,\cmp27_i_reg_849_reg[0]_i_2_n_4 ,\cmp27_i_reg_849_reg[0]_i_2_n_5 ,\cmp27_i_reg_849_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp27_i_reg_849[0]_i_6_n_3 ,\cmp27_i_reg_849[0]_i_7_n_3 ,\cmp27_i_reg_849[0]_i_8_n_3 ,\cmp27_i_reg_849[0]_i_9_n_3 }),
        .O(\NLW_cmp27_i_reg_849_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp27_i_reg_849[0]_i_10_n_3 ,\cmp27_i_reg_849[0]_i_11_n_3 ,\cmp27_i_reg_849[0]_i_12_n_3 ,\cmp27_i_reg_849[0]_i_13_n_3 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp76_i_reg_853[0]_i_1 
       (.I0(\cmp76_i_reg_853[0]_i_2_n_3 ),
        .I1(\y_reg_297_reg_n_3_[1] ),
        .I2(\y_reg_297_reg_n_3_[2] ),
        .I3(\y_reg_297_reg_n_3_[0] ),
        .I4(\y_reg_297_reg_n_3_[3] ),
        .I5(\y_reg_297_reg_n_3_[4] ),
        .O(cmp76_i_fu_425_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp76_i_reg_853[0]_i_2 
       (.I0(\y_reg_297_reg_n_3_[9] ),
        .I1(\y_reg_297_reg_n_3_[10] ),
        .I2(\y_reg_297_reg_n_3_[7] ),
        .I3(\y_reg_297_reg_n_3_[8] ),
        .I4(\y_reg_297_reg_n_3_[6] ),
        .I5(\y_reg_297_reg_n_3_[5] ),
        .O(\cmp76_i_reg_853[0]_i_2_n_3 ));
  FDRE \cmp76_i_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(cmp76_i_fu_425_p2),
        .Q(cmp76_i_reg_853),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_844[0]_i_2 
       (.I0(\y_reg_297_reg_n_3_[3] ),
        .O(\empty_reg_844[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_844[0]_i_3 
       (.I0(\y_reg_297_reg_n_3_[2] ),
        .O(\empty_reg_844[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_844[0]_i_4 
       (.I0(\y_reg_297_reg_n_3_[1] ),
        .I1(zext_ln1019_reg_809_reg[1]),
        .O(\empty_reg_844[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_844[0]_i_5 
       (.I0(\y_reg_297_reg_n_3_[0] ),
        .I1(zext_ln1019_reg_809_reg[0]),
        .O(\empty_reg_844[0]_i_5_n_3 ));
  FDRE \empty_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\empty_reg_844_reg[0]_i_1_n_10 ),
        .Q(empty_reg_844),
        .R(1'b0));
  CARRY4 \empty_reg_844_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_844_reg[0]_i_1_n_3 ,\empty_reg_844_reg[0]_i_1_n_4 ,\empty_reg_844_reg[0]_i_1_n_5 ,\empty_reg_844_reg[0]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI({\y_reg_297_reg_n_3_[3] ,\y_reg_297_reg_n_3_[2] ,\y_reg_297_reg_n_3_[1] ,\y_reg_297_reg_n_3_[0] }),
        .O({\NLW_empty_reg_844_reg[0]_i_1_O_UNCONNECTED [3:1],\empty_reg_844_reg[0]_i_1_n_10 }),
        .S({\empty_reg_844[0]_i_2_n_3 ,\empty_reg_844[0]_i_3_n_3 ,\empty_reg_844[0]_i_4_n_3 ,\empty_reg_844[0]_i_5_n_3 }));
  FDRE \icmp_ln1044_reg_800_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln1044_fu_328_p2),
        .Q(icmp_ln1044_reg_800),
        .R(1'b0));
  FDRE \icmp_ln1048_reg_804_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln1048_fu_334_p2),
        .Q(icmp_ln1048_reg_804),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \icmp_ln1063_reg_892[0]_i_1 
       (.I0(cmp27_i_reg_849),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I3(SrcYUV_empty_n),
        .I4(linebuf_c_val_V_1_U_n_13),
        .O(p_13_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1063_reg_892[0]_i_3 
       (.I0(x_2_reg_308_reg[9]),
        .I1(loopWidth_reg_795[9]),
        .I2(x_2_reg_308_reg[10]),
        .I3(loopWidth_reg_795[10]),
        .O(\icmp_ln1063_reg_892[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1063_reg_892[0]_i_4 
       (.I0(loopWidth_reg_795[8]),
        .I1(x_2_reg_308_reg[8]),
        .I2(loopWidth_reg_795[7]),
        .I3(x_2_reg_308_reg[7]),
        .I4(x_2_reg_308_reg[6]),
        .I5(loopWidth_reg_795[6]),
        .O(\icmp_ln1063_reg_892[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1063_reg_892[0]_i_5 
       (.I0(loopWidth_reg_795[5]),
        .I1(x_2_reg_308_reg[5]),
        .I2(loopWidth_reg_795[4]),
        .I3(x_2_reg_308_reg[4]),
        .I4(x_2_reg_308_reg[3]),
        .I5(loopWidth_reg_795[3]),
        .O(\icmp_ln1063_reg_892[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1063_reg_892[0]_i_6 
       (.I0(loopWidth_reg_795[2]),
        .I1(x_2_reg_308_reg[2]),
        .I2(loopWidth_reg_795[1]),
        .I3(x_2_reg_308_reg[1]),
        .I4(x_2_reg_308_reg[0]),
        .I5(loopWidth_reg_795[0]),
        .O(\icmp_ln1063_reg_892[0]_i_6_n_3 ));
  FDRE \icmp_ln1063_reg_892_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .Q(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1063_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln1063_reg_892_reg[0]_i_2 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\icmp_ln1063_reg_892_reg[0]_i_2_n_4 ,\icmp_ln1063_reg_892_reg[0]_i_2_n_5 ,\icmp_ln1063_reg_892_reg[0]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1063_reg_892_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1063_reg_892[0]_i_3_n_3 ,\icmp_ln1063_reg_892[0]_i_4_n_3 ,\icmp_ln1063_reg_892[0]_i_5_n_3 ,\icmp_ln1063_reg_892[0]_i_6_n_3 }));
  LUT6 #(
    .INIT(64'h0000000054555555)) 
    \idxprom5_i241_i_reg_896[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(SrcYUV_empty_n),
        .I2(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(cmp27_i_reg_849),
        .I5(linebuf_c_val_V_1_U_n_13),
        .O(p_10_in));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[0] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[10] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[1] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[2] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[3] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[4] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[5] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[6] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[7] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[8] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[9] ),
        .Q(\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9] ),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "idxprom5_i241_i_reg_896_pp0_iter1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep
       (.ADDRARDADDR({\idxprom5_i241_i_reg_896_reg_n_3_[10] ,\idxprom5_i241_i_reg_896_reg_n_3_[9] ,\idxprom5_i241_i_reg_896_reg_n_3_[8] ,\idxprom5_i241_i_reg_896_reg_n_3_[7] ,\idxprom5_i241_i_reg_896_reg_n_3_[6] ,\idxprom5_i241_i_reg_896_reg_n_3_[5] ,\idxprom5_i241_i_reg_896_reg_n_3_[4] ,\idxprom5_i241_i_reg_896_reg_n_3_[3] ,\idxprom5_i241_i_reg_896_reg_n_3_[2] ,\idxprom5_i241_i_reg_896_reg_n_3_[1] ,\idxprom5_i241_i_reg_896_reg_n_3_[0] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOADO_UNCONNECTED[15:1],idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18}),
        .DOBDO(NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_13_in),
        .ENBWREN(1'b0),
        .REGCEAREGCE(p_19_in),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \idxprom5_i241_i_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[0]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[10]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[1]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[2]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[3]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[4]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[5]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[6]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[7]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[8]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \idxprom5_i241_i_reg_896_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(x_2_reg_308_reg[9]),
        .Q(\idxprom5_i241_i_reg_896_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__7
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_HeightIn_c17_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__8
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(HwReg_Width_c18_full_n),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_i_2__9_n_3),
        .I1(internal_full_n__1),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_full_n_i_2__9
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(\mOutPtr_reg[2] ),
        .O(internal_full_n_i_2__9_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0 linebuf_c_val_V_0_U
       (.ADDRARDADDR({\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0] }),
        .D(linebuf_c_val_V_0_q1),
        .Q(x_2_reg_308_reg),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(p_19_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .ram_reg(or_ln174_2_i_fu_590_p4[15:8]),
        .ram_reg_0(linebuf_c_val_V_1_U_n_15),
        .ram_reg_1(linebuf_y_val_V_1_U_n_4),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_3(\icmp_ln1063_reg_892_reg_n_3_[0] ));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[0]),
        .Q(linebuf_c_val_V_0_load_reg_921[0]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[1]),
        .Q(linebuf_c_val_V_0_load_reg_921[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[2]),
        .Q(linebuf_c_val_V_0_load_reg_921[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[3]),
        .Q(linebuf_c_val_V_0_load_reg_921[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[4]),
        .Q(linebuf_c_val_V_0_load_reg_921[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[5]),
        .Q(linebuf_c_val_V_0_load_reg_921[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[6]),
        .Q(linebuf_c_val_V_0_load_reg_921[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_load_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_0_q1[7]),
        .Q(linebuf_c_val_V_0_load_reg_921[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_54 linebuf_c_val_V_1_U
       (.ADDRARDADDR({\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0] }),
        .D(linebuf_c_val_V_1_q1),
        .Q(x_2_reg_308_reg),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(p_19_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(linebuf_c_val_V_1_U_n_13),
        .ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319),
        .cmp27_i_reg_849(cmp27_i_reg_849),
        .\cmp27_i_reg_849_reg[0] (linebuf_c_val_V_1_U_n_15),
        .cmp76_i_reg_853(cmp76_i_reg_853),
        .icmp_ln1044_reg_800(icmp_ln1044_reg_800),
        .internal_empty_n_reg(linebuf_c_val_V_1_U_n_14),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .\outpix_val_V_1_reg_931_reg[0] (\spec_select_i_reg_859_reg_n_3_[0] ),
        .\outpix_val_V_1_reg_931_reg[7] (linebuf_c_val_V_0_q1),
        .ram_reg(outpix_val_V_1_fu_531_p3),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_1(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .ram_reg_2(ap_enable_reg_pp0_iter4_reg_n_3),
        .ram_reg_3(ap_CS_fsm_pp0_stage0),
        .ram_reg_4(linebuf_y_val_V_1_U_n_4),
        .ram_reg_5(or_ln174_2_i_fu_590_p4[15:8]),
        .ram_reg_6(outpix_val_V_1_reg_931),
        .ram_reg_7(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .tmp_reg_866(tmp_reg_866));
  LUT5 #(
    .INIT(32'h00004044)) 
    \linebuf_c_val_V_1_load_reg_926[7]_i_1 
       (.I0(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(SrcYUV_empty_n),
        .I3(cmp27_i_reg_849),
        .I4(linebuf_c_val_V_1_U_n_13),
        .O(linebuf_c_val_V_0_load_reg_9210));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA202A)) 
    \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[7]_i_1 
       (.I0(linebuf_c_val_V_1_U_n_14),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln1044_reg_800),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(tmp_reg_866),
        .I5(SrcYUV422_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[0]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[1]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[2]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[3]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[4]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[5]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[6]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_c_val_V_1_load_reg_926[7]),
        .Q(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[0]),
        .Q(linebuf_c_val_V_1_load_reg_926[0]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[1]),
        .Q(linebuf_c_val_V_1_load_reg_926[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[2]),
        .Q(linebuf_c_val_V_1_load_reg_926[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[3]),
        .Q(linebuf_c_val_V_1_load_reg_926[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[4]),
        .Q(linebuf_c_val_V_1_load_reg_926[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[5]),
        .Q(linebuf_c_val_V_1_load_reg_926[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[6]),
        .Q(linebuf_c_val_V_1_load_reg_926[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_1_load_reg_926_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_load_reg_9210),
        .D(linebuf_c_val_V_1_q1[7]),
        .Q(linebuf_c_val_V_1_load_reg_926[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_55 linebuf_y_val_V_0_U
       (.D(linebuf_y_val_V_0_q1),
        .DIADI(linebuf_y_val_V_1_d0),
        .E(linebuf_y_val_V_0_we0),
        .Q(linebuf_y_val_V_0_addr_reg_915),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(p_19_in),
        .ap_clk(ap_clk),
        .cmp27_i_reg_849(cmp27_i_reg_849),
        .cmp76_i_reg_853(cmp76_i_reg_853),
        .p_30_in(p_30_in),
        .ram_reg({\idxprom5_i241_i_reg_896_reg_n_3_[10] ,\idxprom5_i241_i_reg_896_reg_n_3_[9] ,\idxprom5_i241_i_reg_896_reg_n_3_[8] ,\idxprom5_i241_i_reg_896_reg_n_3_[7] ,\idxprom5_i241_i_reg_896_reg_n_3_[6] ,\idxprom5_i241_i_reg_896_reg_n_3_[5] ,\idxprom5_i241_i_reg_896_reg_n_3_[4] ,\idxprom5_i241_i_reg_896_reg_n_3_[3] ,\idxprom5_i241_i_reg_896_reg_n_3_[2] ,\idxprom5_i241_i_reg_896_reg_n_3_[1] ,\idxprom5_i241_i_reg_896_reg_n_3_[0] }),
        .ram_reg_0(or_ln174_2_i_fu_590_p4[7:0]),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_2(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .ram_reg_3(linebuf_c_val_V_1_U_n_13));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[0] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[0]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[10] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[10]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[1] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[1]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[2] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[2]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[3] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[3]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[4] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[4]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[5] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[5]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[6] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[6]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[7] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[7]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[8] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[8]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_915_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(\idxprom5_i241_i_reg_896_reg_n_3_[9] ),
        .Q(linebuf_y_val_V_0_addr_reg_915[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1 linebuf_y_val_V_1_U
       (.ADDRARDADDR({\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1] ,\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0] }),
        .D(outpix_val_V_0_2_fu_645_p3),
        .DIADI(linebuf_y_val_V_1_d0),
        .E(linebuf_y_val_V_0_we0),
        .Q(outpix_val_V_0_reg_940),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .empty_reg_844(empty_reg_844),
        .icmp_ln1044_reg_800(icmp_ln1044_reg_800),
        .\icmp_ln1044_reg_800_reg[0] (linebuf_y_val_V_1_U_n_4),
        .ram_reg(\icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0] ),
        .ram_reg_0(linebuf_c_val_V_1_U_n_14),
        .ram_reg_1(ap_enable_reg_pp0_iter4_reg_n_3),
        .sel_tmp1_reg_870(sel_tmp1_reg_870),
        .sel_tmp6_reg_881(sel_tmp6_reg_881),
        .tmp_reg_866(tmp_reg_866));
  FDRE \loopWidth_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [0]),
        .Q(loopWidth_reg_795[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [10]),
        .Q(loopWidth_reg_795[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [1]),
        .Q(loopWidth_reg_795[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [2]),
        .Q(loopWidth_reg_795[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [3]),
        .Q(loopWidth_reg_795[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [4]),
        .Q(loopWidth_reg_795[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [5]),
        .Q(loopWidth_reg_795[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [6]),
        .Q(loopWidth_reg_795[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [7]),
        .Q(loopWidth_reg_795[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [8]),
        .Q(loopWidth_reg_795[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_795_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_795_reg[10]_0 [9]),
        .Q(loopWidth_reg_795[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[2]_i_2__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(\mOutPtr_reg[2] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__3 
       (.I0(v_vcresampler_core_U0_outColorMode_read),
        .I1(ColorMode_vcr_c19_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \mOutPtr[2]_i_3 
       (.I0(\mOutPtr_reg[2] ),
        .I1(Q[1]),
        .I2(CO),
        .I3(v_vcresampler_core_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\tmp_reg_866_reg[0]_0 ),
        .I1(vscale_core_polyphase_U0_SrcYUV422_read),
        .I2(SrcYUV422_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hDDDFFFDFFFFFFFFF)) 
    \mOutPtr[4]_i_3__0 
       (.I0(linebuf_c_val_V_1_U_n_14),
        .I1(tmp_reg_866),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .I3(icmp_ln1044_reg_800),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(SrcYUV422_full_n),
        .O(\tmp_reg_866_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mpix_y_val_V_0_1_fu_128[7]_i_1 
       (.I0(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(SrcYUV_empty_n),
        .I3(cmp27_i_reg_849),
        .I4(linebuf_c_val_V_1_U_n_13),
        .O(E));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(or_ln174_2_i_fu_590_p4[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(or_ln174_2_i_fu_590_p4[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(or_ln174_2_i_fu_590_p4[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(or_ln174_2_i_fu_590_p4[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(or_ln174_2_i_fu_590_p4[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(or_ln174_2_i_fu_590_p4[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(or_ln174_2_i_fu_590_p4[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(or_ln174_2_i_fu_590_p4[7]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[0]),
        .Q(outpix_val_V_0_2_reg_966[0]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[1]),
        .Q(outpix_val_V_0_2_reg_966[1]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[2]),
        .Q(outpix_val_V_0_2_reg_966[2]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[3]),
        .Q(outpix_val_V_0_2_reg_966[3]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[4]),
        .Q(outpix_val_V_0_2_reg_966[4]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[5]),
        .Q(outpix_val_V_0_2_reg_966[5]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[6]),
        .Q(outpix_val_V_0_2_reg_966[6]),
        .R(1'b0));
  FDRE \outpix_val_V_0_2_reg_966_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_0_2_fu_645_p3[7]),
        .Q(outpix_val_V_0_2_reg_966[7]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[0]),
        .Q(outpix_val_V_0_reg_940[0]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[1]),
        .Q(outpix_val_V_0_reg_940[1]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[2]),
        .Q(outpix_val_V_0_reg_940[2]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[3]),
        .Q(outpix_val_V_0_reg_940[3]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[4]),
        .Q(outpix_val_V_0_reg_940[4]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[5]),
        .Q(outpix_val_V_0_reg_940[5]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[6]),
        .Q(outpix_val_V_0_reg_940[6]),
        .R(1'b0));
  FDRE \outpix_val_V_0_reg_940_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_we0),
        .D(linebuf_y_val_V_0_q1[7]),
        .Q(outpix_val_V_0_reg_940[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00005155)) 
    \outpix_val_V_1_reg_931[7]_i_1 
       (.I0(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I1(cmp27_i_reg_849),
        .I2(SrcYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(linebuf_c_val_V_1_U_n_13),
        .O(linebuf_y_val_V_0_addr_reg_9150));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[0]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[1]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[2]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[3]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[4]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[5]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[6]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931[7]),
        .Q(outpix_val_V_1_reg_931_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[0]),
        .Q(zext_ln1346_fu_669_p1[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[1]),
        .Q(zext_ln1346_fu_669_p1[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[2]),
        .Q(zext_ln1346_fu_669_p1[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[3]),
        .Q(zext_ln1346_fu_669_p1[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[4]),
        .Q(zext_ln1346_fu_669_p1[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[5]),
        .Q(zext_ln1346_fu_669_p1[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[6]),
        .Q(zext_ln1346_fu_669_p1[7]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(outpix_val_V_1_reg_931_pp0_iter2_reg[7]),
        .Q(zext_ln1346_fu_669_p1[8]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[0]),
        .Q(outpix_val_V_1_reg_931[0]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[1]),
        .Q(outpix_val_V_1_reg_931[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[2]),
        .Q(outpix_val_V_1_reg_931[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[3]),
        .Q(outpix_val_V_1_reg_931[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[4]),
        .Q(outpix_val_V_1_reg_931[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[5]),
        .Q(outpix_val_V_1_reg_931[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[6]),
        .Q(outpix_val_V_1_reg_931[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_931_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_9150),
        .D(outpix_val_V_1_fu_531_p3[7]),
        .Q(outpix_val_V_1_reg_931[7]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(pix_val_V_2_1_fu_124[0]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(pix_val_V_2_1_fu_124[1]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(pix_val_V_2_1_fu_124[2]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(pix_val_V_2_1_fu_124[3]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(pix_val_V_2_1_fu_124[4]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(pix_val_V_2_1_fu_124[5]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(pix_val_V_2_1_fu_124[6]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(pix_val_V_2_1_fu_124[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[0]_i_1 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[0]),
        .O(\ret_fu_136[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[1]_i_1 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[1]),
        .O(\ret_fu_136[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[2]_i_1 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[2]),
        .O(\ret_fu_136[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[3]_i_1 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[3]),
        .O(\ret_fu_136[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[4]_i_1 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[4]),
        .O(\ret_fu_136[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[5]_i_1 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[5]),
        .O(\ret_fu_136[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[6]_i_1 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[6]),
        .O(\ret_fu_136[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \ret_fu_136[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm[2]_i_4_n_3 ),
        .I2(cmp27_i_reg_849),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I5(SrcYUV_empty_n),
        .O(ret_fu_1361));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \ret_fu_136[7]_i_2 
       (.I0(\spec_select_i_reg_859_reg_n_3_[0] ),
        .I1(idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18),
        .I2(linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[7]),
        .O(\ret_fu_136[7]_i_2_n_3 ));
  FDSE \ret_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[0]_i_1_n_3 ),
        .Q(ret_fu_136[0]),
        .S(1'b0));
  FDSE \ret_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[1]_i_1_n_3 ),
        .Q(ret_fu_136[1]),
        .S(1'b0));
  FDSE \ret_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[2]_i_1_n_3 ),
        .Q(ret_fu_136[2]),
        .S(1'b0));
  FDSE \ret_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[3]_i_1_n_3 ),
        .Q(ret_fu_136[3]),
        .S(1'b0));
  FDSE \ret_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[4]_i_1_n_3 ),
        .Q(ret_fu_136[4]),
        .S(1'b0));
  FDSE \ret_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[5]_i_1_n_3 ),
        .Q(ret_fu_136[5]),
        .S(1'b0));
  FDSE \ret_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[6]_i_1_n_3 ),
        .Q(ret_fu_136[6]),
        .S(1'b0));
  FDSE \ret_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(ret_fu_1361),
        .D(\ret_fu_136[7]_i_2_n_3 ),
        .Q(ret_fu_136[7]),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sel_tmp1_reg_870[0]_i_1 
       (.I0(cmp205_i_reg_819),
        .I1(\empty_reg_844_reg[0]_i_1_n_10 ),
        .O(\sel_tmp1_reg_870[0]_i_1_n_3 ));
  FDRE \sel_tmp1_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\sel_tmp1_reg_870[0]_i_1_n_3 ),
        .Q(sel_tmp1_reg_870),
        .R(1'b0));
  FDRE \sel_tmp3_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sel_tmp3_fu_386_p2),
        .Q(sel_tmp3_reg_830),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sel_tmp4_reg_876[0]_i_1 
       (.I0(\empty_reg_844_reg[0]_i_1_n_10 ),
        .I1(sel_tmp3_reg_830),
        .O(sel_tmp4_fu_455_p2));
  FDRE \sel_tmp4_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(sel_tmp4_fu_455_p2),
        .Q(sel_tmp4_reg_876),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sel_tmp6_reg_881[0]_i_1 
       (.I0(\empty_reg_844_reg[0]_i_1_n_10 ),
        .I1(cmp205_i_reg_819),
        .O(sel_tmp6_fu_460_p2));
  FDRE \sel_tmp6_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(sel_tmp6_fu_460_p2),
        .Q(sel_tmp6_reg_881),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select_i_reg_859[0]_i_1 
       (.I0(icmp_ln1048_reg_804),
        .I1(\y_reg_297_reg_n_3_[0] ),
        .O(spec_select_i_fu_431_p2));
  FDRE \spec_select_i_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(spec_select_i_fu_431_p2),
        .Q(\spec_select_i_reg_859_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_866[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(p_1_in));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_866[0]_i_10 
       (.I0(\y_reg_297_reg_n_3_[4] ),
        .O(\tmp_reg_866[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_866[0]_i_4 
       (.I0(\y_reg_297_reg_n_3_[10] ),
        .O(\tmp_reg_866[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_866[0]_i_5 
       (.I0(\y_reg_297_reg_n_3_[9] ),
        .O(\tmp_reg_866[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_866[0]_i_6 
       (.I0(\y_reg_297_reg_n_3_[8] ),
        .O(\tmp_reg_866[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_866[0]_i_7 
       (.I0(\y_reg_297_reg_n_3_[7] ),
        .O(\tmp_reg_866[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_866[0]_i_8 
       (.I0(\y_reg_297_reg_n_3_[6] ),
        .O(\tmp_reg_866[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_866[0]_i_9 
       (.I0(\y_reg_297_reg_n_3_[5] ),
        .O(\tmp_reg_866[0]_i_9_n_3 ));
  FDRE \tmp_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\tmp_reg_866_reg[0]_i_2_n_7 ),
        .Q(tmp_reg_866),
        .R(1'b0));
  CARRY4 \tmp_reg_866_reg[0]_i_2 
       (.CI(\tmp_reg_866_reg[0]_i_3_n_3 ),
        .CO({\NLW_tmp_reg_866_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_reg_866_reg[0]_i_2_n_4 ,\tmp_reg_866_reg[0]_i_2_n_5 ,\tmp_reg_866_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\y_reg_297_reg_n_3_[10] ,\y_reg_297_reg_n_3_[9] ,\y_reg_297_reg_n_3_[8] }),
        .O({\tmp_reg_866_reg[0]_i_2_n_7 ,\NLW_tmp_reg_866_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({1'b1,\tmp_reg_866[0]_i_4_n_3 ,\tmp_reg_866[0]_i_5_n_3 ,\tmp_reg_866[0]_i_6_n_3 }));
  CARRY4 \tmp_reg_866_reg[0]_i_3 
       (.CI(\empty_reg_844_reg[0]_i_1_n_3 ),
        .CO({\tmp_reg_866_reg[0]_i_3_n_3 ,\tmp_reg_866_reg[0]_i_3_n_4 ,\tmp_reg_866_reg[0]_i_3_n_5 ,\tmp_reg_866_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\y_reg_297_reg_n_3_[7] ,\y_reg_297_reg_n_3_[6] ,\y_reg_297_reg_n_3_[5] ,\y_reg_297_reg_n_3_[4] }),
        .O(\NLW_tmp_reg_866_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_866[0]_i_7_n_3 ,\tmp_reg_866[0]_i_8_n_3 ,\tmp_reg_866[0]_i_9_n_3 ,\tmp_reg_866[0]_i_10_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \x_2_reg_308[0]_i_1 
       (.I0(x_2_reg_308_reg[0]),
        .O(x_fu_465_p2[0]));
  LUT6 #(
    .INIT(64'h0000FDFF00000000)) 
    \x_2_reg_308[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(linebuf_c_val_V_1_U_n_13),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(linebuf_c_val_V_1_U_n_14),
        .I4(CO),
        .I5(Q[1]),
        .O(x_2_reg_308));
  LUT4 #(
    .INIT(16'h0200)) 
    \x_2_reg_308[10]_i_2 
       (.I0(linebuf_c_val_V_1_U_n_14),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(linebuf_c_val_V_1_U_n_13),
        .I3(ap_enable_reg_pp0_iter0),
        .O(x_2_reg_3080));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \x_2_reg_308[10]_i_3 
       (.I0(\x_2_reg_308[10]_i_4_n_3 ),
        .I1(x_2_reg_308_reg[6]),
        .I2(x_2_reg_308_reg[9]),
        .I3(x_2_reg_308_reg[8]),
        .I4(x_2_reg_308_reg[7]),
        .I5(x_2_reg_308_reg[10]),
        .O(x_fu_465_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \x_2_reg_308[10]_i_4 
       (.I0(x_2_reg_308_reg[4]),
        .I1(x_2_reg_308_reg[2]),
        .I2(x_2_reg_308_reg[0]),
        .I3(x_2_reg_308_reg[1]),
        .I4(x_2_reg_308_reg[3]),
        .I5(x_2_reg_308_reg[5]),
        .O(\x_2_reg_308[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_2_reg_308[1]_i_1 
       (.I0(x_2_reg_308_reg[0]),
        .I1(x_2_reg_308_reg[1]),
        .O(x_fu_465_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_2_reg_308[2]_i_1 
       (.I0(x_2_reg_308_reg[1]),
        .I1(x_2_reg_308_reg[0]),
        .I2(x_2_reg_308_reg[2]),
        .O(x_fu_465_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_2_reg_308[3]_i_1 
       (.I0(x_2_reg_308_reg[2]),
        .I1(x_2_reg_308_reg[0]),
        .I2(x_2_reg_308_reg[1]),
        .I3(x_2_reg_308_reg[3]),
        .O(x_fu_465_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \x_2_reg_308[4]_i_1 
       (.I0(x_2_reg_308_reg[3]),
        .I1(x_2_reg_308_reg[1]),
        .I2(x_2_reg_308_reg[0]),
        .I3(x_2_reg_308_reg[2]),
        .I4(x_2_reg_308_reg[4]),
        .O(x_fu_465_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \x_2_reg_308[5]_i_1 
       (.I0(x_2_reg_308_reg[4]),
        .I1(x_2_reg_308_reg[2]),
        .I2(x_2_reg_308_reg[0]),
        .I3(x_2_reg_308_reg[1]),
        .I4(x_2_reg_308_reg[3]),
        .I5(x_2_reg_308_reg[5]),
        .O(x_fu_465_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_2_reg_308[6]_i_1 
       (.I0(\x_2_reg_308[10]_i_4_n_3 ),
        .I1(x_2_reg_308_reg[6]),
        .O(x_fu_465_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_2_reg_308[7]_i_1 
       (.I0(\x_2_reg_308[10]_i_4_n_3 ),
        .I1(x_2_reg_308_reg[6]),
        .I2(x_2_reg_308_reg[7]),
        .O(x_fu_465_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_2_reg_308[8]_i_1 
       (.I0(\x_2_reg_308[10]_i_4_n_3 ),
        .I1(x_2_reg_308_reg[6]),
        .I2(x_2_reg_308_reg[7]),
        .I3(x_2_reg_308_reg[8]),
        .O(x_fu_465_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \x_2_reg_308[9]_i_1 
       (.I0(\x_2_reg_308[10]_i_4_n_3 ),
        .I1(x_2_reg_308_reg[6]),
        .I2(x_2_reg_308_reg[7]),
        .I3(x_2_reg_308_reg[8]),
        .I4(x_2_reg_308_reg[9]),
        .O(x_fu_465_p2[9]));
  FDRE \x_2_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[0]),
        .Q(x_2_reg_308_reg[0]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[10] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[10]),
        .Q(x_2_reg_308_reg[10]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[1] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[1]),
        .Q(x_2_reg_308_reg[1]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[2] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[2]),
        .Q(x_2_reg_308_reg[2]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[3] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[3]),
        .Q(x_2_reg_308_reg[3]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[4] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[4]),
        .Q(x_2_reg_308_reg[4]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[5] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[5]),
        .Q(x_2_reg_308_reg[5]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[6] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[6]),
        .Q(x_2_reg_308_reg[6]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[7] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[7]),
        .Q(x_2_reg_308_reg[7]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[8] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[8]),
        .Q(x_2_reg_308_reg[8]),
        .R(x_2_reg_308));
  FDRE \x_2_reg_308_reg[9] 
       (.C(ap_clk),
        .CE(x_2_reg_3080),
        .D(x_fu_465_p2[9]),
        .Q(x_2_reg_308_reg[9]),
        .R(x_2_reg_308));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_835[0]_i_1 
       (.I0(\y_reg_297_reg_n_3_[0] ),
        .O(y_2_fu_392_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_2_reg_835[10]_i_1 
       (.I0(\y_2_reg_835[10]_i_2_n_3 ),
        .I1(\y_reg_297_reg_n_3_[9] ),
        .I2(\y_reg_297_reg_n_3_[8] ),
        .I3(\y_reg_297_reg_n_3_[7] ),
        .I4(\y_reg_297_reg_n_3_[10] ),
        .O(y_2_fu_392_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_2_reg_835[10]_i_2 
       (.I0(\y_reg_297_reg_n_3_[5] ),
        .I1(\y_reg_297_reg_n_3_[3] ),
        .I2(\y_2_reg_835[6]_i_2_n_3 ),
        .I3(\y_reg_297_reg_n_3_[2] ),
        .I4(\y_reg_297_reg_n_3_[4] ),
        .I5(\y_reg_297_reg_n_3_[6] ),
        .O(\y_2_reg_835[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_2_reg_835[1]_i_1 
       (.I0(\y_reg_297_reg_n_3_[0] ),
        .I1(\y_reg_297_reg_n_3_[1] ),
        .O(y_2_fu_392_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_2_reg_835[2]_i_1 
       (.I0(\y_reg_297_reg_n_3_[1] ),
        .I1(\y_reg_297_reg_n_3_[0] ),
        .I2(\y_reg_297_reg_n_3_[2] ),
        .O(y_2_fu_392_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_2_reg_835[3]_i_1 
       (.I0(\y_reg_297_reg_n_3_[2] ),
        .I1(\y_reg_297_reg_n_3_[0] ),
        .I2(\y_reg_297_reg_n_3_[1] ),
        .I3(\y_reg_297_reg_n_3_[3] ),
        .O(y_2_fu_392_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_2_reg_835[4]_i_1 
       (.I0(\y_reg_297_reg_n_3_[3] ),
        .I1(\y_reg_297_reg_n_3_[1] ),
        .I2(\y_reg_297_reg_n_3_[0] ),
        .I3(\y_reg_297_reg_n_3_[2] ),
        .I4(\y_reg_297_reg_n_3_[4] ),
        .O(y_2_fu_392_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_2_reg_835[5]_i_1 
       (.I0(\y_reg_297_reg_n_3_[4] ),
        .I1(\y_reg_297_reg_n_3_[2] ),
        .I2(\y_reg_297_reg_n_3_[0] ),
        .I3(\y_reg_297_reg_n_3_[1] ),
        .I4(\y_reg_297_reg_n_3_[3] ),
        .I5(\y_reg_297_reg_n_3_[5] ),
        .O(y_2_fu_392_p2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_2_reg_835[6]_i_1 
       (.I0(\y_reg_297_reg_n_3_[5] ),
        .I1(\y_reg_297_reg_n_3_[3] ),
        .I2(\y_2_reg_835[6]_i_2_n_3 ),
        .I3(\y_reg_297_reg_n_3_[2] ),
        .I4(\y_reg_297_reg_n_3_[4] ),
        .I5(\y_reg_297_reg_n_3_[6] ),
        .O(y_2_fu_392_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y_2_reg_835[6]_i_2 
       (.I0(\y_reg_297_reg_n_3_[0] ),
        .I1(\y_reg_297_reg_n_3_[1] ),
        .O(\y_2_reg_835[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_2_reg_835[7]_i_1 
       (.I0(\y_2_reg_835[10]_i_2_n_3 ),
        .I1(\y_reg_297_reg_n_3_[7] ),
        .O(y_2_fu_392_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_2_reg_835[8]_i_1 
       (.I0(\y_reg_297_reg_n_3_[7] ),
        .I1(\y_2_reg_835[10]_i_2_n_3 ),
        .I2(\y_reg_297_reg_n_3_[8] ),
        .O(y_2_fu_392_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_2_reg_835[9]_i_1 
       (.I0(\y_2_reg_835[10]_i_2_n_3 ),
        .I1(\y_reg_297_reg_n_3_[7] ),
        .I2(\y_reg_297_reg_n_3_[8] ),
        .I3(\y_reg_297_reg_n_3_[9] ),
        .O(y_2_fu_392_p2[9]));
  FDRE \y_2_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[0]),
        .Q(y_2_reg_835[0]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[10]),
        .Q(y_2_reg_835[10]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[1]),
        .Q(y_2_reg_835[1]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[2]),
        .Q(y_2_reg_835[2]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[3]),
        .Q(y_2_reg_835[3]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[4]),
        .Q(y_2_reg_835[4]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[5]),
        .Q(y_2_reg_835[5]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[6]),
        .Q(y_2_reg_835[6]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[7]),
        .Q(y_2_reg_835[7]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[8]),
        .Q(y_2_reg_835[8]),
        .R(1'b0));
  FDRE \y_2_reg_835_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_392_p2[9]),
        .Q(y_2_reg_835[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \y_reg_297[10]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(y_reg_297));
  FDRE \y_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[0]),
        .Q(\y_reg_297_reg_n_3_[0] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[10]),
        .Q(\y_reg_297_reg_n_3_[10] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[1]),
        .Q(\y_reg_297_reg_n_3_[1] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[2]),
        .Q(\y_reg_297_reg_n_3_[2] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[3]),
        .Q(\y_reg_297_reg_n_3_[3] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[4]),
        .Q(\y_reg_297_reg_n_3_[4] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[5]),
        .Q(\y_reg_297_reg_n_3_[5] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[6]),
        .Q(\y_reg_297_reg_n_3_[6] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[7]),
        .Q(\y_reg_297_reg_n_3_[7] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[8]),
        .Q(\y_reg_297_reg_n_3_[8] ),
        .R(y_reg_297));
  FDRE \y_reg_297_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(y_2_reg_835[9]),
        .Q(\y_reg_297_reg_n_3_[9] ),
        .R(y_reg_297));
  FDRE \zext_ln1019_reg_809_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(zext_ln1019_reg_809_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1019_reg_809_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(zext_ln1019_reg_809_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [0]),
        .Q(zext_ln1058_reg_814_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [1]),
        .Q(zext_ln1058_reg_814_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [2]),
        .Q(zext_ln1058_reg_814_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [3]),
        .Q(zext_ln1058_reg_814_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [4]),
        .Q(zext_ln1058_reg_814_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [5]),
        .Q(zext_ln1058_reg_814_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [6]),
        .Q(zext_ln1058_reg_814_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [7]),
        .Q(zext_ln1058_reg_814_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [8]),
        .Q(zext_ln1058_reg_814_reg[8]),
        .R(1'b0));
  FDRE \zext_ln1058_reg_814_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln1058_reg_814_reg[9]_0 [9]),
        .Q(zext_ln1058_reg_814_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444440444)) 
    \zext_ln1346_1_reg_956[7]_i_1 
       (.I0(sel_tmp6_reg_881),
        .I1(\ap_CS_fsm[2]_i_4_n_3 ),
        .I2(cmp27_i_reg_849),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln1063_reg_892_reg_n_3_[0] ),
        .I5(SrcYUV_empty_n),
        .O(p_7_in));
  FDRE \zext_ln1346_1_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[0]),
        .Q(zext_ln1346_1_reg_956[0]),
        .R(1'b0));
  FDRE \zext_ln1346_1_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[1]),
        .Q(zext_ln1346_1_reg_956[1]),
        .R(1'b0));
  FDRE \zext_ln1346_1_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[2]),
        .Q(zext_ln1346_1_reg_956[2]),
        .R(1'b0));
  FDRE \zext_ln1346_1_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[3]),
        .Q(zext_ln1346_1_reg_956[3]),
        .R(1'b0));
  FDRE \zext_ln1346_1_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[4]),
        .Q(zext_ln1346_1_reg_956[4]),
        .R(1'b0));
  FDRE \zext_ln1346_1_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[5]),
        .Q(zext_ln1346_1_reg_956[5]),
        .R(1'b0));
  FDRE \zext_ln1346_1_reg_956_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[6]),
        .Q(zext_ln1346_1_reg_956[6]),
        .R(1'b0));
  FDRE \zext_ln1346_1_reg_956_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(InCPix_V_1_fu_140[7]),
        .Q(zext_ln1346_1_reg_956[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0
   (D,
    ap_clk,
    linebuf_c_val_V_0_ce1,
    ADDRARDADDR,
    Q,
    ram_reg,
    WEA,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ram_reg_3,
    SrcYUV_empty_n);
  output [7:0]D;
  input ap_clk;
  input linebuf_c_val_V_0_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg;
  input [0:0]WEA;
  input ram_reg_0;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ram_reg_3;
  input SrcYUV_empty_n;

  wire [10:0]ADDRARDADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire linebuf_c_val_V_0_ce1;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_57 bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q(Q),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_54
   (D,
    linebuf_c_val_V_0_ce1,
    WEA,
    ap_enable_reg_pp0_iter2_reg,
    internal_empty_n_reg,
    \cmp27_i_reg_849_reg[0] ,
    ram_reg,
    ap_clk,
    ADDRARDADDR,
    Q,
    cmp27_i_reg_849,
    ram_reg_0,
    ram_reg_1,
    SrcYUV_empty_n,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter2,
    icmp_ln1044_reg_800,
    ram_reg_2,
    tmp_reg_866,
    SrcYUV422_full_n,
    ram_reg_3,
    ram_reg_4,
    \outpix_val_V_1_reg_931_reg[0] ,
    ram_reg_5,
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319,
    cmp76_i_reg_853,
    ram_reg_6,
    ram_reg_7,
    \outpix_val_V_1_reg_931_reg[7] );
  output [7:0]D;
  output linebuf_c_val_V_0_ce1;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter2_reg;
  output internal_empty_n_reg;
  output \cmp27_i_reg_849_reg[0] ;
  output [7:0]ram_reg;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input cmp27_i_reg_849;
  input ram_reg_0;
  input ram_reg_1;
  input SrcYUV_empty_n;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln1044_reg_800;
  input ram_reg_2;
  input tmp_reg_866;
  input SrcYUV422_full_n;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input \outpix_val_V_1_reg_931_reg[0] ;
  input [7:0]ram_reg_5;
  input [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319;
  input cmp76_i_reg_853;
  input [7:0]ram_reg_6;
  input ram_reg_7;
  input [7:0]\outpix_val_V_1_reg_931_reg[7] ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire SrcYUV422_full_n;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319;
  wire cmp27_i_reg_849;
  wire \cmp27_i_reg_849_reg[0] ;
  wire cmp76_i_reg_853;
  wire icmp_ln1044_reg_800;
  wire internal_empty_n_reg;
  wire linebuf_c_val_V_0_ce1;
  wire \outpix_val_V_1_reg_931_reg[0] ;
  wire [7:0]\outpix_val_V_1_reg_931_reg[7] ;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire ram_reg_7;
  wire tmp_reg_866;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_56 bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q(Q),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319),
        .cmp27_i_reg_849(cmp27_i_reg_849),
        .\cmp27_i_reg_849_reg[0] (\cmp27_i_reg_849_reg[0] ),
        .cmp76_i_reg_853(cmp76_i_reg_853),
        .icmp_ln1044_reg_800(icmp_ln1044_reg_800),
        .internal_empty_n_reg(internal_empty_n_reg),
        .linebuf_c_val_V_0_ce1(linebuf_c_val_V_0_ce1),
        .\outpix_val_V_1_reg_931_reg[0] (\outpix_val_V_1_reg_931_reg[0] ),
        .\outpix_val_V_1_reg_931_reg[7] (\outpix_val_V_1_reg_931_reg[7] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .tmp_reg_866(tmp_reg_866));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_55
   (D,
    p_30_in,
    DIADI,
    ap_clk,
    E,
    Q,
    ram_reg,
    ram_reg_0,
    WEA,
    ram_reg_1,
    cmp27_i_reg_849,
    SrcYUV_empty_n,
    ram_reg_2,
    ram_reg_3,
    cmp76_i_reg_853);
  output [7:0]D;
  output p_30_in;
  output [7:0]DIADI;
  input ap_clk;
  input [0:0]E;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input ram_reg_1;
  input cmp27_i_reg_849;
  input SrcYUV_empty_n;
  input ram_reg_2;
  input ram_reg_3;
  input cmp76_i_reg_853;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [10:0]Q;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire cmp27_i_reg_849;
  wire cmp76_i_reg_853;
  wire p_30_in;
  wire [10:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .cmp27_i_reg_849(cmp27_i_reg_849),
        .cmp76_i_reg_853(cmp76_i_reg_853),
        .p_30_in(p_30_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
   (D,
    p_30_in,
    DIADI,
    ap_clk,
    E,
    Q,
    ram_reg_0,
    ram_reg_1,
    WEA,
    ram_reg_2,
    cmp27_i_reg_849,
    SrcYUV_empty_n,
    ram_reg_3,
    ram_reg_4,
    cmp76_i_reg_853);
  output [7:0]D;
  output p_30_in;
  output [7:0]DIADI;
  input ap_clk;
  input [0:0]E;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input ram_reg_2;
  input cmp27_i_reg_849;
  input SrcYUV_empty_n;
  input ram_reg_3;
  input ram_reg_4;
  input cmp76_i_reg_853;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [10:0]Q;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire cmp27_i_reg_849;
  wire cmp76_i_reg_853;
  wire p_30_in;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(p_30_in),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__2
       (.I0(D[7]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    ram_reg_i_2
       (.I0(ram_reg_2),
        .I1(cmp27_i_reg_849),
        .I2(SrcYUV_empty_n),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .O(p_30_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__2
       (.I0(D[6]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__2
       (.I0(D[5]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__1
       (.I0(D[4]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__1
       (.I0(D[3]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__1
       (.I0(D[2]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(D[1]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(D[0]),
        .I1(cmp76_i_reg_853),
        .I2(ram_reg_1[0]),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_56
   (D,
    linebuf_c_val_V_0_ce1,
    WEA,
    ap_enable_reg_pp0_iter2_reg,
    internal_empty_n_reg,
    \cmp27_i_reg_849_reg[0] ,
    ram_reg_0,
    ap_clk,
    ADDRARDADDR,
    Q,
    cmp27_i_reg_849,
    ram_reg_1,
    ram_reg_2,
    SrcYUV_empty_n,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter2,
    icmp_ln1044_reg_800,
    ram_reg_3,
    tmp_reg_866,
    SrcYUV422_full_n,
    ram_reg_4,
    ram_reg_5,
    \outpix_val_V_1_reg_931_reg[0] ,
    ram_reg_6,
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319,
    cmp76_i_reg_853,
    ram_reg_7,
    ram_reg_8,
    \outpix_val_V_1_reg_931_reg[7] );
  output [7:0]D;
  output linebuf_c_val_V_0_ce1;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter2_reg;
  output internal_empty_n_reg;
  output \cmp27_i_reg_849_reg[0] ;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input cmp27_i_reg_849;
  input ram_reg_1;
  input ram_reg_2;
  input SrcYUV_empty_n;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln1044_reg_800;
  input ram_reg_3;
  input tmp_reg_866;
  input SrcYUV422_full_n;
  input [0:0]ram_reg_4;
  input ram_reg_5;
  input \outpix_val_V_1_reg_931_reg[0] ;
  input [7:0]ram_reg_6;
  input [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319;
  input cmp76_i_reg_853;
  input [7:0]ram_reg_7;
  input ram_reg_8;
  input [7:0]\outpix_val_V_1_reg_931_reg[7] ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire SrcYUV422_full_n;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319;
  wire cmp27_i_reg_849;
  wire \cmp27_i_reg_849_reg[0] ;
  wire cmp76_i_reg_853;
  wire icmp_ln1044_reg_800;
  wire internal_empty_n_reg;
  wire linebuf_c_val_V_0_ce1;
  wire [7:0]linebuf_c_val_V_1_d0;
  wire linebuf_c_val_V_1_we0;
  wire \outpix_val_V_1_reg_931_reg[0] ;
  wire [7:0]\outpix_val_V_1_reg_931_reg[7] ;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire ram_reg_8;
  wire tmp_reg_866;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_931[0]_i_1 
       (.I0(D[0]),
        .I1(\outpix_val_V_1_reg_931_reg[0] ),
        .I2(\outpix_val_V_1_reg_931_reg[7] [0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_931[1]_i_1 
       (.I0(D[1]),
        .I1(\outpix_val_V_1_reg_931_reg[0] ),
        .I2(\outpix_val_V_1_reg_931_reg[7] [1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_931[2]_i_1 
       (.I0(D[2]),
        .I1(\outpix_val_V_1_reg_931_reg[0] ),
        .I2(\outpix_val_V_1_reg_931_reg[7] [2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_931[3]_i_1 
       (.I0(D[3]),
        .I1(\outpix_val_V_1_reg_931_reg[0] ),
        .I2(\outpix_val_V_1_reg_931_reg[7] [3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_931[4]_i_1 
       (.I0(D[4]),
        .I1(\outpix_val_V_1_reg_931_reg[0] ),
        .I2(\outpix_val_V_1_reg_931_reg[7] [4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_reg_931[5]_i_1 
       (.I0(D[5]),
        .I1(\outpix_val_V_1_reg_931_reg[7] [5]),
        .I2(\outpix_val_V_1_reg_931_reg[0] ),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_reg_931[6]_i_1 
       (.I0(D[6]),
        .I1(\outpix_val_V_1_reg_931_reg[7] [6]),
        .I2(\outpix_val_V_1_reg_931_reg[0] ),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outpix_val_V_1_reg_931[7]_i_2 
       (.I0(D[7]),
        .I1(\outpix_val_V_1_reg_931_reg[7] [7]),
        .I2(\outpix_val_V_1_reg_931_reg[0] ),
        .O(ram_reg_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,linebuf_c_val_V_1_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(linebuf_c_val_V_1_we0),
        .ENBWREN(linebuf_c_val_V_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_1
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\outpix_val_V_1_reg_931_reg[0] ),
        .I3(internal_empty_n_reg),
        .O(linebuf_c_val_V_1_we0));
  LUT6 #(
    .INIT(64'h00000000FFF70000)) 
    ram_reg_i_2__0
       (.I0(cmp27_i_reg_849),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(SrcYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(linebuf_c_val_V_0_ce1));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_2__1
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[7]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[7]),
        .O(linebuf_c_val_V_1_d0[7]));
  LUT6 #(
    .INIT(64'hAAAAAA0200000000)) 
    ram_reg_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1044_reg_800),
        .I2(ram_reg_3),
        .I3(SrcYUV422_full_n),
        .I4(tmp_reg_866),
        .I5(internal_empty_n_reg),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_3__0
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[6]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[6]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[6]),
        .O(linebuf_c_val_V_1_d0[6]));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_3__1
       (.I0(cmp27_i_reg_849),
        .I1(ram_reg_8),
        .I2(\outpix_val_V_1_reg_931_reg[0] ),
        .O(\cmp27_i_reg_849_reg[0] ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_4__0
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[5]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[5]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[5]),
        .O(linebuf_c_val_V_1_d0[5]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_i_5
       (.I0(SrcYUV_empty_n),
        .I1(ram_reg_2),
        .I2(ram_reg_1),
        .I3(cmp27_i_reg_849),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_5__0
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[4]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[4]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[4]),
        .O(linebuf_c_val_V_1_d0[4]));
  LUT6 #(
    .INIT(64'h000000B8FFFFFFFF)) 
    ram_reg_i_6
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1044_reg_800),
        .I2(ram_reg_3),
        .I3(tmp_reg_866),
        .I4(SrcYUV422_full_n),
        .I5(ram_reg_4),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_6__0
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[3]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[3]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[3]),
        .O(linebuf_c_val_V_1_d0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_7
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[2]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[2]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[2]),
        .O(linebuf_c_val_V_1_d0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_8
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[1]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[1]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[1]),
        .O(linebuf_c_val_V_1_d0[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_9
       (.I0(\cmp27_i_reg_849_reg[0] ),
        .I1(ram_reg_6[0]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[0]),
        .I3(cmp76_i_reg_853),
        .I4(ram_reg_7[0]),
        .O(linebuf_c_val_V_1_d0[0]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_57
   (D,
    ap_clk,
    linebuf_c_val_V_0_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    WEA,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter2,
    ram_reg_3,
    ram_reg_4,
    SrcYUV_empty_n);
  output [7:0]D;
  input ap_clk;
  input linebuf_c_val_V_0_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input ram_reg_1;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_3;
  input ram_reg_4;
  input SrcYUV_empty_n;

  wire [10:0]ADDRARDADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire linebuf_c_val_V_0_ce1;
  wire linebuf_c_val_V_0_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(linebuf_c_val_V_0_we0),
        .ENBWREN(linebuf_c_val_V_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4040404040400040)) 
    ram_reg_i_1__0
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(SrcYUV_empty_n),
        .O(linebuf_c_val_V_0_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1
   (E,
    \icmp_ln1044_reg_800_reg[0] ,
    D,
    ap_clk,
    ADDRARDADDR,
    DIADI,
    ap_enable_reg_pp0_iter2,
    ram_reg,
    ram_reg_0,
    icmp_ln1044_reg_800,
    ram_reg_1,
    SrcYUV422_full_n,
    tmp_reg_866,
    sel_tmp6_reg_881,
    empty_reg_844,
    sel_tmp1_reg_870,
    Q);
  output [0:0]E;
  output \icmp_ln1044_reg_800_reg[0] ;
  output [7:0]D;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [7:0]DIADI;
  input ap_enable_reg_pp0_iter2;
  input ram_reg;
  input ram_reg_0;
  input icmp_ln1044_reg_800;
  input ram_reg_1;
  input SrcYUV422_full_n;
  input tmp_reg_866;
  input sel_tmp6_reg_881;
  input empty_reg_844;
  input sel_tmp1_reg_870;
  input [7:0]Q;

  wire [10:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire SrcYUV422_full_n;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire empty_reg_844;
  wire icmp_ln1044_reg_800;
  wire \icmp_ln1044_reg_800_reg[0] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire sel_tmp1_reg_870;
  wire sel_tmp6_reg_881;
  wire tmp_reg_866;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .empty_reg_844(empty_reg_844),
        .icmp_ln1044_reg_800(icmp_ln1044_reg_800),
        .\icmp_ln1044_reg_800_reg[0] (\icmp_ln1044_reg_800_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .sel_tmp1_reg_870(sel_tmp1_reg_870),
        .sel_tmp6_reg_881(sel_tmp6_reg_881),
        .tmp_reg_866(tmp_reg_866));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram
   (E,
    \icmp_ln1044_reg_800_reg[0] ,
    D,
    ap_clk,
    ADDRARDADDR,
    DIADI,
    ap_enable_reg_pp0_iter2,
    ram_reg_0,
    ram_reg_1,
    icmp_ln1044_reg_800,
    ram_reg_2,
    SrcYUV422_full_n,
    tmp_reg_866,
    sel_tmp6_reg_881,
    empty_reg_844,
    sel_tmp1_reg_870,
    Q);
  output [0:0]E;
  output \icmp_ln1044_reg_800_reg[0] ;
  output [7:0]D;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [7:0]DIADI;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_0;
  input ram_reg_1;
  input icmp_ln1044_reg_800;
  input ram_reg_2;
  input SrcYUV422_full_n;
  input tmp_reg_866;
  input sel_tmp6_reg_881;
  input empty_reg_844;
  input sel_tmp1_reg_870;
  input [7:0]Q;

  wire [10:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire SrcYUV422_full_n;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire empty_reg_844;
  wire icmp_ln1044_reg_800;
  wire \icmp_ln1044_reg_800_reg[0] ;
  wire [7:0]linebuf_y_val_V_1_q0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire sel_tmp1_reg_870;
  wire sel_tmp6_reg_881;
  wire tmp_reg_866;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[0]_i_1 
       (.I0(linebuf_y_val_V_1_q0[0]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[1]_i_1 
       (.I0(linebuf_y_val_V_1_q0[1]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[2]_i_1 
       (.I0(linebuf_y_val_V_1_q0[2]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[3]_i_1 
       (.I0(linebuf_y_val_V_1_q0[3]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[4]_i_1 
       (.I0(linebuf_y_val_V_1_q0[4]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[5]_i_1 
       (.I0(linebuf_y_val_V_1_q0[5]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[6]_i_1 
       (.I0(linebuf_y_val_V_1_q0[6]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \outpix_val_V_0_2_reg_966[7]_i_1 
       (.I0(linebuf_y_val_V_1_q0[7]),
        .I1(sel_tmp6_reg_881),
        .I2(empty_reg_844),
        .I3(sel_tmp1_reg_870),
        .I4(Q[7]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "linebuf_y_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],linebuf_y_val_V_1_q0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_1__1
       (.I0(\icmp_ln1044_reg_800_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'hFFF1)) 
    ram_reg_i_4
       (.I0(icmp_ln1044_reg_800),
        .I1(ram_reg_2),
        .I2(SrcYUV422_full_n),
        .I3(tmp_reg_866),
        .O(\icmp_ln1044_reg_800_reg[0] ));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vscaler
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [11:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [11:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]s_axis_video_TDATA;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [23:0]AXIvideo2MultiPixStream_U0_SrcYUV_din;
  wire AXIvideo2MultiPixStream_U0_SrcYUV_write;
  wire AXIvideo2MultiPixStream_U0_WidthIn_read;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire AXIvideo2MultiPixStream_U0_n_12;
  wire AXIvideo2MultiPixStream_U0_n_13;
  wire AXIvideo2MultiPixStream_U0_n_14;
  wire AXIvideo2MultiPixStream_U0_n_16;
  wire AXIvideo2MultiPixStream_U0_n_4;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [0:0]Block_split4_proc_U0_ColorMode_vcr_out_din;
  wire Block_split4_proc_U0_ap_idle;
  wire Block_split4_proc_U0_ap_ready;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_17;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_23;
  wire CTRL_s_axi_U_n_24;
  wire CTRL_s_axi_U_n_25;
  wire CTRL_s_axi_U_n_26;
  wire CTRL_s_axi_U_n_27;
  wire CTRL_s_axi_U_n_28;
  wire CTRL_s_axi_U_n_29;
  wire CTRL_s_axi_U_n_3;
  wire CTRL_s_axi_U_n_30;
  wire CTRL_s_axi_U_n_31;
  wire CTRL_s_axi_U_n_32;
  wire CTRL_s_axi_U_n_33;
  wire CTRL_s_axi_U_n_34;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_39;
  wire CTRL_s_axi_U_n_4;
  wire CTRL_s_axi_U_n_40;
  wire CTRL_s_axi_U_n_41;
  wire CTRL_s_axi_U_n_42;
  wire CTRL_s_axi_U_n_43;
  wire CTRL_s_axi_U_n_44;
  wire CTRL_s_axi_U_n_45;
  wire CTRL_s_axi_U_n_46;
  wire CTRL_s_axi_U_n_47;
  wire CTRL_s_axi_U_n_48;
  wire CTRL_s_axi_U_n_49;
  wire CTRL_s_axi_U_n_5;
  wire CTRL_s_axi_U_n_50;
  wire CTRL_s_axi_U_n_51;
  wire CTRL_s_axi_U_n_52;
  wire CTRL_s_axi_U_n_53;
  wire CTRL_s_axi_U_n_54;
  wire CTRL_s_axi_U_n_55;
  wire CTRL_s_axi_U_n_56;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_64;
  wire CTRL_s_axi_U_n_65;
  wire CTRL_s_axi_U_n_66;
  wire CTRL_s_axi_U_n_68;
  wire CTRL_s_axi_U_n_69;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_71;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_9;
  wire [7:0]ColorMode;
  wire [7:0]ColorMode_vcr_c19_dout;
  wire ColorMode_vcr_c19_empty_n;
  wire ColorMode_vcr_c19_full_n;
  wire [7:0]ColorMode_vcr_c_dout;
  wire ColorMode_vcr_c_empty_n;
  wire ColorMode_vcr_c_full_n;
  wire [9:0]HeightIn;
  wire [9:0]HeightOut;
  wire HwReg_ColorMode_c16_empty_n;
  wire HwReg_ColorMode_c16_full_n;
  wire [7:0]HwReg_ColorMode_c_dout;
  wire HwReg_ColorMode_c_empty_n;
  wire HwReg_ColorMode_c_full_n;
  wire HwReg_HeightIn_c14_U_n_5;
  wire [9:0]HwReg_HeightIn_c14_dout;
  wire HwReg_HeightIn_c14_empty_n;
  wire HwReg_HeightIn_c14_full_n;
  wire HwReg_HeightIn_c17_U_n_24;
  wire HwReg_HeightIn_c17_U_n_25;
  wire HwReg_HeightIn_c17_U_n_5;
  wire [9:0]HwReg_HeightIn_c17_dout;
  wire HwReg_HeightIn_c17_empty_n;
  wire HwReg_HeightIn_c17_full_n;
  wire HwReg_HeightIn_c_U_n_5;
  wire [9:0]HwReg_HeightIn_c_dout;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire [9:0]HwReg_HeightOut_c21_dout;
  wire HwReg_HeightOut_c21_empty_n;
  wire HwReg_HeightOut_c21_full_n;
  wire HwReg_HeightOut_c_U_n_17;
  wire HwReg_HeightOut_c_U_n_18;
  wire HwReg_HeightOut_c_U_n_19;
  wire HwReg_HeightOut_c_U_n_20;
  wire HwReg_HeightOut_c_U_n_21;
  wire HwReg_HeightOut_c_U_n_22;
  wire [9:0]HwReg_HeightOut_c_dout;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire [31:0]HwReg_LineRate_c_dout;
  wire HwReg_LineRate_c_empty_n;
  wire HwReg_LineRate_c_full_n;
  wire HwReg_Width_c15_U_n_4;
  wire [10:0]HwReg_Width_c15_dout;
  wire HwReg_Width_c15_full_n;
  wire [10:0]HwReg_Width_c18_dout;
  wire HwReg_Width_c18_empty_n;
  wire HwReg_Width_c18_full_n;
  wire [10:0]HwReg_Width_c20_dout;
  wire HwReg_Width_c20_empty_n;
  wire HwReg_Width_c20_full_n;
  wire HwReg_Width_c_U_n_10;
  wire HwReg_Width_c_U_n_4;
  wire HwReg_Width_c_U_n_5;
  wire HwReg_Width_c_U_n_6;
  wire HwReg_Width_c_U_n_7;
  wire HwReg_Width_c_U_n_8;
  wire HwReg_Width_c_U_n_9;
  wire [10:0]HwReg_Width_c_dout;
  wire HwReg_Width_c_empty_n;
  wire [31:0]LineRate;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_OutYUV_read;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire [23:0]SrcYUV422_dout;
  wire SrcYUV422_empty_n;
  wire SrcYUV422_full_n;
  wire [23:0]SrcYUV_dout;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire [10:0]Width;
  wire [9:0]YLoopSize_fu_850_p2;
  wire [10:0]add_ln1060_fu_380_p2;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_0;
  wire ap_CS_fsm_state1_3;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire [7:0]ap_phi_mux_axi_data_V_0_i_phi_fu_208_p6;
  wire [15:8]ap_phi_mux_axi_data_V_1_i_phi_fu_219_p6;
  wire [23:16]ap_phi_mux_axi_data_V_2_i_phi_fu_231_p6;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3;
  wire cmp205_i_fu_370_p2;
  wire icmp_ln1044_fu_328_p2;
  wire icmp_ln1048_fu_334_p2;
  wire icmp_ln1060_fu_406_p2;
  wire icmp_ln815_fu_473_p229_in;
  wire int_vfltCoeff_ce1;
  wire internal_full_n__1;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_4;
  wire mOutPtr110_out_6;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire ram_reg_0_63_0_0_i_10_n_3;
  wire ram_reg_0_63_0_0_i_11_n_3;
  wire ram_reg_0_63_0_0_i_9_n_3;
  wire ram_reg_0_63_10_10_i_2_n_3;
  wire ram_reg_0_63_10_10_i_3_n_3;
  wire ram_reg_0_63_11_11_i_2_n_3;
  wire ram_reg_0_63_11_11_i_3_n_3;
  wire ram_reg_0_63_12_12_i_2_n_3;
  wire ram_reg_0_63_12_12_i_3_n_3;
  wire ram_reg_0_63_13_13_i_2_n_3;
  wire ram_reg_0_63_13_13_i_3_n_3;
  wire ram_reg_0_63_14_14_i_2_n_3;
  wire ram_reg_0_63_14_14_i_3_n_3;
  wire ram_reg_0_63_15_15_i_2_n_3;
  wire ram_reg_0_63_15_15_i_3_n_3;
  wire ram_reg_0_63_1_1_i_2_n_3;
  wire ram_reg_0_63_1_1_i_3_n_3;
  wire ram_reg_0_63_2_2_i_2_n_3;
  wire ram_reg_0_63_2_2_i_3_n_3;
  wire ram_reg_0_63_3_3_i_2_n_3;
  wire ram_reg_0_63_3_3_i_3_n_3;
  wire ram_reg_0_63_4_4_i_2_n_3;
  wire ram_reg_0_63_4_4_i_3_n_3;
  wire ram_reg_0_63_5_5_i_2_n_3;
  wire ram_reg_0_63_5_5_i_3_n_3;
  wire ram_reg_0_63_6_6_i_2_n_3;
  wire ram_reg_0_63_6_6_i_3_n_3;
  wire ram_reg_0_63_7_7_i_2_n_3;
  wire ram_reg_0_63_7_7_i_3_n_3;
  wire ram_reg_0_63_8_8_i_2_n_3;
  wire ram_reg_0_63_8_8_i_3_n_3;
  wire ram_reg_0_63_9_9_i_2_n_3;
  wire ram_reg_0_63_9_9_i_3_n_3;
  wire \rdata_reg[0]_i_3_n_3 ;
  wire \rdata_reg[10]_i_3_n_3 ;
  wire \rdata_reg[11]_i_3_n_3 ;
  wire \rdata_reg[12]_i_3_n_3 ;
  wire \rdata_reg[13]_i_3_n_3 ;
  wire \rdata_reg[14]_i_3_n_3 ;
  wire \rdata_reg[15]_i_4_n_3 ;
  wire \rdata_reg[16]_i_2_n_3 ;
  wire \rdata_reg[17]_i_2_n_3 ;
  wire \rdata_reg[18]_i_2_n_3 ;
  wire \rdata_reg[19]_i_2_n_3 ;
  wire \rdata_reg[1]_i_4_n_3 ;
  wire \rdata_reg[20]_i_2_n_3 ;
  wire \rdata_reg[21]_i_2_n_3 ;
  wire \rdata_reg[22]_i_2_n_3 ;
  wire \rdata_reg[23]_i_2_n_3 ;
  wire \rdata_reg[24]_i_2_n_3 ;
  wire \rdata_reg[25]_i_2_n_3 ;
  wire \rdata_reg[26]_i_2_n_3 ;
  wire \rdata_reg[27]_i_2_n_3 ;
  wire \rdata_reg[28]_i_2_n_3 ;
  wire \rdata_reg[29]_i_2_n_3 ;
  wire \rdata_reg[2]_i_3_n_3 ;
  wire \rdata_reg[30]_i_2_n_3 ;
  wire \rdata_reg[31]_i_5_n_3 ;
  wire \rdata_reg[31]_i_6_n_3 ;
  wire \rdata_reg[3]_i_3_n_3 ;
  wire \rdata_reg[4]_i_3_n_3 ;
  wire \rdata_reg[5]_i_3_n_3 ;
  wire \rdata_reg[6]_i_3_n_3 ;
  wire \rdata_reg[7]_i_4_n_3 ;
  wire \rdata_reg[8]_i_3_n_3 ;
  wire \rdata_reg[9]_i_3_n_3 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire sel_tmp3_fu_386_p2;
  wire shiftReg_ce;
  wire shiftReg_ce_2;
  wire shiftReg_ce_5;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_5;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_7;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_n_32;
  wire v_vcresampler_core_U0_n_33;
  wire v_vcresampler_core_U0_n_35;
  wire v_vcresampler_core_U0_n_36;
  wire v_vcresampler_core_U0_n_37;
  wire v_vcresampler_core_U0_n_38;
  wire v_vcresampler_core_U0_n_40;
  wire v_vcresampler_core_U0_outColorMode_read;
  wire [23:0]v_vcresampler_core_U0_outImg_din;
  wire v_vcresampler_core_U0_srcImg_read;
  wire [15:0]vfltCoeff_q0;
  wire vscale_core_polyphase_U0_LineRate_read;
  wire [23:0]vscale_core_polyphase_U0_OutYUV_din;
  wire vscale_core_polyphase_U0_SrcYUV422_read;
  wire vscale_core_polyphase_U0_n_10;
  wire vscale_core_polyphase_U0_n_11;
  wire vscale_core_polyphase_U0_n_13;
  wire vscale_core_polyphase_U0_n_16;
  wire vscale_core_polyphase_U0_n_4;
  wire vscale_core_polyphase_U0_n_41;
  wire vscale_core_polyphase_U0_n_7;
  wire [8:1]vscale_core_polyphase_U0_vfltCoeff_address0;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;
  wire [1:0]yOffset_fu_354_p3;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_SrcYUV_write(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .CO(icmp_ln815_fu_473_p229_in),
        .\ColorMode_read_reg_553_reg[7]_0 (HwReg_ColorMode_c_dout),
        .D(HwReg_HeightIn_c_dout),
        .HwReg_ColorMode_c16_full_n(HwReg_ColorMode_c16_full_n),
        .HwReg_ColorMode_c_empty_n(HwReg_ColorMode_c_empty_n),
        .HwReg_HeightIn_c14_full_n(HwReg_HeightIn_c14_full_n),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_Width_c15_full_n(HwReg_Width_c15_full_n),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state1}),
        .SS(ap_rst_n_inv),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm_reg[0]_0 (HwReg_HeightIn_c_U_n_5),
        .\ap_CS_fsm_reg[1]_0 (HwReg_HeightIn_c14_U_n_5),
        .\ap_CS_fsm_reg[5]_0 (AXIvideo2MultiPixStream_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\d_read_reg_22_reg[10] (HwReg_Width_c_dout),
        .in(AXIvideo2MultiPixStream_U0_SrcYUV_din),
        .internal_empty_n_reg(AXIvideo2MultiPixStream_U0_n_16),
        .internal_full_n_reg(AXIvideo2MultiPixStream_U0_n_4),
        .internal_full_n_reg_0(AXIvideo2MultiPixStream_U0_n_12),
        .internal_full_n_reg_1(AXIvideo2MultiPixStream_U0_n_13),
        .internal_full_n_reg_2(AXIvideo2MultiPixStream_U0_n_14),
        .internal_full_n_reg_3(CTRL_s_axi_U_n_71),
        .mOutPtr110_out(mOutPtr110_out),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_Block_split4_proc Block_split4_proc_U0
       (.Block_split4_proc_U0_ap_idle(Block_split4_proc_U0_ap_idle),
        .Q(ColorMode),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .in(Block_split4_proc_U0_ColorMode_vcr_out_din),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(HwReg_Width_c_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_CTRL_s_axi CTRL_s_axi_U
       (.DOADO({CTRL_s_axi_U_n_3,CTRL_s_axi_U_n_4,CTRL_s_axi_U_n_5,CTRL_s_axi_U_n_6,CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13,CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15,CTRL_s_axi_U_n_16,CTRL_s_axi_U_n_17,CTRL_s_axi_U_n_18,CTRL_s_axi_U_n_19,CTRL_s_axi_U_n_20,CTRL_s_axi_U_n_21,CTRL_s_axi_U_n_22,CTRL_s_axi_U_n_23,CTRL_s_axi_U_n_24,CTRL_s_axi_U_n_25,CTRL_s_axi_U_n_26,CTRL_s_axi_U_n_27,CTRL_s_axi_U_n_28,CTRL_s_axi_U_n_29,CTRL_s_axi_U_n_30,CTRL_s_axi_U_n_31,CTRL_s_axi_U_n_32,CTRL_s_axi_U_n_33,CTRL_s_axi_U_n_34}),
        .DOBDO({CTRL_s_axi_U_n_35,CTRL_s_axi_U_n_36,CTRL_s_axi_U_n_37,CTRL_s_axi_U_n_38,CTRL_s_axi_U_n_39,CTRL_s_axi_U_n_40,CTRL_s_axi_U_n_41,CTRL_s_axi_U_n_42,CTRL_s_axi_U_n_43,CTRL_s_axi_U_n_44,CTRL_s_axi_U_n_45,CTRL_s_axi_U_n_46,CTRL_s_axi_U_n_47,CTRL_s_axi_U_n_48,CTRL_s_axi_U_n_49,CTRL_s_axi_U_n_50,CTRL_s_axi_U_n_51,CTRL_s_axi_U_n_52,CTRL_s_axi_U_n_53,CTRL_s_axi_U_n_54,CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63,CTRL_s_axi_U_n_64,CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66}),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .Q(HeightIn),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .\int_ColorMode_reg[7]_0 (ColorMode),
        .\int_HeightOut_reg[9]_0 (HeightOut),
        .\int_LineRate_reg[31]_0 (LineRate),
        .\int_Width_reg[10]_0 (Width),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_69),
        .int_ap_start_reg_1(CTRL_s_axi_U_n_71),
        .int_vfltCoeff_ce1(int_vfltCoeff_ce1),
        .\int_vfltCoeff_shift_reg[0]_0 (CTRL_s_axi_U_n_68),
        .\int_vfltCoeff_shift_reg[0]_1 (vscale_core_polyphase_U0_n_4),
        .interrupt(interrupt),
        .p_reg_reg(ram_reg_0_63_0_0_i_9_n_3),
        .p_reg_reg_0(ram_reg_0_63_0_0_i_10_n_3),
        .p_reg_reg_1(ram_reg_0_63_0_0_i_11_n_3),
        .p_reg_reg_10(ram_reg_0_63_5_5_i_2_n_3),
        .p_reg_reg_11(ram_reg_0_63_5_5_i_3_n_3),
        .p_reg_reg_12(ram_reg_0_63_6_6_i_2_n_3),
        .p_reg_reg_13(ram_reg_0_63_6_6_i_3_n_3),
        .p_reg_reg_14(ram_reg_0_63_7_7_i_2_n_3),
        .p_reg_reg_15(ram_reg_0_63_7_7_i_3_n_3),
        .p_reg_reg_16(ram_reg_0_63_8_8_i_2_n_3),
        .p_reg_reg_17(ram_reg_0_63_8_8_i_3_n_3),
        .p_reg_reg_18(ram_reg_0_63_9_9_i_2_n_3),
        .p_reg_reg_19(ram_reg_0_63_9_9_i_3_n_3),
        .p_reg_reg_2(ram_reg_0_63_1_1_i_2_n_3),
        .p_reg_reg_20(ram_reg_0_63_10_10_i_2_n_3),
        .p_reg_reg_21(ram_reg_0_63_10_10_i_3_n_3),
        .p_reg_reg_22(ram_reg_0_63_11_11_i_2_n_3),
        .p_reg_reg_23(ram_reg_0_63_11_11_i_3_n_3),
        .p_reg_reg_24(ram_reg_0_63_12_12_i_2_n_3),
        .p_reg_reg_25(ram_reg_0_63_12_12_i_3_n_3),
        .p_reg_reg_26(ram_reg_0_63_13_13_i_2_n_3),
        .p_reg_reg_27(ram_reg_0_63_13_13_i_3_n_3),
        .p_reg_reg_28(ram_reg_0_63_14_14_i_2_n_3),
        .p_reg_reg_29(ram_reg_0_63_14_14_i_3_n_3),
        .p_reg_reg_3(ram_reg_0_63_1_1_i_3_n_3),
        .p_reg_reg_30(ram_reg_0_63_15_15_i_2_n_3),
        .p_reg_reg_31(ram_reg_0_63_15_15_i_3_n_3),
        .p_reg_reg_4(ram_reg_0_63_2_2_i_2_n_3),
        .p_reg_reg_5(ram_reg_0_63_2_2_i_3_n_3),
        .p_reg_reg_6(ram_reg_0_63_3_3_i_2_n_3),
        .p_reg_reg_7(ram_reg_0_63_3_3_i_3_n_3),
        .p_reg_reg_8(ram_reg_0_63_4_4_i_2_n_3),
        .p_reg_reg_9(ram_reg_0_63_4_4_i_3_n_3),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_3_n_3 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_3_n_3 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_3_n_3 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_3_n_3 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_3_n_3 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_3_n_3 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_4_n_3 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_2_n_3 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_2_n_3 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_2_n_3 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_2_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_4_n_3 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_2_n_3 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_2_n_3 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_2_n_3 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_2_n_3 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_2_n_3 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_2_n_3 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_2_n_3 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_2_n_3 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_2_n_3 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_2_n_3 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_3_n_3 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_2_n_3 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_5_n_3 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_6_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_3_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_3_n_3 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_3_n_3 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_3_n_3 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_4_n_3 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_3_n_3 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_3_n_3 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .vfltCoeff_address0(vscale_core_polyphase_U0_vfltCoeff_address0),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S ColorMode_vcr_c19_U
       (.\ColorMode_read_reg_457_reg[7] (ColorMode_vcr_c_dout),
        .ColorMode_vcr_c19_empty_n(ColorMode_vcr_c19_empty_n),
        .ColorMode_vcr_c19_full_n(ColorMode_vcr_c19_full_n),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[2]_0 (v_vcresampler_core_U0_n_40),
        .out(ColorMode_vcr_c19_dout),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d3_S_0 ColorMode_vcr_c_U
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .ColorMode_vcr_c_empty_n(ColorMode_vcr_c_empty_n),
        .ColorMode_vcr_c_full_n(ColorMode_vcr_c_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in({ColorMode[7:1],Block_split4_proc_U0_ColorMode_vcr_out_din}),
        .\mOutPtr_reg[2]_0 (HwReg_Width_c_U_n_7),
        .out(ColorMode_vcr_c_dout),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S HwReg_ColorMode_c16_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(yOffset_fu_354_p3),
        .HwReg_ColorMode_c16_empty_n(HwReg_ColorMode_c16_empty_n),
        .HwReg_ColorMode_c16_full_n(HwReg_ColorMode_c16_full_n),
        .\SRL_SIG_reg[0][7] (HwReg_ColorMode_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cmp205_i_fu_370_p2(cmp205_i_fu_370_p2),
        .icmp_ln1044_fu_328_p2(icmp_ln1044_fu_328_p2),
        .icmp_ln1048_fu_334_p2(icmp_ln1048_fu_334_p2),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_14),
        .out(ColorMode_vcr_c_dout),
        .sel_tmp3_fu_386_p2(sel_tmp3_fu_386_p2),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w8_d2_S_1 HwReg_ColorMode_c_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(ColorMode),
        .HwReg_ColorMode_c_empty_n(HwReg_ColorMode_c_empty_n),
        .HwReg_ColorMode_c_full_n(HwReg_ColorMode_c_full_n),
        .\SRL_SIG_reg[1][7] (HwReg_ColorMode_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_Width_c_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S HwReg_HeightIn_c14_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .D(add_ln1060_fu_380_p2),
        .HwReg_HeightIn_c14_empty_n(HwReg_HeightIn_c14_empty_n),
        .HwReg_HeightIn_c14_full_n(HwReg_HeightIn_c14_full_n),
        .HwReg_Width_c15_full_n(HwReg_Width_c15_full_n),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .\SRL_SIG_reg[0][9] (HwReg_HeightIn_c_dout),
        .\SRL_SIG_reg[1][9] (HwReg_HeightIn_c14_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .icmp_ln1044_fu_328_p2(icmp_ln1044_fu_328_p2),
        .icmp_ln1048_fu_334_p2(icmp_ln1048_fu_334_p2),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_12),
        .internal_full_n_reg_0(HwReg_HeightIn_c14_U_n_5),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_2 HwReg_HeightIn_c17_U
       (.CO(HwReg_HeightIn_c17_U_n_24),
        .ColorMode_vcr_c19_full_n(ColorMode_vcr_c19_full_n),
        .ColorMode_vcr_c_empty_n(ColorMode_vcr_c_empty_n),
        .D({YLoopSize_fu_850_p2[9:3],YLoopSize_fu_850_p2[0]}),
        .HwReg_HeightIn_c17_dout(HwReg_HeightIn_c17_dout),
        .HwReg_HeightIn_c17_empty_n(HwReg_HeightIn_c17_empty_n),
        .HwReg_HeightIn_c17_full_n(HwReg_HeightIn_c17_full_n),
        .HwReg_Width_c18_full_n(HwReg_Width_c18_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_HeightIn_c17_U_n_25),
        .\SRL_SIG_reg[0][9] (HwReg_HeightIn_c14_dout),
        .SS(ap_rst_n_inv),
        .\YLoopSize_reg_2023_reg[3] (HwReg_HeightOut_c_U_n_20),
        .\YLoopSize_reg_2023_reg[4] (HwReg_HeightOut_c_U_n_22),
        .\YLoopSize_reg_2023_reg[5] (HwReg_HeightOut_c_U_n_21),
        .\YLoopSize_reg_2023_reg[7] (HwReg_HeightOut_c_U_n_18),
        .\YLoopSize_reg_2023_reg[8] (HwReg_HeightOut_c_U_n_19),
        .\YLoopSize_reg_2023_reg[9] (HwReg_HeightOut_c_U_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_vcresampler_core_U0_n_35),
        .internal_full_n_reg_0(HwReg_HeightIn_c17_U_n_5),
        .out(HwReg_HeightOut_c_dout),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_3 HwReg_HeightIn_c_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(HeightIn),
        .HwReg_ColorMode_c16_full_n(HwReg_ColorMode_c16_full_n),
        .HwReg_ColorMode_c_empty_n(HwReg_ColorMode_c_empty_n),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .\SRL_SIG_reg[1][9] (HwReg_HeightIn_c_dout),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (HwReg_HeightIn_c14_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_HeightIn_c_U_n_5),
        .internal_empty_n_reg_1(HwReg_Width_c_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d2_S_4 HwReg_HeightOut_c21_U
       (.ColorMode_vcr_c19_empty_n(ColorMode_vcr_c19_empty_n),
        .D(ap_NS_fsm),
        .HwReg_HeightOut_c21_empty_n(HwReg_HeightOut_c21_empty_n),
        .HwReg_HeightOut_c21_full_n(HwReg_HeightOut_c21_full_n),
        .HwReg_Width_c20_empty_n(HwReg_Width_c20_empty_n),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state1_0),
        .\SRL_SIG_reg[1][9] (HwReg_HeightOut_c21_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(vscale_core_polyphase_U0_n_13),
        .out(HwReg_HeightOut_c_dout),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w10_d4_S HwReg_HeightOut_c_U
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .CO(HwReg_HeightIn_c17_U_n_24),
        .D(YLoopSize_fu_850_p2[2:1]),
        .HwReg_HeightOut_c_empty_n(HwReg_HeightOut_c_empty_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .SS(ap_rst_n_inv),
        .\YLoopSize_reg_2023_reg[2] (HwReg_HeightIn_c17_dout[2:0]),
        .\YLoopSize_reg_2023_reg[2]_0 (HwReg_HeightIn_c17_U_n_25),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(HeightOut),
        .\int_HeightOut_reg[0] (HwReg_HeightOut_c_U_n_20),
        .\int_HeightOut_reg[2] (HwReg_HeightOut_c_U_n_22),
        .\int_HeightOut_reg[3] (HwReg_HeightOut_c_U_n_21),
        .\int_HeightOut_reg[4] (HwReg_HeightOut_c_U_n_18),
        .\int_HeightOut_reg[5] (HwReg_HeightOut_c_U_n_19),
        .\int_HeightOut_reg[6] (HwReg_HeightOut_c_U_n_17),
        .\mOutPtr_reg[2]_0 (HwReg_Width_c_U_n_8),
        .out(HwReg_HeightOut_c_dout),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w32_d4_S HwReg_LineRate_c_U
       (.Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .HwReg_LineRate_c_empty_n(HwReg_LineRate_c_empty_n),
        .HwReg_LineRate_c_full_n(HwReg_LineRate_c_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(LineRate),
        .\mOutPtr_reg[2]_0 (HwReg_Width_c_U_n_9),
        .out(HwReg_LineRate_c_dout),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S HwReg_Width_c15_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .D(HwReg_Width_c15_dout),
        .HwReg_ColorMode_c16_empty_n(HwReg_ColorMode_c16_empty_n),
        .HwReg_HeightIn_c14_empty_n(HwReg_HeightIn_c14_empty_n),
        .HwReg_Width_c15_full_n(HwReg_Width_c15_full_n),
        .\SRL_SIG_reg[0][10] (HwReg_Width_c_dout),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (HwReg_HeightIn_c17_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_Width_c15_U_n_4),
        .internal_empty_n_reg_1(AXIvideo2MultiPixStream_U0_n_13),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_5 HwReg_Width_c18_U
       (.D(HwReg_Width_c18_dout),
        .HwReg_Width_c18_empty_n(HwReg_Width_c18_empty_n),
        .HwReg_Width_c18_full_n(HwReg_Width_c18_full_n),
        .\SRL_SIG_reg[0][10] (HwReg_Width_c15_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_vcresampler_core_U0_n_36),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_6 HwReg_Width_c20_U
       (.D(HwReg_Width_c20_dout),
        .HwReg_Width_c20_empty_n(HwReg_Width_c20_empty_n),
        .HwReg_Width_c20_full_n(HwReg_Width_c20_full_n),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .\SRL_SIG_reg[0][10] (HwReg_Width_c18_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(vscale_core_polyphase_U0_n_11),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w11_d2_S_7 HwReg_Width_c_U
       (.AXIvideo2MultiPixStream_U0_WidthIn_read(AXIvideo2MultiPixStream_U0_WidthIn_read),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .ColorMode_vcr_c_full_n(ColorMode_vcr_c_full_n),
        .HwReg_ColorMode_c_full_n(HwReg_ColorMode_c_full_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .HwReg_LineRate_c_full_n(HwReg_LineRate_c_full_n),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .\SRL_SIG_reg[1][10] (HwReg_Width_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(HwReg_Width_c_U_n_10),
        .ap_start(ap_start),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready_reg(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0(vscale_core_polyphase_U0_n_41),
        .if_din(Width),
        .internal_full_n_reg_0(HwReg_Width_c_U_n_4),
        .internal_full_n_reg_1(HwReg_Width_c_U_n_5),
        .internal_full_n_reg_2(HwReg_Width_c_U_n_6),
        .internal_full_n_reg_3(HwReg_Width_c_U_n_7),
        .internal_full_n_reg_4(HwReg_Width_c_U_n_8),
        .internal_full_n_reg_5(HwReg_Width_c_U_n_9),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_payload_B_reg[23] ({ap_phi_mux_axi_data_V_2_i_phi_fu_231_p6,ap_phi_mux_axi_data_V_1_i_phi_fu_219_p6,ap_phi_mux_axi_data_V_0_i_phi_fu_208_p6}),
        .\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .\ColorMode_read_reg_457_reg[2]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\ColorMode_read_reg_457_reg[7]_0 (ColorMode_vcr_c19_dout),
        .ColorMode_vcr_c19_empty_n(ColorMode_vcr_c19_empty_n),
        .D(ap_NS_fsm),
        .HwReg_HeightOut_c21_empty_n(HwReg_HeightOut_c21_empty_n),
        .HwReg_Width_c20_empty_n(HwReg_Width_c20_empty_n),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .MultiPixStream2AXIvideo_U0_OutYUV_read(MultiPixStream2AXIvideo_U0_OutYUV_read),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .OutYUV_empty_n(OutYUV_empty_n),
        .Q(ap_CS_fsm_state1_0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\d_read_reg_22_reg[10] (HwReg_Width_c20_dout),
        .\d_read_reg_22_reg[9] (HwReg_HeightOut_c21_dout),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S OutYUV_U
       (.\B_V_data_1_payload_B_reg[23] (MultiPixStream2AXIvideo_U0_n_8),
        .E(vscale_core_polyphase_U0_n_7),
        .MultiPixStream2AXIvideo_U0_OutYUV_read(MultiPixStream2AXIvideo_U0_OutYUV_read),
        .OutYUV_empty_n(OutYUV_empty_n),
        .OutYUV_full_n(OutYUV_full_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({ap_phi_mux_axi_data_V_2_i_phi_fu_231_p6,ap_phi_mux_axi_data_V_1_i_phi_fu_219_p6,ap_phi_mux_axi_data_V_0_i_phi_fu_208_p6}),
        .ap_rst_n(ap_rst_n),
        .in(vscale_core_polyphase_U0_OutYUV_din),
        .internal_full_n_reg_0(vscale_core_polyphase_U0_n_10),
        .mOutPtr110_out(mOutPtr110_out_4),
        .shiftReg_ce(shiftReg_ce_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_8 SrcYUV422_U
       (.E(v_vcresampler_core_U0_n_32),
        .SS(ap_rst_n_inv),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_vcresampler_core_U0_outImg_din),
        .internal_full_n_reg_0(v_vcresampler_core_U0_n_33),
        .mOutPtr110_out(mOutPtr110_out_6),
        .out(SrcYUV422_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .vscale_core_polyphase_U0_SrcYUV422_read(vscale_core_polyphase_U0_SrcYUV422_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_fifo_w24_d16_S_9 SrcYUV_U
       (.AXIvideo2MultiPixStream_U0_SrcYUV_write(AXIvideo2MultiPixStream_U0_SrcYUV_write),
        .SS(ap_rst_n_inv),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .SrcYUV_full_n(SrcYUV_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(AXIvideo2MultiPixStream_U0_SrcYUV_din),
        .\mOutPtr_reg[1]_0 (AXIvideo2MultiPixStream_U0_n_4),
        .\mOutPtr_reg[1]_1 (AXIvideo2MultiPixStream_U0_n_9),
        .out(SrcYUV_dout),
        .shiftReg_ce(shiftReg_ce),
        .v_vcresampler_core_U0_srcImg_read(v_vcresampler_core_U0_srcImg_read));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(HwReg_Width_c_U_n_10),
        .Q(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(vscale_core_polyphase_U0_n_16),
        .Q(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    ram_reg_0_63_0_0_i_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .Q(ram_reg_0_63_0_0_i_10_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_11
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_66),
        .Q(ram_reg_0_63_0_0_i_11_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_9
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_50),
        .Q(ram_reg_0_63_0_0_i_9_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_40),
        .Q(ram_reg_0_63_10_10_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_56),
        .Q(ram_reg_0_63_10_10_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_39),
        .Q(ram_reg_0_63_11_11_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_55),
        .Q(ram_reg_0_63_11_11_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_38),
        .Q(ram_reg_0_63_12_12_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_54),
        .Q(ram_reg_0_63_12_12_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_37),
        .Q(ram_reg_0_63_13_13_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_53),
        .Q(ram_reg_0_63_13_13_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_36),
        .Q(ram_reg_0_63_14_14_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_52),
        .Q(ram_reg_0_63_14_14_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_35),
        .Q(ram_reg_0_63_15_15_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_51),
        .Q(ram_reg_0_63_15_15_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_49),
        .Q(ram_reg_0_63_1_1_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_65),
        .Q(ram_reg_0_63_1_1_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_48),
        .Q(ram_reg_0_63_2_2_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_64),
        .Q(ram_reg_0_63_2_2_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_47),
        .Q(ram_reg_0_63_3_3_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_63),
        .Q(ram_reg_0_63_3_3_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_46),
        .Q(ram_reg_0_63_4_4_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_62),
        .Q(ram_reg_0_63_4_4_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_45),
        .Q(ram_reg_0_63_5_5_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_61),
        .Q(ram_reg_0_63_5_5_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_44),
        .Q(ram_reg_0_63_6_6_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_60),
        .Q(ram_reg_0_63_6_6_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_43),
        .Q(ram_reg_0_63_7_7_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_59),
        .Q(ram_reg_0_63_7_7_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_42),
        .Q(ram_reg_0_63_8_8_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_58),
        .Q(ram_reg_0_63_8_8_i_3_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_41),
        .Q(ram_reg_0_63_9_9_i_2_n_3),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_3),
        .D(CTRL_s_axi_U_n_57),
        .Q(ram_reg_0_63_9_9_i_3_n_3),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_34),
        .Q(\rdata_reg[0]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_24),
        .Q(\rdata_reg[10]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_23),
        .Q(\rdata_reg[11]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_22),
        .Q(\rdata_reg[12]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_21),
        .Q(\rdata_reg[13]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_20),
        .Q(\rdata_reg[14]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_19),
        .Q(\rdata_reg[15]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_18),
        .Q(\rdata_reg[16]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_17),
        .Q(\rdata_reg[17]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_16),
        .Q(\rdata_reg[18]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_15),
        .Q(\rdata_reg[19]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_33),
        .Q(\rdata_reg[1]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_14),
        .Q(\rdata_reg[20]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_13),
        .Q(\rdata_reg[21]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_12),
        .Q(\rdata_reg[22]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_11),
        .Q(\rdata_reg[23]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_10),
        .Q(\rdata_reg[24]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_9),
        .Q(\rdata_reg[25]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_8),
        .Q(\rdata_reg[26]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_7),
        .Q(\rdata_reg[27]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_6),
        .Q(\rdata_reg[28]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_5),
        .Q(\rdata_reg[29]_i_2_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_32),
        .Q(\rdata_reg[2]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_4),
        .Q(\rdata_reg[30]_i_2_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_ce1),
        .Q(\rdata_reg[31]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_3),
        .Q(\rdata_reg[31]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_31),
        .Q(\rdata_reg[3]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_30),
        .Q(\rdata_reg[4]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_29),
        .Q(\rdata_reg[5]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_28),
        .Q(\rdata_reg[6]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_27),
        .Q(\rdata_reg[7]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_26),
        .Q(\rdata_reg[8]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_5_n_3 ),
        .D(CTRL_s_axi_U_n_25),
        .Q(\rdata_reg[9]_i_3_n_3 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0 start_for_AXIvideo2MultiPixStream_U0_U
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .CO(icmp_ln815_fu_473_p229_in),
        .Q(ap_CS_fsm_state5),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(AXIvideo2MultiPixStream_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_71),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state1_0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .int_ap_idle_reg(ap_CS_fsm_state1_3),
        .internal_empty_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_5),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_7),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_start_for_v_vcresampler_core_U0 start_for_v_vcresampler_core_U0_U
       (.CO(icmp_ln1060_fu_406_p2),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n__1(internal_full_n__1),
        .internal_full_n_reg_0(v_vcresampler_core_U0_n_38),
        .mOutPtr110_out(mOutPtr110_out_1),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_69),
        .\mOutPtr_reg[2]_0 (v_vcresampler_core_U0_n_37),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_v_vcresampler_core v_vcresampler_core_U0
       (.CO(icmp_ln1060_fu_406_p2),
        .ColorMode_vcr_c19_full_n(ColorMode_vcr_c19_full_n),
        .D(yOffset_fu_354_p3),
        .E(v_vcresampler_core_U0_srcImg_read),
        .HwReg_HeightIn_c17_full_n(HwReg_HeightIn_c17_full_n),
        .HwReg_Width_c18_full_n(HwReg_Width_c18_full_n),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1_3}),
        .SS(ap_rst_n_inv),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .SrcYUV422_full_n(SrcYUV422_full_n),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .\add_ln1060_reg_825_reg[10]_0 (add_ln1060_fu_380_p2),
        .\ap_CS_fsm_reg[0]_0 (HwReg_Width_c15_U_n_4),
        .\ap_CS_fsm_reg[1]_0 (v_vcresampler_core_U0_n_37),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cmp205_i_fu_370_p2(cmp205_i_fu_370_p2),
        .icmp_ln1044_fu_328_p2(icmp_ln1044_fu_328_p2),
        .icmp_ln1048_fu_334_p2(icmp_ln1048_fu_334_p2),
        .in(v_vcresampler_core_U0_outImg_din),
        .internal_empty_n_reg(v_vcresampler_core_U0_n_32),
        .internal_full_n__1(internal_full_n__1),
        .internal_full_n_reg(v_vcresampler_core_U0_n_35),
        .internal_full_n_reg_0(v_vcresampler_core_U0_n_36),
        .internal_full_n_reg_1(v_vcresampler_core_U0_n_38),
        .internal_full_n_reg_2(v_vcresampler_core_U0_n_40),
        .\loopWidth_reg_795_reg[10]_0 (HwReg_Width_c15_dout),
        .mOutPtr110_out(mOutPtr110_out_1),
        .\mOutPtr_reg[2] (CTRL_s_axi_U_n_69),
        .out(SrcYUV_dout),
        .sel_tmp3_fu_386_p2(sel_tmp3_fu_386_p2),
        .shiftReg_ce(shiftReg_ce_2),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .\tmp_reg_866_reg[0]_0 (v_vcresampler_core_U0_n_33),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_outColorMode_read(v_vcresampler_core_U0_outColorMode_read),
        .vscale_core_polyphase_U0_SrcYUV422_read(vscale_core_polyphase_U0_SrcYUV422_read),
        .\zext_ln1058_reg_814_reg[9]_0 (HwReg_HeightIn_c14_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase vscale_core_polyphase_U0
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .Block_split4_proc_U0_ap_idle(Block_split4_proc_U0_ap_idle),
        .Block_split4_proc_U0_ap_ready(Block_split4_proc_U0_ap_ready),
        .D(HwReg_HeightIn_c17_dout),
        .E(vscale_core_polyphase_U0_n_7),
        .HwReg_HeightIn_c17_empty_n(HwReg_HeightIn_c17_empty_n),
        .HwReg_HeightOut_c21_full_n(HwReg_HeightOut_c21_full_n),
        .HwReg_HeightOut_c_empty_n(HwReg_HeightOut_c_empty_n),
        .HwReg_LineRate_c_empty_n(HwReg_LineRate_c_empty_n),
        .HwReg_Width_c18_empty_n(HwReg_Width_c18_empty_n),
        .HwReg_Width_c20_full_n(HwReg_Width_c20_full_n),
        .\InPixels_reg_2003_reg[10]_0 (HwReg_Width_c18_dout),
        .MultiPixStream2AXIvideo_U0_OutYUV_read(MultiPixStream2AXIvideo_U0_OutYUV_read),
        .OutYUV_empty_n(OutYUV_empty_n),
        .OutYUV_full_n(OutYUV_full_n),
        .\OutputWriteEn_reg_2086_reg[0]_0 (vscale_core_polyphase_U0_n_10),
        .Q(ap_CS_fsm_state1),
        .\Rate_reg_2008_reg[31]_0 (HwReg_LineRate_c_dout),
        .SS(ap_rst_n_inv),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .\YLoopSize_reg_2023_reg[9]_0 (YLoopSize_fu_850_p2),
        .\ap_CS_fsm_reg[3]_0 (vscale_core_polyphase_U0_n_16),
        .\ap_CS_fsm_reg[3]_1 (vscale_core_polyphase_U0_n_41),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_split4_proc_U0_ap_ready(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3),
        .d0(SrcYUV422_dout),
        .in(vscale_core_polyphase_U0_OutYUV_din),
        .int_ap_idle_reg(start_for_MultiPixStream2AXIvideo_U0_U_n_5),
        .\int_vfltCoeff_shift_reg[0] (CTRL_s_axi_U_n_68),
        .internal_full_n_reg(vscale_core_polyphase_U0_n_11),
        .internal_full_n_reg_0(vscale_core_polyphase_U0_n_13),
        .\j_reg_533_reg[0]_0 (vscale_core_polyphase_U0_n_4),
        .mOutPtr110_out(mOutPtr110_out_6),
        .mOutPtr110_out_0(mOutPtr110_out_4),
        .\mOutPtr_reg[4] (v_vcresampler_core_U0_n_33),
        .shiftReg_ce(shiftReg_ce_5),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_7),
        .vfltCoeff_address0(vscale_core_polyphase_U0_vfltCoeff_address0),
        .vfltCoeff_q0(vfltCoeff_q0),
        .vscale_core_polyphase_U0_LineRate_read(vscale_core_polyphase_U0_LineRate_read),
        .vscale_core_polyphase_U0_SrcYUV422_read(vscale_core_polyphase_U0_SrcYUV422_read),
        .vscale_core_polyphase_U0_vfltCoeff_ce0(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .\zext_ln222_reg_2013_reg[9]_0 (HwReg_HeightOut_c_dout));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase
   (start_once_reg,
    \j_reg_533_reg[0]_0 ,
    mOutPtr110_out,
    vscale_core_polyphase_U0_SrcYUV422_read,
    E,
    shiftReg_ce,
    mOutPtr110_out_0,
    \OutputWriteEn_reg_2086_reg[0]_0 ,
    internal_full_n_reg,
    vscale_core_polyphase_U0_LineRate_read,
    internal_full_n_reg_0,
    ap_idle,
    ap_sync_ready,
    \ap_CS_fsm_reg[3]_0 ,
    in,
    \ap_CS_fsm_reg[3]_1 ,
    vscale_core_polyphase_U0_vfltCoeff_ce0,
    vfltCoeff_address0,
    ap_clk,
    SS,
    \int_vfltCoeff_shift_reg[0] ,
    ap_start,
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    SrcYUV422_empty_n,
    \mOutPtr_reg[4] ,
    OutYUV_full_n,
    MultiPixStream2AXIvideo_U0_OutYUV_read,
    OutYUV_empty_n,
    HwReg_Width_c20_full_n,
    HwReg_HeightOut_c21_full_n,
    int_ap_idle_reg,
    AXIvideo2MultiPixStream_U0_ap_start,
    Q,
    Block_split4_proc_U0_ap_idle,
    Block_split4_proc_U0_ap_ready,
    ap_sync_reg_Block_split4_proc_U0_ap_ready,
    ap_rst_n,
    d0,
    vfltCoeff_q0,
    D,
    \Rate_reg_2008_reg[31]_0 ,
    \zext_ln222_reg_2013_reg[9]_0 ,
    \InPixels_reg_2003_reg[10]_0 ,
    \YLoopSize_reg_2023_reg[9]_0 ,
    HwReg_Width_c18_empty_n,
    HwReg_LineRate_c_empty_n,
    HwReg_HeightIn_c17_empty_n,
    HwReg_HeightOut_c_empty_n);
  output start_once_reg;
  output \j_reg_533_reg[0]_0 ;
  output mOutPtr110_out;
  output vscale_core_polyphase_U0_SrcYUV422_read;
  output [0:0]E;
  output shiftReg_ce;
  output mOutPtr110_out_0;
  output \OutputWriteEn_reg_2086_reg[0]_0 ;
  output internal_full_n_reg;
  output vscale_core_polyphase_U0_LineRate_read;
  output internal_full_n_reg_0;
  output ap_idle;
  output ap_sync_ready;
  output \ap_CS_fsm_reg[3]_0 ;
  output [23:0]in;
  output \ap_CS_fsm_reg[3]_1 ;
  output vscale_core_polyphase_U0_vfltCoeff_ce0;
  output [7:0]vfltCoeff_address0;
  input ap_clk;
  input [0:0]SS;
  input \int_vfltCoeff_shift_reg[0] ;
  input ap_start;
  input ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input SrcYUV422_empty_n;
  input \mOutPtr_reg[4] ;
  input OutYUV_full_n;
  input MultiPixStream2AXIvideo_U0_OutYUV_read;
  input OutYUV_empty_n;
  input HwReg_Width_c20_full_n;
  input HwReg_HeightOut_c21_full_n;
  input int_ap_idle_reg;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input [0:0]Q;
  input Block_split4_proc_U0_ap_idle;
  input Block_split4_proc_U0_ap_ready;
  input ap_sync_reg_Block_split4_proc_U0_ap_ready;
  input ap_rst_n;
  input [23:0]d0;
  input [15:0]vfltCoeff_q0;
  input [9:0]D;
  input [31:0]\Rate_reg_2008_reg[31]_0 ;
  input [9:0]\zext_ln222_reg_2013_reg[9]_0 ;
  input [10:0]\InPixels_reg_2003_reg[10]_0 ;
  input [9:0]\YLoopSize_reg_2023_reg[9]_0 ;
  input HwReg_Width_c18_empty_n;
  input HwReg_LineRate_c_empty_n;
  input HwReg_HeightIn_c17_empty_n;
  input HwReg_HeightOut_c_empty_n;

  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire Block_split4_proc_U0_ap_idle;
  wire Block_split4_proc_U0_ap_ready;
  wire [9:0]D;
  wire [0:0]E;
  wire \FiltCoeff_0_addr_1_reg_2122[0]_i_1_n_3 ;
  wire \FiltCoeff_0_addr_1_reg_2122[1]_i_1_n_3 ;
  wire \FiltCoeff_0_addr_1_reg_2122[2]_i_1_n_3 ;
  wire \FiltCoeff_0_addr_1_reg_2122[3]_i_1_n_3 ;
  wire \FiltCoeff_0_addr_1_reg_2122[4]_i_1_n_3 ;
  wire \FiltCoeff_0_addr_1_reg_2122[5]_i_1_n_3 ;
  wire FiltCoeff_0_ce0;
  wire FiltCoeff_1_U_n_10;
  wire FiltCoeff_1_U_n_11;
  wire FiltCoeff_1_U_n_12;
  wire FiltCoeff_1_U_n_13;
  wire FiltCoeff_1_U_n_14;
  wire FiltCoeff_1_U_n_15;
  wire FiltCoeff_1_U_n_16;
  wire FiltCoeff_1_U_n_17;
  wire FiltCoeff_1_U_n_18;
  wire FiltCoeff_1_U_n_3;
  wire FiltCoeff_1_U_n_4;
  wire FiltCoeff_1_U_n_5;
  wire FiltCoeff_1_U_n_6;
  wire FiltCoeff_1_U_n_7;
  wire FiltCoeff_1_U_n_8;
  wire FiltCoeff_1_U_n_9;
  wire FiltCoeff_1_ce0;
  wire FiltCoeff_2_U_n_10;
  wire FiltCoeff_2_U_n_11;
  wire FiltCoeff_2_U_n_12;
  wire FiltCoeff_2_U_n_13;
  wire FiltCoeff_2_U_n_14;
  wire FiltCoeff_2_U_n_15;
  wire FiltCoeff_2_U_n_16;
  wire FiltCoeff_2_U_n_17;
  wire FiltCoeff_2_U_n_18;
  wire FiltCoeff_2_U_n_3;
  wire FiltCoeff_2_U_n_4;
  wire FiltCoeff_2_U_n_5;
  wire FiltCoeff_2_U_n_6;
  wire FiltCoeff_2_U_n_7;
  wire FiltCoeff_2_U_n_8;
  wire FiltCoeff_2_U_n_9;
  wire FiltCoeff_2_ce0;
  wire FiltCoeff_3_U_n_10;
  wire FiltCoeff_3_U_n_11;
  wire FiltCoeff_3_U_n_12;
  wire FiltCoeff_3_U_n_13;
  wire FiltCoeff_3_U_n_14;
  wire FiltCoeff_3_U_n_15;
  wire FiltCoeff_3_U_n_16;
  wire FiltCoeff_3_U_n_17;
  wire FiltCoeff_3_U_n_18;
  wire FiltCoeff_3_U_n_3;
  wire FiltCoeff_3_U_n_4;
  wire FiltCoeff_3_U_n_5;
  wire FiltCoeff_3_U_n_6;
  wire FiltCoeff_3_U_n_7;
  wire FiltCoeff_3_U_n_8;
  wire FiltCoeff_3_U_n_9;
  wire FiltCoeff_3_ce0;
  wire FiltCoeff_4_U_n_10;
  wire FiltCoeff_4_U_n_11;
  wire FiltCoeff_4_U_n_12;
  wire FiltCoeff_4_U_n_13;
  wire FiltCoeff_4_U_n_14;
  wire FiltCoeff_4_U_n_15;
  wire FiltCoeff_4_U_n_16;
  wire FiltCoeff_4_U_n_17;
  wire FiltCoeff_4_U_n_18;
  wire FiltCoeff_4_U_n_3;
  wire FiltCoeff_4_U_n_4;
  wire FiltCoeff_4_U_n_5;
  wire FiltCoeff_4_U_n_6;
  wire FiltCoeff_4_U_n_7;
  wire FiltCoeff_4_U_n_8;
  wire FiltCoeff_4_U_n_9;
  wire FiltCoeff_4_ce0;
  wire FiltCoeff_5_U_n_10;
  wire FiltCoeff_5_U_n_11;
  wire FiltCoeff_5_U_n_12;
  wire FiltCoeff_5_U_n_13;
  wire FiltCoeff_5_U_n_14;
  wire FiltCoeff_5_U_n_15;
  wire FiltCoeff_5_U_n_16;
  wire FiltCoeff_5_U_n_17;
  wire FiltCoeff_5_U_n_18;
  wire FiltCoeff_5_U_n_3;
  wire FiltCoeff_5_U_n_4;
  wire FiltCoeff_5_U_n_5;
  wire FiltCoeff_5_U_n_6;
  wire FiltCoeff_5_U_n_7;
  wire FiltCoeff_5_U_n_8;
  wire FiltCoeff_5_U_n_9;
  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire FiltCoeff_5_ce0;
  wire HwReg_HeightIn_c17_empty_n;
  wire HwReg_HeightOut_c21_full_n;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_LineRate_c_empty_n;
  wire HwReg_Width_c18_empty_n;
  wire HwReg_Width_c20_full_n;
  wire [10:0]InPixels_reg_2003;
  wire [10:0]\InPixels_reg_2003_reg[10]_0 ;
  wire LineBuf_val_V_0_U_n_10;
  wire LineBuf_val_V_0_U_n_11;
  wire LineBuf_val_V_0_U_n_36;
  wire LineBuf_val_V_0_U_n_37;
  wire LineBuf_val_V_0_U_n_38;
  wire LineBuf_val_V_0_U_n_39;
  wire LineBuf_val_V_0_U_n_4;
  wire LineBuf_val_V_0_U_n_40;
  wire LineBuf_val_V_0_U_n_41;
  wire LineBuf_val_V_0_U_n_42;
  wire LineBuf_val_V_0_U_n_43;
  wire LineBuf_val_V_0_U_n_44;
  wire LineBuf_val_V_0_U_n_45;
  wire LineBuf_val_V_0_U_n_46;
  wire LineBuf_val_V_0_U_n_47;
  wire LineBuf_val_V_0_U_n_48;
  wire LineBuf_val_V_0_U_n_49;
  wire LineBuf_val_V_0_U_n_5;
  wire LineBuf_val_V_0_U_n_50;
  wire LineBuf_val_V_0_U_n_51;
  wire LineBuf_val_V_0_U_n_52;
  wire LineBuf_val_V_0_U_n_53;
  wire LineBuf_val_V_0_U_n_54;
  wire LineBuf_val_V_0_U_n_55;
  wire LineBuf_val_V_0_U_n_56;
  wire LineBuf_val_V_0_U_n_57;
  wire LineBuf_val_V_0_U_n_58;
  wire LineBuf_val_V_0_U_n_59;
  wire LineBuf_val_V_0_U_n_6;
  wire LineBuf_val_V_0_U_n_60;
  wire LineBuf_val_V_0_U_n_61;
  wire LineBuf_val_V_0_U_n_62;
  wire LineBuf_val_V_0_U_n_63;
  wire LineBuf_val_V_0_U_n_64;
  wire LineBuf_val_V_0_U_n_65;
  wire LineBuf_val_V_0_U_n_66;
  wire LineBuf_val_V_0_U_n_67;
  wire LineBuf_val_V_0_U_n_68;
  wire LineBuf_val_V_0_U_n_69;
  wire LineBuf_val_V_0_U_n_7;
  wire LineBuf_val_V_0_U_n_70;
  wire LineBuf_val_V_0_U_n_71;
  wire LineBuf_val_V_0_U_n_72;
  wire LineBuf_val_V_0_U_n_73;
  wire LineBuf_val_V_0_U_n_74;
  wire LineBuf_val_V_0_U_n_75;
  wire LineBuf_val_V_0_U_n_76;
  wire LineBuf_val_V_0_U_n_77;
  wire LineBuf_val_V_0_U_n_78;
  wire LineBuf_val_V_0_U_n_79;
  wire LineBuf_val_V_0_U_n_8;
  wire LineBuf_val_V_0_U_n_80;
  wire LineBuf_val_V_0_U_n_81;
  wire LineBuf_val_V_0_U_n_82;
  wire LineBuf_val_V_0_U_n_83;
  wire LineBuf_val_V_0_U_n_84;
  wire LineBuf_val_V_0_U_n_85;
  wire LineBuf_val_V_0_U_n_86;
  wire LineBuf_val_V_0_U_n_87;
  wire LineBuf_val_V_0_U_n_88;
  wire LineBuf_val_V_0_U_n_89;
  wire LineBuf_val_V_0_U_n_9;
  wire LineBuf_val_V_0_U_n_90;
  wire LineBuf_val_V_0_U_n_91;
  wire LineBuf_val_V_0_U_n_92;
  wire LineBuf_val_V_0_U_n_93;
  wire LineBuf_val_V_0_U_n_94;
  wire LineBuf_val_V_0_U_n_95;
  wire LineBuf_val_V_0_U_n_96;
  wire LineBuf_val_V_0_U_n_97;
  wire LineBuf_val_V_0_U_n_98;
  wire LineBuf_val_V_0_U_n_99;
  wire LineBuf_val_V_0_addr_reg_21610;
  wire LineBuf_val_V_0_ce1;
  wire [23:0]LineBuf_val_V_0_q1;
  wire LineBuf_val_V_1_U_n_10;
  wire LineBuf_val_V_1_U_n_3;
  wire LineBuf_val_V_1_U_n_35;
  wire LineBuf_val_V_1_U_n_36;
  wire LineBuf_val_V_1_U_n_37;
  wire LineBuf_val_V_1_U_n_38;
  wire LineBuf_val_V_1_U_n_39;
  wire LineBuf_val_V_1_U_n_4;
  wire LineBuf_val_V_1_U_n_40;
  wire LineBuf_val_V_1_U_n_41;
  wire LineBuf_val_V_1_U_n_42;
  wire LineBuf_val_V_1_U_n_43;
  wire LineBuf_val_V_1_U_n_44;
  wire LineBuf_val_V_1_U_n_45;
  wire LineBuf_val_V_1_U_n_46;
  wire LineBuf_val_V_1_U_n_47;
  wire LineBuf_val_V_1_U_n_48;
  wire LineBuf_val_V_1_U_n_49;
  wire LineBuf_val_V_1_U_n_5;
  wire LineBuf_val_V_1_U_n_50;
  wire LineBuf_val_V_1_U_n_6;
  wire LineBuf_val_V_1_U_n_7;
  wire LineBuf_val_V_1_U_n_8;
  wire LineBuf_val_V_1_U_n_9;
  wire LineBuf_val_V_1_ce0;
  wire [23:0]LineBuf_val_V_1_q1;
  wire LineBuf_val_V_1_we0;
  wire LineBuf_val_V_2_U_n_10;
  wire LineBuf_val_V_2_U_n_3;
  wire LineBuf_val_V_2_U_n_35;
  wire LineBuf_val_V_2_U_n_36;
  wire LineBuf_val_V_2_U_n_37;
  wire LineBuf_val_V_2_U_n_38;
  wire LineBuf_val_V_2_U_n_39;
  wire LineBuf_val_V_2_U_n_4;
  wire LineBuf_val_V_2_U_n_40;
  wire LineBuf_val_V_2_U_n_41;
  wire LineBuf_val_V_2_U_n_42;
  wire LineBuf_val_V_2_U_n_43;
  wire LineBuf_val_V_2_U_n_44;
  wire LineBuf_val_V_2_U_n_45;
  wire LineBuf_val_V_2_U_n_46;
  wire LineBuf_val_V_2_U_n_47;
  wire LineBuf_val_V_2_U_n_48;
  wire LineBuf_val_V_2_U_n_49;
  wire LineBuf_val_V_2_U_n_5;
  wire LineBuf_val_V_2_U_n_50;
  wire LineBuf_val_V_2_U_n_6;
  wire LineBuf_val_V_2_U_n_7;
  wire LineBuf_val_V_2_U_n_8;
  wire LineBuf_val_V_2_U_n_9;
  wire [23:0]LineBuf_val_V_2_q1;
  wire LineBuf_val_V_3_U_n_10;
  wire LineBuf_val_V_3_U_n_3;
  wire LineBuf_val_V_3_U_n_35;
  wire LineBuf_val_V_3_U_n_36;
  wire LineBuf_val_V_3_U_n_37;
  wire LineBuf_val_V_3_U_n_38;
  wire LineBuf_val_V_3_U_n_39;
  wire LineBuf_val_V_3_U_n_4;
  wire LineBuf_val_V_3_U_n_40;
  wire LineBuf_val_V_3_U_n_41;
  wire LineBuf_val_V_3_U_n_42;
  wire LineBuf_val_V_3_U_n_43;
  wire LineBuf_val_V_3_U_n_44;
  wire LineBuf_val_V_3_U_n_45;
  wire LineBuf_val_V_3_U_n_46;
  wire LineBuf_val_V_3_U_n_47;
  wire LineBuf_val_V_3_U_n_48;
  wire LineBuf_val_V_3_U_n_49;
  wire LineBuf_val_V_3_U_n_5;
  wire LineBuf_val_V_3_U_n_50;
  wire LineBuf_val_V_3_U_n_6;
  wire LineBuf_val_V_3_U_n_7;
  wire LineBuf_val_V_3_U_n_8;
  wire LineBuf_val_V_3_U_n_9;
  wire [23:0]LineBuf_val_V_3_q1;
  wire [23:0]LineBuf_val_V_4_q1;
  wire [10:0]LineBuf_val_V_5_addr_reg_2191;
  wire [10:0]LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg;
  wire [23:0]LineBuf_val_V_5_q1;
  wire MultiPixStream2AXIvideo_U0_OutYUV_read;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire OutputWriteEn_fu_1117_p2;
  wire OutputWriteEn_reg_2086;
  wire \OutputWriteEn_reg_2086[0]_i_10_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_11_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_12_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_14_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_15_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_16_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_17_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_19_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_20_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_21_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_22_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_23_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_24_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_25_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_26_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_27_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_28_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_29_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_30_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_31_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_5_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_6_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_7_n_3 ;
  wire \OutputWriteEn_reg_2086[0]_i_9_n_3 ;
  wire \OutputWriteEn_reg_2086_reg[0]_0 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_13_n_3 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_13_n_4 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_13_n_5 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_13_n_6 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_18_n_3 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_18_n_4 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_18_n_5 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_18_n_6 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_4_n_4 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_4_n_5 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_4_n_6 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_8_n_3 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_8_n_4 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_8_n_5 ;
  wire \OutputWriteEn_reg_2086_reg[0]_i_8_n_6 ;
  wire [5:0]PhaseV_reg_588;
  wire [15:0]PixArrayLoc_3_fu_1109_p3;
  wire [15:0]PixArrayLoc_3_reg_2081;
  wire \PixArrayLoc_3_reg_2081[3]_i_2_n_3 ;
  wire \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_3 ;
  wire \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_4 ;
  wire \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_4 ;
  wire \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_3 ;
  wire \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_4 ;
  wire \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_3 ;
  wire \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_4 ;
  wire \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_6 ;
  wire [15:0]PixArrayLoc_reg_566;
  wire [7:0]PixArrayVal_val_V_0_reg_641;
  wire [7:0]PixArrayVal_val_V_1_reg_631;
  wire [7:0]PixArray_val_V_1_0_reg_2281;
  wire PixArray_val_V_1_0_reg_22810;
  wire [7:0]PixArray_val_V_1_1_reg_2287;
  wire [7:0]PixArray_val_V_1_2_reg_2293;
  wire [7:0]PixArray_val_V_2_0_reg_2260;
  wire [7:0]PixArray_val_V_2_1_reg_2267;
  wire [7:0]PixArray_val_V_2_2_reg_2274;
  wire [7:0]PixArray_val_V_3_0_0_i_reg_761;
  wire [7:0]PixArray_val_V_3_0_reg_2239;
  wire [7:0]PixArray_val_V_3_1_0_i_reg_751;
  wire [7:0]PixArray_val_V_3_1_reg_2246;
  wire [7:0]PixArray_val_V_3_2_0_i_reg_741;
  wire [7:0]PixArray_val_V_3_2_reg_2253;
  wire [7:0]PixArray_val_V_4_0_0_i_reg_731;
  wire [7:0]PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg;
  wire [7:0]PixArray_val_V_4_0_reg_2218;
  wire [7:0]PixArray_val_V_4_1_0_i_reg_721;
  wire [7:0]PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg;
  wire [7:0]PixArray_val_V_4_1_reg_2225;
  wire [7:0]PixArray_val_V_4_2_0_i_reg_711;
  wire [7:0]PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg;
  wire [7:0]PixArray_val_V_4_2_reg_2232;
  wire [7:0]PixArray_val_V_5_0_1_i_reg_700;
  wire [7:0]PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg;
  wire [7:0]PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_0_1_reg_2197;
  wire [7:0]PixArray_val_V_5_1_1_i_reg_689;
  wire [7:0]PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg;
  wire [7:0]PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_1_2_reg_2204;
  wire [7:0]PixArray_val_V_5_2_0_i_reg_621;
  wire [7:0]PixArray_val_V_5_2_1_i_reg_678;
  wire [7:0]PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg;
  wire [7:0]PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg;
  wire [7:0]PixArray_val_V_5_2_2_reg_2211;
  wire [0:0]Q;
  wire [31:0]Rate_reg_2008;
  wire [31:0]\Rate_reg_2008_reg[31]_0 ;
  wire [0:0]SS;
  wire SrcYUV422_empty_n;
  wire [31:0]WriteLocNext_2_fu_1101_p3;
  wire [31:0]WriteLocNext_2_reg_2076;
  wire \WriteLocNext_2_reg_2076[3]_i_2_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[11]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[11]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[11]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[11]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_2076_reg[15]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[15]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[15]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[15]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_2076_reg[19]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[19]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[19]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[19]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_2076_reg[23]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[23]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[23]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[23]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_2076_reg[27]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[27]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[27]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[27]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_2076_reg[31]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[31]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[31]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_2076_reg[3]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[3]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[3]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[3]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_2076_reg[7]_i_1_n_3 ;
  wire \WriteLocNext_2_reg_2076_reg[7]_i_1_n_4 ;
  wire \WriteLocNext_2_reg_2076_reg[7]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_2076_reg[7]_i_1_n_6 ;
  wire [31:0]WriteLocNext_3_reg_577;
  wire [9:0]YLoopSize_reg_2023;
  wire [9:0]\YLoopSize_reg_2023_reg[9]_0 ;
  wire [8:0]add_ln250_1_fu_856_p2;
  wire [2:0]add_ln253_fu_941_p2;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[2]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm[5]_i_2__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state6;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter00;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter0_i_2_n_3;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9_i_1_n_3;
  wire ap_enable_reg_pp1_iter9_reg_n_3;
  wire ap_idle;
  wire [7:0]ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4;
  wire [7:0]ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4;
  wire [7:0]ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4;
  wire [0:0]ap_phi_mux_i_phi_fu_526_p4__0;
  wire [5:4]ap_phi_mux_i_phi_fu_526_p4__0__0;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689;
  wire [7:0]ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split4_proc_U0_ap_ready;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  wire brmerge221_i_fu_1178_p2;
  wire \brmerge221_i_reg_2118[0]_i_4_n_3 ;
  wire \brmerge221_i_reg_2118[0]_i_5_n_3 ;
  wire \brmerge221_i_reg_2118[0]_i_6_n_3 ;
  wire \brmerge221_i_reg_2118[0]_i_7_n_3 ;
  wire \brmerge221_i_reg_2118[0]_i_8_n_3 ;
  wire \brmerge221_i_reg_2118_reg_n_3_[0] ;
  wire \cmp106_i_reg_2099[0]_i_1_n_3 ;
  wire \cmp106_i_reg_2099_reg_n_3_[0] ;
  wire cmp81_i_fu_1167_p2;
  wire cmp81_i_reg_2095;
  wire \cmp81_i_reg_2095[0]_i_10_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_11_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_12_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_13_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_14_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_15_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_16_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_18_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_19_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_20_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_21_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_22_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_23_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_24_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_25_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_26_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_27_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_28_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_29_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_30_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_3_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_5_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_6_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_7_n_3 ;
  wire \cmp81_i_reg_2095[0]_i_8_n_3 ;
  wire \cmp81_i_reg_2095_reg[0]_i_17_n_3 ;
  wire \cmp81_i_reg_2095_reg[0]_i_17_n_4 ;
  wire \cmp81_i_reg_2095_reg[0]_i_17_n_5 ;
  wire \cmp81_i_reg_2095_reg[0]_i_17_n_6 ;
  wire \cmp81_i_reg_2095_reg[0]_i_1_n_6 ;
  wire \cmp81_i_reg_2095_reg[0]_i_2_n_3 ;
  wire \cmp81_i_reg_2095_reg[0]_i_2_n_4 ;
  wire \cmp81_i_reg_2095_reg[0]_i_2_n_5 ;
  wire \cmp81_i_reg_2095_reg[0]_i_2_n_6 ;
  wire \cmp81_i_reg_2095_reg[0]_i_4_n_3 ;
  wire \cmp81_i_reg_2095_reg[0]_i_4_n_4 ;
  wire \cmp81_i_reg_2095_reg[0]_i_4_n_5 ;
  wire \cmp81_i_reg_2095_reg[0]_i_4_n_6 ;
  wire \cmp81_i_reg_2095_reg[0]_i_9_n_3 ;
  wire \cmp81_i_reg_2095_reg[0]_i_9_n_4 ;
  wire \cmp81_i_reg_2095_reg[0]_i_9_n_5 ;
  wire \cmp81_i_reg_2095_reg[0]_i_9_n_6 ;
  wire [23:0]d0;
  wire \gen_write[1].mem_reg_i_10_n_3 ;
  wire \gen_write[1].mem_reg_i_10_n_4 ;
  wire \gen_write[1].mem_reg_i_10_n_5 ;
  wire \gen_write[1].mem_reg_i_10_n_6 ;
  wire \gen_write[1].mem_reg_i_15_n_3 ;
  wire \gen_write[1].mem_reg_i_16_n_3 ;
  wire \gen_write[1].mem_reg_i_17_n_3 ;
  wire \gen_write[1].mem_reg_i_18_n_3 ;
  wire \gen_write[1].mem_reg_i_19_n_3 ;
  wire \gen_write[1].mem_reg_i_20_n_3 ;
  wire \gen_write[1].mem_reg_i_21_n_3 ;
  wire \gen_write[1].mem_reg_i_22_n_3 ;
  wire \gen_write[1].mem_reg_i_23_n_3 ;
  wire \gen_write[1].mem_reg_i_24_n_3 ;
  wire \gen_write[1].mem_reg_i_25_n_3 ;
  wire \gen_write[1].mem_reg_i_26_n_3 ;
  wire \gen_write[1].mem_reg_i_27_n_3 ;
  wire \gen_write[1].mem_reg_i_28_n_3 ;
  wire \gen_write[1].mem_reg_i_29_n_3 ;
  wire \gen_write[1].mem_reg_i_30_n_3 ;
  wire \gen_write[1].mem_reg_i_33_n_3 ;
  wire \gen_write[1].mem_reg_i_9_n_4 ;
  wire \gen_write[1].mem_reg_i_9_n_5 ;
  wire \gen_write[1].mem_reg_i_9_n_6 ;
  wire grp_fu_1841_ce;
  wire i_reg_522;
  wire i_reg_5220;
  wire \i_reg_522_reg_n_3_[0] ;
  wire \i_reg_522_reg_n_3_[1] ;
  wire \i_reg_522_reg_n_3_[2] ;
  wire \i_reg_522_reg_n_3_[3] ;
  wire \i_reg_522_reg_n_3_[4] ;
  wire \i_reg_522_reg_n_3_[5] ;
  wire \i_reg_522_reg_n_3_[6] ;
  wire icmp_ln250_fu_862_p2;
  wire icmp_ln250_reg_2033;
  wire \icmp_ln250_reg_2033[0]_i_1_n_3 ;
  wire icmp_ln260_fu_962_p2;
  wire icmp_ln288_1_fu_1047_p2;
  wire \icmp_ln299_reg_2157[0]_i_2_n_3 ;
  wire \icmp_ln299_reg_2157[0]_i_3_n_3 ;
  wire \icmp_ln299_reg_2157[0]_i_4_n_3 ;
  wire \icmp_ln299_reg_2157[0]_i_5_n_3 ;
  wire \icmp_ln299_reg_2157_pp1_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln299_reg_2157_reg[0]_i_1_n_4 ;
  wire \icmp_ln299_reg_2157_reg[0]_i_1_n_5 ;
  wire \icmp_ln299_reg_2157_reg[0]_i_1_n_6 ;
  wire \icmp_ln299_reg_2157_reg_n_3_[0] ;
  wire [23:0]in;
  wire indvar_flatten_reg_511;
  wire indvar_flatten_reg_5110;
  wire \indvar_flatten_reg_511[8]_i_2_n_3 ;
  wire [8:0]indvar_flatten_reg_511_reg;
  wire int_ap_idle_i_2_n_3;
  wire int_ap_idle_reg;
  wire int_ap_ready_i_10_n_3;
  wire int_ap_ready_i_11_n_3;
  wire int_ap_ready_i_12_n_3;
  wire int_ap_ready_i_13_n_3;
  wire int_ap_ready_i_14_n_3;
  wire int_ap_ready_i_5_n_3;
  wire int_ap_ready_i_6_n_3;
  wire int_ap_ready_i_7_n_3;
  wire int_ap_ready_i_8_n_3;
  wire int_ap_ready_i_9_n_3;
  wire int_ap_ready_reg_i_4_n_3;
  wire int_ap_ready_reg_i_4_n_4;
  wire int_ap_ready_reg_i_4_n_5;
  wire int_ap_ready_reg_i_4_n_6;
  wire \int_vfltCoeff_shift_reg[0] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]j_reg_533;
  wire \j_reg_533_reg[0]_0 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[4] ;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_3;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U52_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_3;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U55_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U56_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_3;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U57_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U58_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U59_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_3;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U60_n_9;
  wire [31:0]offset_4_reg_2066;
  wire \offset_4_reg_2066[11]_i_2_n_3 ;
  wire \offset_4_reg_2066[11]_i_3_n_3 ;
  wire \offset_4_reg_2066[11]_i_4_n_3 ;
  wire \offset_4_reg_2066[11]_i_5_n_3 ;
  wire \offset_4_reg_2066[15]_i_2_n_3 ;
  wire \offset_4_reg_2066[15]_i_3_n_3 ;
  wire \offset_4_reg_2066[15]_i_4_n_3 ;
  wire \offset_4_reg_2066[15]_i_5_n_3 ;
  wire \offset_4_reg_2066[19]_i_11_n_3 ;
  wire \offset_4_reg_2066[19]_i_12_n_3 ;
  wire \offset_4_reg_2066[19]_i_13_n_3 ;
  wire \offset_4_reg_2066[19]_i_14_n_3 ;
  wire \offset_4_reg_2066[19]_i_15_n_3 ;
  wire \offset_4_reg_2066[19]_i_2_n_3 ;
  wire \offset_4_reg_2066[19]_i_3_n_3 ;
  wire \offset_4_reg_2066[19]_i_4_n_3 ;
  wire \offset_4_reg_2066[19]_i_5_n_3 ;
  wire \offset_4_reg_2066[19]_i_6_n_3 ;
  wire \offset_4_reg_2066[19]_i_7_n_3 ;
  wire \offset_4_reg_2066[19]_i_8_n_3 ;
  wire \offset_4_reg_2066[19]_i_9_n_3 ;
  wire \offset_4_reg_2066[23]_i_11_n_3 ;
  wire \offset_4_reg_2066[23]_i_12_n_3 ;
  wire \offset_4_reg_2066[23]_i_13_n_3 ;
  wire \offset_4_reg_2066[23]_i_14_n_3 ;
  wire \offset_4_reg_2066[23]_i_2_n_3 ;
  wire \offset_4_reg_2066[23]_i_3_n_3 ;
  wire \offset_4_reg_2066[23]_i_4_n_3 ;
  wire \offset_4_reg_2066[23]_i_5_n_3 ;
  wire \offset_4_reg_2066[23]_i_6_n_3 ;
  wire \offset_4_reg_2066[23]_i_7_n_3 ;
  wire \offset_4_reg_2066[23]_i_8_n_3 ;
  wire \offset_4_reg_2066[23]_i_9_n_3 ;
  wire \offset_4_reg_2066[27]_i_11_n_3 ;
  wire \offset_4_reg_2066[27]_i_12_n_3 ;
  wire \offset_4_reg_2066[27]_i_13_n_3 ;
  wire \offset_4_reg_2066[27]_i_14_n_3 ;
  wire \offset_4_reg_2066[27]_i_2_n_3 ;
  wire \offset_4_reg_2066[27]_i_3_n_3 ;
  wire \offset_4_reg_2066[27]_i_4_n_3 ;
  wire \offset_4_reg_2066[27]_i_5_n_3 ;
  wire \offset_4_reg_2066[27]_i_6_n_3 ;
  wire \offset_4_reg_2066[27]_i_7_n_3 ;
  wire \offset_4_reg_2066[27]_i_8_n_3 ;
  wire \offset_4_reg_2066[27]_i_9_n_3 ;
  wire \offset_4_reg_2066[31]_i_10_n_3 ;
  wire \offset_4_reg_2066[31]_i_11_n_3 ;
  wire \offset_4_reg_2066[31]_i_12_n_3 ;
  wire \offset_4_reg_2066[31]_i_13_n_3 ;
  wire \offset_4_reg_2066[31]_i_2_n_3 ;
  wire \offset_4_reg_2066[31]_i_3_n_3 ;
  wire \offset_4_reg_2066[31]_i_4_n_3 ;
  wire \offset_4_reg_2066[31]_i_5_n_3 ;
  wire \offset_4_reg_2066[31]_i_6_n_3 ;
  wire \offset_4_reg_2066[31]_i_7_n_3 ;
  wire \offset_4_reg_2066[31]_i_8_n_3 ;
  wire \offset_4_reg_2066[3]_i_2_n_3 ;
  wire \offset_4_reg_2066[3]_i_3_n_3 ;
  wire \offset_4_reg_2066[3]_i_4_n_3 ;
  wire \offset_4_reg_2066[3]_i_5_n_3 ;
  wire \offset_4_reg_2066[7]_i_2_n_3 ;
  wire \offset_4_reg_2066[7]_i_3_n_3 ;
  wire \offset_4_reg_2066[7]_i_4_n_3 ;
  wire \offset_4_reg_2066[7]_i_5_n_3 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_3 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[11]_i_1_n_9 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_3 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[15]_i_1_n_9 ;
  wire \offset_4_reg_2066_reg[19]_i_10_n_3 ;
  wire \offset_4_reg_2066_reg[19]_i_10_n_4 ;
  wire \offset_4_reg_2066_reg[19]_i_10_n_5 ;
  wire \offset_4_reg_2066_reg[19]_i_10_n_6 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_3 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[19]_i_1_n_9 ;
  wire \offset_4_reg_2066_reg[23]_i_10_n_3 ;
  wire \offset_4_reg_2066_reg[23]_i_10_n_4 ;
  wire \offset_4_reg_2066_reg[23]_i_10_n_5 ;
  wire \offset_4_reg_2066_reg[23]_i_10_n_6 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_3 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[23]_i_1_n_9 ;
  wire \offset_4_reg_2066_reg[27]_i_10_n_3 ;
  wire \offset_4_reg_2066_reg[27]_i_10_n_4 ;
  wire \offset_4_reg_2066_reg[27]_i_10_n_5 ;
  wire \offset_4_reg_2066_reg[27]_i_10_n_6 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_3 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[27]_i_1_n_9 ;
  wire \offset_4_reg_2066_reg[31]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[31]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[31]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[31]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[31]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[31]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[31]_i_1_n_9 ;
  wire \offset_4_reg_2066_reg[31]_i_9_n_4 ;
  wire \offset_4_reg_2066_reg[31]_i_9_n_5 ;
  wire \offset_4_reg_2066_reg[31]_i_9_n_6 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_3 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[3]_i_1_n_9 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_10 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_3 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_4 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_5 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_6 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_7 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_8 ;
  wire \offset_4_reg_2066_reg[7]_i_1_n_9 ;
  wire \offset_reg_599_reg_n_3_[0] ;
  wire \offset_reg_599_reg_n_3_[1] ;
  wire \offset_reg_599_reg_n_3_[2] ;
  wire \offset_reg_599_reg_n_3_[3] ;
  wire \offset_reg_599_reg_n_3_[4] ;
  wire \offset_reg_599_reg_n_3_[5] ;
  wire \offset_reg_599_reg_n_3_[6] ;
  wire \offset_reg_599_reg_n_3_[7] ;
  wire \offset_reg_599_reg_n_3_[8] ;
  wire \offset_reg_599_reg_n_3_[9] ;
  wire p_0_in;
  wire p_0_in3_in;
  wire p_0_in4_in;
  wire p_34_in;
  wire p_9_in;
  wire [15:0]q00;
  wire [7:0]sel0;
  wire [6:5]select_ln250_1_fu_888_p3;
  wire [3:1]select_ln250_1_fu_888_p3__0;
  wire \select_ln250_1_reg_2041[0]_i_1_n_3 ;
  wire \select_ln250_1_reg_2041[2]_i_2_n_3 ;
  wire \select_ln250_1_reg_2041[3]_i_2_n_3 ;
  wire \select_ln250_1_reg_2041[4]_i_1_n_3 ;
  wire \select_ln250_1_reg_2041[5]_i_2_n_3 ;
  wire \select_ln250_1_reg_2041[6]_i_2_n_3 ;
  wire [5:0]select_ln250_1_reg_2041_reg;
  wire [6:6]select_ln250_1_reg_2041_reg__0;
  wire [2:0]select_ln250_reg_2037;
  wire \select_ln250_reg_2037[0]_i_1_n_3 ;
  wire \select_ln250_reg_2037[1]_i_1_n_3 ;
  wire \select_ln250_reg_2037[2]_i_1_n_3 ;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_3;
  wire [15:0]tmp_2_fu_1031_p4;
  wire [15:0]tmp_fu_987_p4;
  wire [7:0]vfltCoeff_address0;
  wire [15:0]vfltCoeff_q0;
  wire vscale_core_polyphase_U0_LineRate_read;
  wire vscale_core_polyphase_U0_SrcYUV422_read;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;
  wire [10:0]x_1_fu_1184_p2;
  wire x_reg_610;
  wire x_reg_6100;
  wire \x_reg_610[10]_i_4_n_3 ;
  wire [10:0]x_reg_610_reg;
  wire [9:0]y_1_fu_956_p2;
  wire [9:0]y_1_reg_2057;
  wire \y_1_reg_2057[6]_i_2_n_3 ;
  wire \y_1_reg_2057[9]_i_2_n_3 ;
  wire \y_reg_544_reg_n_3_[0] ;
  wire \y_reg_544_reg_n_3_[1] ;
  wire [9:0]zext_ln222_reg_2013;
  wire [9:0]\zext_ln222_reg_2013_reg[9]_0 ;
  wire [9:0]zext_ln225_reg_2018_reg;
  wire [5:0]zext_ln242_fu_983_p1;
  wire [3:0]\NLW_OutputWriteEn_reg_2086_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_OutputWriteEn_reg_2086_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_OutputWriteEn_reg_2086_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_OutputWriteEn_reg_2086_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_PixArrayLoc_3_reg_2081_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_WriteLocNext_2_reg_2076_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cmp81_i_reg_2095_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp81_i_reg_2095_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp81_i_reg_2095_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp81_i_reg_2095_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp81_i_reg_2095_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp81_i_reg_2095_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_write[1].mem_reg_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln299_reg_2157_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_4_O_UNCONNECTED;
  wire [3:3]\NLW_offset_4_reg_2066_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_offset_4_reg_2066_reg[31]_i_9_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 FiltCoeff_0_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .p_reg_reg(select_ln250_1_reg_2041_reg),
        .q00(q00),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FiltCoeff_0_addr_1_reg_2122[0]_i_1 
       (.I0(zext_ln242_fu_983_p1[0]),
        .I1(p_0_in4_in),
        .I2(PhaseV_reg_588[0]),
        .O(\FiltCoeff_0_addr_1_reg_2122[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FiltCoeff_0_addr_1_reg_2122[1]_i_1 
       (.I0(zext_ln242_fu_983_p1[1]),
        .I1(p_0_in4_in),
        .I2(PhaseV_reg_588[1]),
        .O(\FiltCoeff_0_addr_1_reg_2122[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FiltCoeff_0_addr_1_reg_2122[2]_i_1 
       (.I0(zext_ln242_fu_983_p1[2]),
        .I1(p_0_in4_in),
        .I2(PhaseV_reg_588[2]),
        .O(\FiltCoeff_0_addr_1_reg_2122[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FiltCoeff_0_addr_1_reg_2122[3]_i_1 
       (.I0(zext_ln242_fu_983_p1[3]),
        .I1(p_0_in4_in),
        .I2(PhaseV_reg_588[3]),
        .O(\FiltCoeff_0_addr_1_reg_2122[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FiltCoeff_0_addr_1_reg_2122[4]_i_1 
       (.I0(zext_ln242_fu_983_p1[4]),
        .I1(p_0_in4_in),
        .I2(PhaseV_reg_588[4]),
        .O(\FiltCoeff_0_addr_1_reg_2122[4]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FiltCoeff_0_addr_1_reg_2122[5]_i_1 
       (.I0(zext_ln242_fu_983_p1[5]),
        .I1(p_0_in4_in),
        .I2(PhaseV_reg_588[5]),
        .O(\FiltCoeff_0_addr_1_reg_2122[5]_i_1_n_3 ));
  FDRE \FiltCoeff_0_addr_1_reg_2122_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\FiltCoeff_0_addr_1_reg_2122[0]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_2147[0]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_2122_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\FiltCoeff_0_addr_1_reg_2122[1]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_2147[1]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_2122_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\FiltCoeff_0_addr_1_reg_2122[2]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_2147[2]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_2122_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\FiltCoeff_0_addr_1_reg_2122[3]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_2147[3]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_2122_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\FiltCoeff_0_addr_1_reg_2122[4]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_2147[4]),
        .R(1'b0));
  FDRE \FiltCoeff_0_addr_1_reg_2122_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\FiltCoeff_0_addr_1_reg_2122[5]_i_1_n_3 ),
        .Q(FiltCoeff_5_addr_1_reg_2147[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_10 FiltCoeff_1_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(select_ln250_1_reg_2041_reg),
        .p_reg_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 FiltCoeff_2_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .p_reg_reg(select_ln250_1_reg_2041_reg),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 FiltCoeff_3_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .p_reg_reg(select_ln250_1_reg_2041_reg),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 FiltCoeff_4_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .p_reg_reg(select_ln250_1_reg_2041_reg),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 FiltCoeff_5_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .p_reg_reg(select_ln250_1_reg_2041_reg),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
  FDRE \InPixels_reg_2003_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [0]),
        .Q(InPixels_reg_2003[0]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [10]),
        .Q(InPixels_reg_2003[10]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [1]),
        .Q(InPixels_reg_2003[1]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [2]),
        .Q(InPixels_reg_2003[2]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [3]),
        .Q(InPixels_reg_2003[3]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [4]),
        .Q(InPixels_reg_2003[4]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [5]),
        .Q(InPixels_reg_2003[5]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [6]),
        .Q(InPixels_reg_2003[6]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [7]),
        .Q(InPixels_reg_2003[7]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [8]),
        .Q(InPixels_reg_2003[8]),
        .R(1'b0));
  FDRE \InPixels_reg_2003_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\InPixels_reg_2003_reg[10]_0 [9]),
        .Q(InPixels_reg_2003[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 LineBuf_val_V_0_U
       (.D({LineBuf_val_V_0_U_n_4,LineBuf_val_V_0_U_n_5,LineBuf_val_V_0_U_n_6,LineBuf_val_V_0_U_n_7,LineBuf_val_V_0_U_n_8,LineBuf_val_V_0_U_n_9,LineBuf_val_V_0_U_n_10,LineBuf_val_V_0_U_n_11}),
        .Q(ap_CS_fsm_pp1_stage0),
        .WEA(p_34_in),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] (\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 (\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] (LineBuf_val_V_1_q1),
        .ce1(LineBuf_val_V_0_ce1),
        .cmp81_i_reg_2095(cmp81_i_reg_2095),
        .\cmp81_i_reg_2095_reg[0] ({LineBuf_val_V_0_U_n_52,LineBuf_val_V_0_U_n_53,LineBuf_val_V_0_U_n_54,LineBuf_val_V_0_U_n_55,LineBuf_val_V_0_U_n_56,LineBuf_val_V_0_U_n_57,LineBuf_val_V_0_U_n_58,LineBuf_val_V_0_U_n_59}),
        .\cmp81_i_reg_2095_reg[0]_0 ({LineBuf_val_V_0_U_n_60,LineBuf_val_V_0_U_n_61,LineBuf_val_V_0_U_n_62,LineBuf_val_V_0_U_n_63,LineBuf_val_V_0_U_n_64,LineBuf_val_V_0_U_n_65,LineBuf_val_V_0_U_n_66,LineBuf_val_V_0_U_n_67}),
        .d0(d0),
        .q1(LineBuf_val_V_0_q1),
        .ram_reg_0({LineBuf_val_V_0_U_n_36,LineBuf_val_V_0_U_n_37,LineBuf_val_V_0_U_n_38,LineBuf_val_V_0_U_n_39,LineBuf_val_V_0_U_n_40,LineBuf_val_V_0_U_n_41,LineBuf_val_V_0_U_n_42,LineBuf_val_V_0_U_n_43}),
        .ram_reg_0_0({LineBuf_val_V_0_U_n_44,LineBuf_val_V_0_U_n_45,LineBuf_val_V_0_U_n_46,LineBuf_val_V_0_U_n_47,LineBuf_val_V_0_U_n_48,LineBuf_val_V_0_U_n_49,LineBuf_val_V_0_U_n_50,LineBuf_val_V_0_U_n_51}),
        .ram_reg_0_1({LineBuf_val_V_0_U_n_68,LineBuf_val_V_0_U_n_69,LineBuf_val_V_0_U_n_70,LineBuf_val_V_0_U_n_71,LineBuf_val_V_0_U_n_72,LineBuf_val_V_0_U_n_73,LineBuf_val_V_0_U_n_74,LineBuf_val_V_0_U_n_75}),
        .ram_reg_0_2({LineBuf_val_V_0_U_n_84,LineBuf_val_V_0_U_n_85,LineBuf_val_V_0_U_n_86,LineBuf_val_V_0_U_n_87,LineBuf_val_V_0_U_n_88,LineBuf_val_V_0_U_n_89,LineBuf_val_V_0_U_n_90,LineBuf_val_V_0_U_n_91}),
        .ram_reg_0_3({LineBuf_val_V_0_U_n_92,LineBuf_val_V_0_U_n_93,LineBuf_val_V_0_U_n_94,LineBuf_val_V_0_U_n_95,LineBuf_val_V_0_U_n_96,LineBuf_val_V_0_U_n_97,LineBuf_val_V_0_U_n_98,LineBuf_val_V_0_U_n_99}),
        .ram_reg_0_4(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_0_5(LineBuf_val_V_5_addr_reg_2191),
        .ram_reg_0_6(x_reg_610_reg),
        .ram_reg_1({LineBuf_val_V_0_U_n_76,LineBuf_val_V_0_U_n_77,LineBuf_val_V_0_U_n_78,LineBuf_val_V_0_U_n_79,LineBuf_val_V_0_U_n_80,LineBuf_val_V_0_U_n_81,LineBuf_val_V_0_U_n_82,LineBuf_val_V_0_U_n_83}),
        .we0(vscale_core_polyphase_U0_SrcYUV422_read));
  LUT3 #(
    .INIT(8'h02)) 
    \LineBuf_val_V_0_addr_reg_2161[10]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_11001),
        .I2(ap_condition_pp1_exit_iter0_state6),
        .O(LineBuf_val_V_0_addr_reg_21610));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[0]),
        .Q(LineBuf_val_V_5_addr_reg_2191[0]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[10] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[10]),
        .Q(LineBuf_val_V_5_addr_reg_2191[10]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[1]),
        .Q(LineBuf_val_V_5_addr_reg_2191[1]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[2]),
        .Q(LineBuf_val_V_5_addr_reg_2191[2]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[3]),
        .Q(LineBuf_val_V_5_addr_reg_2191[3]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[4]),
        .Q(LineBuf_val_V_5_addr_reg_2191[4]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[5]),
        .Q(LineBuf_val_V_5_addr_reg_2191[5]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[6]),
        .Q(LineBuf_val_V_5_addr_reg_2191[6]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[7]),
        .Q(LineBuf_val_V_5_addr_reg_2191[7]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[8] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[8]),
        .Q(LineBuf_val_V_5_addr_reg_2191[8]),
        .R(1'b0));
  FDRE \LineBuf_val_V_0_addr_reg_2161_reg[9] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_0_addr_reg_21610),
        .D(x_reg_610_reg[9]),
        .Q(LineBuf_val_V_5_addr_reg_2191[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_15 LineBuf_val_V_1_U
       (.D({LineBuf_val_V_1_U_n_3,LineBuf_val_V_1_U_n_4,LineBuf_val_V_1_U_n_5,LineBuf_val_V_1_U_n_6,LineBuf_val_V_1_U_n_7,LineBuf_val_V_1_U_n_8,LineBuf_val_V_1_U_n_9,LineBuf_val_V_1_U_n_10}),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] (\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 (\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] (LineBuf_val_V_2_q1),
        .ce1(LineBuf_val_V_0_ce1),
        .q1(LineBuf_val_V_1_q1),
        .ram_reg_0({LineBuf_val_V_1_U_n_35,LineBuf_val_V_1_U_n_36,LineBuf_val_V_1_U_n_37,LineBuf_val_V_1_U_n_38,LineBuf_val_V_1_U_n_39,LineBuf_val_V_1_U_n_40,LineBuf_val_V_1_U_n_41,LineBuf_val_V_1_U_n_42}),
        .ram_reg_0_0({LineBuf_val_V_1_U_n_43,LineBuf_val_V_1_U_n_44,LineBuf_val_V_1_U_n_45,LineBuf_val_V_1_U_n_46,LineBuf_val_V_1_U_n_47,LineBuf_val_V_1_U_n_48,LineBuf_val_V_1_U_n_49,LineBuf_val_V_1_U_n_50}),
        .ram_reg_0_1(x_reg_610_reg),
        .ram_reg_0_2(PixArrayVal_val_V_0_reg_641),
        .ram_reg_0_3(PixArray_val_V_5_0_1_reg_2197),
        .ram_reg_0_4(PixArrayVal_val_V_1_reg_631),
        .ram_reg_0_5(PixArray_val_V_5_1_2_reg_2204),
        .ram_reg_1(\cmp106_i_reg_2099_reg_n_3_[0] ),
        .ram_reg_1_0(PixArray_val_V_5_2_0_i_reg_621),
        .ram_reg_1_1(PixArray_val_V_5_2_2_reg_2211),
        .we0(LineBuf_val_V_1_we0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[0]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[10]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[1]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[2]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[3]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[4]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[5]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[6]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[7]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[8]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(LineBuf_val_V_5_addr_reg_2191[9]),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 LineBuf_val_V_2_U
       (.D({LineBuf_val_V_2_U_n_3,LineBuf_val_V_2_U_n_4,LineBuf_val_V_2_U_n_5,LineBuf_val_V_2_U_n_6,LineBuf_val_V_2_U_n_7,LineBuf_val_V_2_U_n_8,LineBuf_val_V_2_U_n_9,LineBuf_val_V_2_U_n_10}),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] (\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 (\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] (LineBuf_val_V_3_q1),
        .ce1(LineBuf_val_V_0_ce1),
        .q1(LineBuf_val_V_2_q1),
        .ram_reg_0({LineBuf_val_V_2_U_n_35,LineBuf_val_V_2_U_n_36,LineBuf_val_V_2_U_n_37,LineBuf_val_V_2_U_n_38,LineBuf_val_V_2_U_n_39,LineBuf_val_V_2_U_n_40,LineBuf_val_V_2_U_n_41,LineBuf_val_V_2_U_n_42}),
        .ram_reg_0_0({LineBuf_val_V_2_U_n_43,LineBuf_val_V_2_U_n_44,LineBuf_val_V_2_U_n_45,LineBuf_val_V_2_U_n_46,LineBuf_val_V_2_U_n_47,LineBuf_val_V_2_U_n_48,LineBuf_val_V_2_U_n_49,LineBuf_val_V_2_U_n_50}),
        .ram_reg_0_1(x_reg_610_reg),
        .ram_reg_0_2(PixArrayVal_val_V_0_reg_641),
        .ram_reg_0_3(PixArray_val_V_4_0_reg_2218),
        .ram_reg_0_4(PixArrayVal_val_V_1_reg_631),
        .ram_reg_0_5(PixArray_val_V_4_1_reg_2225),
        .ram_reg_1(\cmp106_i_reg_2099_reg_n_3_[0] ),
        .ram_reg_1_0(PixArray_val_V_5_2_0_i_reg_621),
        .ram_reg_1_1(PixArray_val_V_4_2_reg_2232),
        .we0(LineBuf_val_V_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 LineBuf_val_V_3_U
       (.A({LineBuf_val_V_3_U_n_3,LineBuf_val_V_3_U_n_4,LineBuf_val_V_3_U_n_5,LineBuf_val_V_3_U_n_6,LineBuf_val_V_3_U_n_7,LineBuf_val_V_3_U_n_8,LineBuf_val_V_3_U_n_9,LineBuf_val_V_3_U_n_10}),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .ce1(LineBuf_val_V_0_ce1),
        .p_reg_reg(\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .p_reg_reg_0(\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .p_reg_reg_1(LineBuf_val_V_4_q1),
        .q1(LineBuf_val_V_3_q1),
        .ram_reg_0({LineBuf_val_V_3_U_n_35,LineBuf_val_V_3_U_n_36,LineBuf_val_V_3_U_n_37,LineBuf_val_V_3_U_n_38,LineBuf_val_V_3_U_n_39,LineBuf_val_V_3_U_n_40,LineBuf_val_V_3_U_n_41,LineBuf_val_V_3_U_n_42}),
        .ram_reg_0_0({LineBuf_val_V_3_U_n_43,LineBuf_val_V_3_U_n_44,LineBuf_val_V_3_U_n_45,LineBuf_val_V_3_U_n_46,LineBuf_val_V_3_U_n_47,LineBuf_val_V_3_U_n_48,LineBuf_val_V_3_U_n_49,LineBuf_val_V_3_U_n_50}),
        .ram_reg_0_1(x_reg_610_reg),
        .ram_reg_0_2(PixArrayVal_val_V_0_reg_641),
        .ram_reg_0_3(PixArray_val_V_3_0_reg_2239),
        .ram_reg_0_4(PixArrayVal_val_V_1_reg_631),
        .ram_reg_0_5(PixArray_val_V_3_1_reg_2246),
        .ram_reg_1(\cmp106_i_reg_2099_reg_n_3_[0] ),
        .ram_reg_1_0(PixArray_val_V_5_2_0_i_reg_621),
        .ram_reg_1_1(PixArray_val_V_3_2_reg_2253),
        .we0(LineBuf_val_V_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 LineBuf_val_V_4_U
       (.A(ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4),
        .Q(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .ce1(LineBuf_val_V_0_ce1),
        .p_reg_reg(\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .p_reg_reg_0(LineBuf_val_V_5_q1),
        .q1(LineBuf_val_V_4_q1),
        .ram_reg_0(ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4),
        .ram_reg_0_0(x_reg_610_reg),
        .ram_reg_0_1(PixArrayVal_val_V_0_reg_641),
        .ram_reg_0_2(PixArray_val_V_2_0_reg_2260),
        .ram_reg_0_3(PixArrayVal_val_V_1_reg_631),
        .ram_reg_0_4(PixArray_val_V_2_1_reg_2267),
        .ram_reg_1(ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4),
        .ram_reg_1_0(\cmp106_i_reg_2099_reg_n_3_[0] ),
        .ram_reg_1_1(PixArray_val_V_5_2_0_i_reg_621),
        .ram_reg_1_2(PixArray_val_V_2_2_reg_2274),
        .we0(LineBuf_val_V_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 LineBuf_val_V_5_U
       (.OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_2086(OutputWriteEn_reg_2086),
        .Q(ap_CS_fsm_pp1_stage0),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ce1(LineBuf_val_V_0_ce1),
        .cmp81_i_reg_2095(cmp81_i_reg_2095),
        .q1(LineBuf_val_V_5_q1),
        .ram_reg_0(\icmp_ln299_reg_2157_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_0_0(\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .ram_reg_0_1(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_0_2(LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg),
        .ram_reg_0_3(x_reg_610_reg),
        .ram_reg_0_4(PixArrayVal_val_V_0_reg_641),
        .ram_reg_0_5(PixArray_val_V_1_0_reg_2281),
        .ram_reg_0_6(PixArrayVal_val_V_1_reg_631),
        .ram_reg_0_7(PixArray_val_V_1_1_reg_2287),
        .ram_reg_0_i_4(ap_enable_reg_pp1_iter9_reg_n_3),
        .ram_reg_0_i_4_0(\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .ram_reg_1(\cmp106_i_reg_2099_reg_n_3_[0] ),
        .ram_reg_1_0(PixArray_val_V_5_2_0_i_reg_621),
        .ram_reg_1_1(PixArray_val_V_1_2_reg_2293),
        .we0(LineBuf_val_V_1_we0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \OutputWriteEn_reg_2086[0]_i_1 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .O(OutputWriteEn_fu_1117_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_10 
       (.I0(WriteLocNext_3_reg_577[29]),
        .I1(WriteLocNext_3_reg_577[28]),
        .O(\OutputWriteEn_reg_2086[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_11 
       (.I0(WriteLocNext_3_reg_577[27]),
        .I1(WriteLocNext_3_reg_577[26]),
        .O(\OutputWriteEn_reg_2086[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_12 
       (.I0(WriteLocNext_3_reg_577[25]),
        .I1(WriteLocNext_3_reg_577[24]),
        .O(\OutputWriteEn_reg_2086[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_14 
       (.I0(WriteLocNext_3_reg_577[23]),
        .I1(WriteLocNext_3_reg_577[22]),
        .O(\OutputWriteEn_reg_2086[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_15 
       (.I0(WriteLocNext_3_reg_577[21]),
        .I1(WriteLocNext_3_reg_577[20]),
        .O(\OutputWriteEn_reg_2086[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_16 
       (.I0(WriteLocNext_3_reg_577[19]),
        .I1(WriteLocNext_3_reg_577[18]),
        .O(\OutputWriteEn_reg_2086[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_17 
       (.I0(WriteLocNext_3_reg_577[17]),
        .I1(WriteLocNext_3_reg_577[16]),
        .O(\OutputWriteEn_reg_2086[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \OutputWriteEn_reg_2086[0]_i_19 
       (.I0(zext_ln222_reg_2013[8]),
        .I1(WriteLocNext_3_reg_577[8]),
        .I2(WriteLocNext_3_reg_577[9]),
        .I3(zext_ln222_reg_2013[9]),
        .O(\OutputWriteEn_reg_2086[0]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \OutputWriteEn_reg_2086[0]_i_2 
       (.I0(\brmerge221_i_reg_2118[0]_i_4_n_3 ),
        .I1(\y_reg_544_reg_n_3_[0] ),
        .I2(\y_reg_544_reg_n_3_[1] ),
        .O(p_0_in4_in));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_20 
       (.I0(WriteLocNext_3_reg_577[15]),
        .I1(WriteLocNext_3_reg_577[14]),
        .O(\OutputWriteEn_reg_2086[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_21 
       (.I0(WriteLocNext_3_reg_577[13]),
        .I1(WriteLocNext_3_reg_577[12]),
        .O(\OutputWriteEn_reg_2086[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_22 
       (.I0(WriteLocNext_3_reg_577[11]),
        .I1(WriteLocNext_3_reg_577[10]),
        .O(\OutputWriteEn_reg_2086[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \OutputWriteEn_reg_2086[0]_i_23 
       (.I0(WriteLocNext_3_reg_577[9]),
        .I1(zext_ln222_reg_2013[9]),
        .I2(zext_ln222_reg_2013[8]),
        .I3(WriteLocNext_3_reg_577[8]),
        .O(\OutputWriteEn_reg_2086[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \OutputWriteEn_reg_2086[0]_i_24 
       (.I0(zext_ln222_reg_2013[6]),
        .I1(WriteLocNext_3_reg_577[6]),
        .I2(WriteLocNext_3_reg_577[7]),
        .I3(zext_ln222_reg_2013[7]),
        .O(\OutputWriteEn_reg_2086[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \OutputWriteEn_reg_2086[0]_i_25 
       (.I0(zext_ln222_reg_2013[4]),
        .I1(WriteLocNext_3_reg_577[4]),
        .I2(WriteLocNext_3_reg_577[5]),
        .I3(zext_ln222_reg_2013[5]),
        .O(\OutputWriteEn_reg_2086[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \OutputWriteEn_reg_2086[0]_i_26 
       (.I0(zext_ln222_reg_2013[2]),
        .I1(WriteLocNext_3_reg_577[2]),
        .I2(WriteLocNext_3_reg_577[3]),
        .I3(zext_ln222_reg_2013[3]),
        .O(\OutputWriteEn_reg_2086[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \OutputWriteEn_reg_2086[0]_i_27 
       (.I0(zext_ln222_reg_2013[0]),
        .I1(WriteLocNext_3_reg_577[0]),
        .I2(WriteLocNext_3_reg_577[1]),
        .I3(zext_ln222_reg_2013[1]),
        .O(\OutputWriteEn_reg_2086[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \OutputWriteEn_reg_2086[0]_i_28 
       (.I0(WriteLocNext_3_reg_577[7]),
        .I1(zext_ln222_reg_2013[7]),
        .I2(zext_ln222_reg_2013[6]),
        .I3(WriteLocNext_3_reg_577[6]),
        .O(\OutputWriteEn_reg_2086[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \OutputWriteEn_reg_2086[0]_i_29 
       (.I0(WriteLocNext_3_reg_577[5]),
        .I1(zext_ln222_reg_2013[5]),
        .I2(zext_ln222_reg_2013[4]),
        .I3(WriteLocNext_3_reg_577[4]),
        .O(\OutputWriteEn_reg_2086[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \OutputWriteEn_reg_2086[0]_i_3 
       (.I0(tmp_2_fu_1031_p4[1]),
        .I1(tmp_2_fu_1031_p4[0]),
        .I2(icmp_ln288_1_fu_1047_p2),
        .I3(\OutputWriteEn_reg_2086[0]_i_5_n_3 ),
        .I4(\OutputWriteEn_reg_2086[0]_i_6_n_3 ),
        .I5(\OutputWriteEn_reg_2086[0]_i_7_n_3 ),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \OutputWriteEn_reg_2086[0]_i_30 
       (.I0(WriteLocNext_3_reg_577[3]),
        .I1(zext_ln222_reg_2013[3]),
        .I2(zext_ln222_reg_2013[2]),
        .I3(WriteLocNext_3_reg_577[2]),
        .O(\OutputWriteEn_reg_2086[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \OutputWriteEn_reg_2086[0]_i_31 
       (.I0(WriteLocNext_3_reg_577[1]),
        .I1(zext_ln222_reg_2013[1]),
        .I2(zext_ln222_reg_2013[0]),
        .I3(WriteLocNext_3_reg_577[0]),
        .O(\OutputWriteEn_reg_2086[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \OutputWriteEn_reg_2086[0]_i_5 
       (.I0(tmp_2_fu_1031_p4[5]),
        .I1(tmp_2_fu_1031_p4[4]),
        .I2(tmp_2_fu_1031_p4[3]),
        .I3(tmp_2_fu_1031_p4[2]),
        .O(\OutputWriteEn_reg_2086[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \OutputWriteEn_reg_2086[0]_i_6 
       (.I0(tmp_2_fu_1031_p4[9]),
        .I1(tmp_2_fu_1031_p4[8]),
        .I2(tmp_2_fu_1031_p4[7]),
        .I3(tmp_2_fu_1031_p4[6]),
        .O(\OutputWriteEn_reg_2086[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \OutputWriteEn_reg_2086[0]_i_7 
       (.I0(tmp_2_fu_1031_p4[10]),
        .I1(tmp_2_fu_1031_p4[11]),
        .I2(tmp_2_fu_1031_p4[12]),
        .I3(tmp_2_fu_1031_p4[13]),
        .I4(tmp_2_fu_1031_p4[15]),
        .I5(tmp_2_fu_1031_p4[14]),
        .O(\OutputWriteEn_reg_2086[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OutputWriteEn_reg_2086[0]_i_9 
       (.I0(WriteLocNext_3_reg_577[31]),
        .I1(WriteLocNext_3_reg_577[30]),
        .O(\OutputWriteEn_reg_2086[0]_i_9_n_3 ));
  FDRE \OutputWriteEn_reg_2086_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(OutputWriteEn_fu_1117_p2),
        .Q(OutputWriteEn_reg_2086),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \OutputWriteEn_reg_2086_reg[0]_i_13 
       (.CI(\OutputWriteEn_reg_2086_reg[0]_i_18_n_3 ),
        .CO({\OutputWriteEn_reg_2086_reg[0]_i_13_n_3 ,\OutputWriteEn_reg_2086_reg[0]_i_13_n_4 ,\OutputWriteEn_reg_2086_reg[0]_i_13_n_5 ,\OutputWriteEn_reg_2086_reg[0]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\OutputWriteEn_reg_2086[0]_i_19_n_3 }),
        .O(\NLW_OutputWriteEn_reg_2086_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\OutputWriteEn_reg_2086[0]_i_20_n_3 ,\OutputWriteEn_reg_2086[0]_i_21_n_3 ,\OutputWriteEn_reg_2086[0]_i_22_n_3 ,\OutputWriteEn_reg_2086[0]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \OutputWriteEn_reg_2086_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\OutputWriteEn_reg_2086_reg[0]_i_18_n_3 ,\OutputWriteEn_reg_2086_reg[0]_i_18_n_4 ,\OutputWriteEn_reg_2086_reg[0]_i_18_n_5 ,\OutputWriteEn_reg_2086_reg[0]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({\OutputWriteEn_reg_2086[0]_i_24_n_3 ,\OutputWriteEn_reg_2086[0]_i_25_n_3 ,\OutputWriteEn_reg_2086[0]_i_26_n_3 ,\OutputWriteEn_reg_2086[0]_i_27_n_3 }),
        .O(\NLW_OutputWriteEn_reg_2086_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\OutputWriteEn_reg_2086[0]_i_28_n_3 ,\OutputWriteEn_reg_2086[0]_i_29_n_3 ,\OutputWriteEn_reg_2086[0]_i_30_n_3 ,\OutputWriteEn_reg_2086[0]_i_31_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \OutputWriteEn_reg_2086_reg[0]_i_4 
       (.CI(\OutputWriteEn_reg_2086_reg[0]_i_8_n_3 ),
        .CO({icmp_ln288_1_fu_1047_p2,\OutputWriteEn_reg_2086_reg[0]_i_4_n_4 ,\OutputWriteEn_reg_2086_reg[0]_i_4_n_5 ,\OutputWriteEn_reg_2086_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_OutputWriteEn_reg_2086_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\OutputWriteEn_reg_2086[0]_i_9_n_3 ,\OutputWriteEn_reg_2086[0]_i_10_n_3 ,\OutputWriteEn_reg_2086[0]_i_11_n_3 ,\OutputWriteEn_reg_2086[0]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \OutputWriteEn_reg_2086_reg[0]_i_8 
       (.CI(\OutputWriteEn_reg_2086_reg[0]_i_13_n_3 ),
        .CO({\OutputWriteEn_reg_2086_reg[0]_i_8_n_3 ,\OutputWriteEn_reg_2086_reg[0]_i_8_n_4 ,\OutputWriteEn_reg_2086_reg[0]_i_8_n_5 ,\OutputWriteEn_reg_2086_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_OutputWriteEn_reg_2086_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\OutputWriteEn_reg_2086[0]_i_14_n_3 ,\OutputWriteEn_reg_2086[0]_i_15_n_3 ,\OutputWriteEn_reg_2086[0]_i_16_n_3 ,\OutputWriteEn_reg_2086[0]_i_17_n_3 }));
  FDRE \PhaseV_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(FiltCoeff_5_addr_1_reg_2147[0]),
        .Q(PhaseV_reg_588[0]),
        .R(ap_CS_fsm_state4));
  FDRE \PhaseV_reg_588_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(FiltCoeff_5_addr_1_reg_2147[1]),
        .Q(PhaseV_reg_588[1]),
        .R(ap_CS_fsm_state4));
  FDRE \PhaseV_reg_588_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(FiltCoeff_5_addr_1_reg_2147[2]),
        .Q(PhaseV_reg_588[2]),
        .R(ap_CS_fsm_state4));
  FDRE \PhaseV_reg_588_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(FiltCoeff_5_addr_1_reg_2147[3]),
        .Q(PhaseV_reg_588[3]),
        .R(ap_CS_fsm_state4));
  FDRE \PhaseV_reg_588_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(FiltCoeff_5_addr_1_reg_2147[4]),
        .Q(PhaseV_reg_588[4]),
        .R(ap_CS_fsm_state4));
  FDRE \PhaseV_reg_588_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(FiltCoeff_5_addr_1_reg_2147[5]),
        .Q(PhaseV_reg_588[5]),
        .R(ap_CS_fsm_state4));
  LUT3 #(
    .INIT(8'h6A)) 
    \PixArrayLoc_3_reg_2081[3]_i_2 
       (.I0(PixArrayLoc_reg_566[0]),
        .I1(p_0_in4_in),
        .I2(p_0_in3_in),
        .O(\PixArrayLoc_3_reg_2081[3]_i_2_n_3 ));
  FDRE \PixArrayLoc_3_reg_2081_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[0]),
        .Q(PixArrayLoc_3_reg_2081[0]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[10]),
        .Q(PixArrayLoc_3_reg_2081[10]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[11]),
        .Q(PixArrayLoc_3_reg_2081[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_2081_reg[11]_i_1 
       (.CI(\PixArrayLoc_3_reg_2081_reg[7]_i_1_n_3 ),
        .CO({\PixArrayLoc_3_reg_2081_reg[11]_i_1_n_3 ,\PixArrayLoc_3_reg_2081_reg[11]_i_1_n_4 ,\PixArrayLoc_3_reg_2081_reg[11]_i_1_n_5 ,\PixArrayLoc_3_reg_2081_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PixArrayLoc_3_fu_1109_p3[11:8]),
        .S(PixArrayLoc_reg_566[11:8]));
  FDRE \PixArrayLoc_3_reg_2081_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[12]),
        .Q(PixArrayLoc_3_reg_2081[12]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[13]),
        .Q(PixArrayLoc_3_reg_2081[13]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[14]),
        .Q(PixArrayLoc_3_reg_2081[14]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[15]),
        .Q(PixArrayLoc_3_reg_2081[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_2081_reg[15]_i_1 
       (.CI(\PixArrayLoc_3_reg_2081_reg[11]_i_1_n_3 ),
        .CO({\NLW_PixArrayLoc_3_reg_2081_reg[15]_i_1_CO_UNCONNECTED [3],\PixArrayLoc_3_reg_2081_reg[15]_i_1_n_4 ,\PixArrayLoc_3_reg_2081_reg[15]_i_1_n_5 ,\PixArrayLoc_3_reg_2081_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PixArrayLoc_3_fu_1109_p3[15:12]),
        .S(PixArrayLoc_reg_566[15:12]));
  FDRE \PixArrayLoc_3_reg_2081_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[1]),
        .Q(PixArrayLoc_3_reg_2081[1]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[2]),
        .Q(PixArrayLoc_3_reg_2081[2]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[3]),
        .Q(PixArrayLoc_3_reg_2081[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_2081_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\PixArrayLoc_3_reg_2081_reg[3]_i_1_n_3 ,\PixArrayLoc_3_reg_2081_reg[3]_i_1_n_4 ,\PixArrayLoc_3_reg_2081_reg[3]_i_1_n_5 ,\PixArrayLoc_3_reg_2081_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PixArrayLoc_reg_566[0]}),
        .O(PixArrayLoc_3_fu_1109_p3[3:0]),
        .S({PixArrayLoc_reg_566[3:1],\PixArrayLoc_3_reg_2081[3]_i_2_n_3 }));
  FDRE \PixArrayLoc_3_reg_2081_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[4]),
        .Q(PixArrayLoc_3_reg_2081[4]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[5]),
        .Q(PixArrayLoc_3_reg_2081[5]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[6]),
        .Q(PixArrayLoc_3_reg_2081[6]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[7]),
        .Q(PixArrayLoc_3_reg_2081[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_2081_reg[7]_i_1 
       (.CI(\PixArrayLoc_3_reg_2081_reg[3]_i_1_n_3 ),
        .CO({\PixArrayLoc_3_reg_2081_reg[7]_i_1_n_3 ,\PixArrayLoc_3_reg_2081_reg[7]_i_1_n_4 ,\PixArrayLoc_3_reg_2081_reg[7]_i_1_n_5 ,\PixArrayLoc_3_reg_2081_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PixArrayLoc_3_fu_1109_p3[7:4]),
        .S(PixArrayLoc_reg_566[7:4]));
  FDRE \PixArrayLoc_3_reg_2081_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[8]),
        .Q(PixArrayLoc_3_reg_2081[8]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_2081_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(PixArrayLoc_3_fu_1109_p3[9]),
        .Q(PixArrayLoc_3_reg_2081[9]),
        .R(1'b0));
  FDRE \PixArrayLoc_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[0]),
        .Q(PixArrayLoc_reg_566[0]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[10]),
        .Q(PixArrayLoc_reg_566[10]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[11]),
        .Q(PixArrayLoc_reg_566[11]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[12]),
        .Q(PixArrayLoc_reg_566[12]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[13]),
        .Q(PixArrayLoc_reg_566[13]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[14]),
        .Q(PixArrayLoc_reg_566[14]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[15]),
        .Q(PixArrayLoc_reg_566[15]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[1]),
        .Q(PixArrayLoc_reg_566[1]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[2]),
        .Q(PixArrayLoc_reg_566[2]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[3]),
        .Q(PixArrayLoc_reg_566[3]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[4]),
        .Q(PixArrayLoc_reg_566[4]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[5]),
        .Q(PixArrayLoc_reg_566[5]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[6]),
        .Q(PixArrayLoc_reg_566[6]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[7]),
        .Q(PixArrayLoc_reg_566[7]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[8]),
        .Q(PixArrayLoc_reg_566[8]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayLoc_reg_566_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(PixArrayLoc_3_reg_2081[9]),
        .Q(PixArrayLoc_reg_566[9]),
        .R(ap_CS_fsm_state4));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_51),
        .Q(PixArrayVal_val_V_0_reg_641[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_50),
        .Q(PixArrayVal_val_V_0_reg_641[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_49),
        .Q(PixArrayVal_val_V_0_reg_641[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_48),
        .Q(PixArrayVal_val_V_0_reg_641[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_47),
        .Q(PixArrayVal_val_V_0_reg_641[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_46),
        .Q(PixArrayVal_val_V_0_reg_641[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_45),
        .Q(PixArrayVal_val_V_0_reg_641[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_0_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_44),
        .Q(PixArrayVal_val_V_0_reg_641[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_43),
        .Q(PixArrayVal_val_V_1_reg_631[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_42),
        .Q(PixArrayVal_val_V_1_reg_631[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_41),
        .Q(PixArrayVal_val_V_1_reg_631[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_40),
        .Q(PixArrayVal_val_V_1_reg_631[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_39),
        .Q(PixArrayVal_val_V_1_reg_631[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_38),
        .Q(PixArrayVal_val_V_1_reg_631[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_37),
        .Q(PixArrayVal_val_V_1_reg_631[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_1_reg_631_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_36),
        .Q(PixArrayVal_val_V_1_reg_631[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[0]),
        .Q(PixArray_val_V_1_0_reg_2281[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[1]),
        .Q(PixArray_val_V_1_0_reg_2281[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[2]),
        .Q(PixArray_val_V_1_0_reg_2281[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[3]),
        .Q(PixArray_val_V_1_0_reg_2281[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[4]),
        .Q(PixArray_val_V_1_0_reg_2281[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[5]),
        .Q(PixArray_val_V_1_0_reg_2281[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[6]),
        .Q(PixArray_val_V_1_0_reg_2281[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_0_reg_2281_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[7]),
        .Q(PixArray_val_V_1_0_reg_2281[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[8]),
        .Q(PixArray_val_V_1_1_reg_2287[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[9]),
        .Q(PixArray_val_V_1_1_reg_2287[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[10]),
        .Q(PixArray_val_V_1_1_reg_2287[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[11]),
        .Q(PixArray_val_V_1_1_reg_2287[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[12]),
        .Q(PixArray_val_V_1_1_reg_2287[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[13]),
        .Q(PixArray_val_V_1_1_reg_2287[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[14]),
        .Q(PixArray_val_V_1_1_reg_2287[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_1_reg_2287_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[15]),
        .Q(PixArray_val_V_1_1_reg_2287[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[16]),
        .Q(PixArray_val_V_1_2_reg_2293[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[17]),
        .Q(PixArray_val_V_1_2_reg_2293[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[18]),
        .Q(PixArray_val_V_1_2_reg_2293[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[19]),
        .Q(PixArray_val_V_1_2_reg_2293[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[20]),
        .Q(PixArray_val_V_1_2_reg_2293[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[21]),
        .Q(PixArray_val_V_1_2_reg_2293[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[22]),
        .Q(PixArray_val_V_1_2_reg_2293[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_1_2_reg_2293_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_4_q1[23]),
        .Q(PixArray_val_V_1_2_reg_2293[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[0]),
        .Q(PixArray_val_V_2_0_reg_2260[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[1]),
        .Q(PixArray_val_V_2_0_reg_2260[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[2]),
        .Q(PixArray_val_V_2_0_reg_2260[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[3]),
        .Q(PixArray_val_V_2_0_reg_2260[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[4]),
        .Q(PixArray_val_V_2_0_reg_2260[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[5]),
        .Q(PixArray_val_V_2_0_reg_2260[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[6]),
        .Q(PixArray_val_V_2_0_reg_2260[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_0_reg_2260_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[7]),
        .Q(PixArray_val_V_2_0_reg_2260[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[8]),
        .Q(PixArray_val_V_2_1_reg_2267[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[9]),
        .Q(PixArray_val_V_2_1_reg_2267[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[10]),
        .Q(PixArray_val_V_2_1_reg_2267[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[11]),
        .Q(PixArray_val_V_2_1_reg_2267[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[12]),
        .Q(PixArray_val_V_2_1_reg_2267[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[13]),
        .Q(PixArray_val_V_2_1_reg_2267[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[14]),
        .Q(PixArray_val_V_2_1_reg_2267[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_1_reg_2267_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[15]),
        .Q(PixArray_val_V_2_1_reg_2267[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[16]),
        .Q(PixArray_val_V_2_2_reg_2274[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[17]),
        .Q(PixArray_val_V_2_2_reg_2274[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[18]),
        .Q(PixArray_val_V_2_2_reg_2274[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[19]),
        .Q(PixArray_val_V_2_2_reg_2274[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[20]),
        .Q(PixArray_val_V_2_2_reg_2274[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[21]),
        .Q(PixArray_val_V_2_2_reg_2274[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[22]),
        .Q(PixArray_val_V_2_2_reg_2274[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_2_2_reg_2274_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_3_q1[23]),
        .Q(PixArray_val_V_2_2_reg_2274[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[0]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[1]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[2]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[3]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[4]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[5]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[6]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_0_i_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[7]),
        .Q(PixArray_val_V_3_0_0_i_reg_761[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[0]),
        .Q(PixArray_val_V_3_0_reg_2239[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[1]),
        .Q(PixArray_val_V_3_0_reg_2239[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[2]),
        .Q(PixArray_val_V_3_0_reg_2239[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[3]),
        .Q(PixArray_val_V_3_0_reg_2239[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[4]),
        .Q(PixArray_val_V_3_0_reg_2239[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[5]),
        .Q(PixArray_val_V_3_0_reg_2239[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[6]),
        .Q(PixArray_val_V_3_0_reg_2239[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_0_reg_2239_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[7]),
        .Q(PixArray_val_V_3_0_reg_2239[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[0]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[1]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[2]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[3]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[4]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[5]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[6]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_0_i_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[7]),
        .Q(PixArray_val_V_3_1_0_i_reg_751[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[8]),
        .Q(PixArray_val_V_3_1_reg_2246[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[9]),
        .Q(PixArray_val_V_3_1_reg_2246[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[10]),
        .Q(PixArray_val_V_3_1_reg_2246[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[11]),
        .Q(PixArray_val_V_3_1_reg_2246[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[12]),
        .Q(PixArray_val_V_3_1_reg_2246[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[13]),
        .Q(PixArray_val_V_3_1_reg_2246[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[14]),
        .Q(PixArray_val_V_3_1_reg_2246[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_1_reg_2246_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[15]),
        .Q(PixArray_val_V_3_1_reg_2246[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[0]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[1]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[2]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[3]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[4]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[5]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[6]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_0_i_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[7]),
        .Q(PixArray_val_V_3_2_0_i_reg_741[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[16]),
        .Q(PixArray_val_V_3_2_reg_2253[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[17]),
        .Q(PixArray_val_V_3_2_reg_2253[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[18]),
        .Q(PixArray_val_V_3_2_reg_2253[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[19]),
        .Q(PixArray_val_V_3_2_reg_2253[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[20]),
        .Q(PixArray_val_V_3_2_reg_2253[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[21]),
        .Q(PixArray_val_V_3_2_reg_2253[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[22]),
        .Q(PixArray_val_V_3_2_reg_2253[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_3_2_reg_2253_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_2_q1[23]),
        .Q(PixArray_val_V_3_2_reg_2253[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[0]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[1]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[2]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[3]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[4]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[5]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[6]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_0_0_i_reg_731[7]),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[0]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[1]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[2]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[3]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[4]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[5]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[6]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_0_i_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[7]),
        .Q(PixArray_val_V_4_0_0_i_reg_731[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[0]),
        .Q(PixArray_val_V_4_0_reg_2218[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[1]),
        .Q(PixArray_val_V_4_0_reg_2218[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[2]),
        .Q(PixArray_val_V_4_0_reg_2218[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[3]),
        .Q(PixArray_val_V_4_0_reg_2218[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[4]),
        .Q(PixArray_val_V_4_0_reg_2218[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[5]),
        .Q(PixArray_val_V_4_0_reg_2218[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[6]),
        .Q(PixArray_val_V_4_0_reg_2218[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_reg_2218_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[7]),
        .Q(PixArray_val_V_4_0_reg_2218[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[0]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[1]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[2]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[3]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[4]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[5]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[6]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_1_0_i_reg_721[7]),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[0]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[1]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[2]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[3]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[4]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[5]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[6]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_0_i_reg_721_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[7]),
        .Q(PixArray_val_V_4_1_0_i_reg_721[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[8]),
        .Q(PixArray_val_V_4_1_reg_2225[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[9]),
        .Q(PixArray_val_V_4_1_reg_2225[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[10]),
        .Q(PixArray_val_V_4_1_reg_2225[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[11]),
        .Q(PixArray_val_V_4_1_reg_2225[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[12]),
        .Q(PixArray_val_V_4_1_reg_2225[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[13]),
        .Q(PixArray_val_V_4_1_reg_2225[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[14]),
        .Q(PixArray_val_V_4_1_reg_2225[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_reg_2225_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[15]),
        .Q(PixArray_val_V_4_1_reg_2225[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[0]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[1]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[2]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[3]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[4]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[5]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[6]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_4_2_0_i_reg_711[7]),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[0]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[1]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[2]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[3]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[4]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[5]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[6]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_0_i_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[7]),
        .Q(PixArray_val_V_4_2_0_i_reg_711[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[16]),
        .Q(PixArray_val_V_4_2_reg_2232[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[17]),
        .Q(PixArray_val_V_4_2_reg_2232[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[18]),
        .Q(PixArray_val_V_4_2_reg_2232[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[19]),
        .Q(PixArray_val_V_4_2_reg_2232[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[20]),
        .Q(PixArray_val_V_4_2_reg_2232[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[21]),
        .Q(PixArray_val_V_4_2_reg_2232[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[22]),
        .Q(PixArray_val_V_4_2_reg_2232[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_2_reg_2232_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_1_q1[23]),
        .Q(PixArray_val_V_4_2_reg_2232[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[0]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[1]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[2]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[3]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[4]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[5]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[6]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700[7]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[0]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[1]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[2]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[3]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[4]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[5]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[6]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg[7]),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[0]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[1]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[2]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[3]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[4]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[5]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[6]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_i_reg_700_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[7]),
        .Q(PixArray_val_V_5_0_1_i_reg_700[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \PixArray_val_V_5_0_1_reg_2197[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_11001),
        .I2(\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .O(PixArray_val_V_1_0_reg_22810));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[0]),
        .Q(PixArray_val_V_5_0_1_reg_2197[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[1]),
        .Q(PixArray_val_V_5_0_1_reg_2197[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[2]),
        .Q(PixArray_val_V_5_0_1_reg_2197[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[3]),
        .Q(PixArray_val_V_5_0_1_reg_2197[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[4]),
        .Q(PixArray_val_V_5_0_1_reg_2197[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[5]),
        .Q(PixArray_val_V_5_0_1_reg_2197[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[6]),
        .Q(PixArray_val_V_5_0_1_reg_2197[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_1_reg_2197_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[7]),
        .Q(PixArray_val_V_5_0_1_reg_2197[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[0]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[1]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[2]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[3]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[4]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[5]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[6]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689[7]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[0]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[1]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[2]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[3]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[4]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[5]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[6]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg[7]),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[0]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[1]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[2]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[3]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[4]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[5]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[6]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_1_i_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[7]),
        .Q(PixArray_val_V_5_1_1_i_reg_689[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[8]),
        .Q(PixArray_val_V_5_1_2_reg_2204[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[9]),
        .Q(PixArray_val_V_5_1_2_reg_2204[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[10]),
        .Q(PixArray_val_V_5_1_2_reg_2204[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[11]),
        .Q(PixArray_val_V_5_1_2_reg_2204[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[12]),
        .Q(PixArray_val_V_5_1_2_reg_2204[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[13]),
        .Q(PixArray_val_V_5_1_2_reg_2204[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[14]),
        .Q(PixArray_val_V_5_1_2_reg_2204[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_2_reg_2204_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[15]),
        .Q(PixArray_val_V_5_1_2_reg_2204[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_11),
        .Q(PixArray_val_V_5_2_0_i_reg_621[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_10),
        .Q(PixArray_val_V_5_2_0_i_reg_621[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_9),
        .Q(PixArray_val_V_5_2_0_i_reg_621[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_8),
        .Q(PixArray_val_V_5_2_0_i_reg_621[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_7),
        .Q(PixArray_val_V_5_2_0_i_reg_621[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_6),
        .Q(PixArray_val_V_5_2_0_i_reg_621[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_5),
        .Q(PixArray_val_V_5_2_0_i_reg_621[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_0_i_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_4),
        .Q(PixArray_val_V_5_2_0_i_reg_621[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[0]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[1]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[2]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[3]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[4]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[5]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[6]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678[7]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[0]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[1]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[2]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[3]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[4]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[5]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[6]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg[7]),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[0]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[1]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[2]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[3]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[4]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[5] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[5]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[6] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[6]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_1_i_reg_678_reg[7] 
       (.C(ap_clk),
        .CE(LineBuf_val_V_1_ce0),
        .D(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[7]),
        .Q(PixArray_val_V_5_2_1_i_reg_678[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[0] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[16]),
        .Q(PixArray_val_V_5_2_2_reg_2211[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[1] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[17]),
        .Q(PixArray_val_V_5_2_2_reg_2211[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[2] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[18]),
        .Q(PixArray_val_V_5_2_2_reg_2211[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[3] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[19]),
        .Q(PixArray_val_V_5_2_2_reg_2211[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[4] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[20]),
        .Q(PixArray_val_V_5_2_2_reg_2211[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[5] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[21]),
        .Q(PixArray_val_V_5_2_2_reg_2211[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[6] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[22]),
        .Q(PixArray_val_V_5_2_2_reg_2211[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_2_2_reg_2211_reg[7] 
       (.C(ap_clk),
        .CE(PixArray_val_V_1_0_reg_22810),
        .D(LineBuf_val_V_0_q1[23]),
        .Q(PixArray_val_V_5_2_2_reg_2211[7]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [0]),
        .Q(Rate_reg_2008[0]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [10]),
        .Q(Rate_reg_2008[10]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [11]),
        .Q(Rate_reg_2008[11]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [12]),
        .Q(Rate_reg_2008[12]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [13]),
        .Q(Rate_reg_2008[13]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [14]),
        .Q(Rate_reg_2008[14]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [15]),
        .Q(Rate_reg_2008[15]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [16]),
        .Q(Rate_reg_2008[16]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [17]),
        .Q(Rate_reg_2008[17]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [18]),
        .Q(Rate_reg_2008[18]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [19]),
        .Q(Rate_reg_2008[19]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [1]),
        .Q(Rate_reg_2008[1]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [20]),
        .Q(Rate_reg_2008[20]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [21]),
        .Q(Rate_reg_2008[21]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [22]),
        .Q(Rate_reg_2008[22]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [23]),
        .Q(Rate_reg_2008[23]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [24]),
        .Q(Rate_reg_2008[24]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [25]),
        .Q(Rate_reg_2008[25]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [26]),
        .Q(Rate_reg_2008[26]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [27]),
        .Q(Rate_reg_2008[27]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [28]),
        .Q(Rate_reg_2008[28]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [29]),
        .Q(Rate_reg_2008[29]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [2]),
        .Q(Rate_reg_2008[2]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [30]),
        .Q(Rate_reg_2008[30]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [31]),
        .Q(Rate_reg_2008[31]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [3]),
        .Q(Rate_reg_2008[3]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [4]),
        .Q(Rate_reg_2008[4]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [5]),
        .Q(Rate_reg_2008[5]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [6]),
        .Q(Rate_reg_2008[6]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [7]),
        .Q(Rate_reg_2008[7]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [8]),
        .Q(Rate_reg_2008[8]),
        .R(1'b0));
  FDRE \Rate_reg_2008_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\Rate_reg_2008_reg[31]_0 [9]),
        .Q(Rate_reg_2008[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(OutYUV_full_n),
        .I1(ap_enable_reg_pp1_iter9_reg_n_3),
        .I2(OutputWriteEn_reg_2086),
        .I3(ap_block_pp1_stage0_11001),
        .O(shiftReg_ce));
  LUT3 #(
    .INIT(8'h6A)) 
    \WriteLocNext_2_reg_2076[3]_i_2 
       (.I0(WriteLocNext_3_reg_577[0]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\WriteLocNext_2_reg_2076[3]_i_2_n_3 ));
  FDRE \WriteLocNext_2_reg_2076_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[0]),
        .Q(WriteLocNext_2_reg_2076[0]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[10]),
        .Q(WriteLocNext_2_reg_2076[10]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[11]),
        .Q(WriteLocNext_2_reg_2076[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[11]_i_1 
       (.CI(\WriteLocNext_2_reg_2076_reg[7]_i_1_n_3 ),
        .CO({\WriteLocNext_2_reg_2076_reg[11]_i_1_n_3 ,\WriteLocNext_2_reg_2076_reg[11]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[11]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1101_p3[11:8]),
        .S(WriteLocNext_3_reg_577[11:8]));
  FDRE \WriteLocNext_2_reg_2076_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[12]),
        .Q(WriteLocNext_2_reg_2076[12]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[13]),
        .Q(WriteLocNext_2_reg_2076[13]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[14]),
        .Q(WriteLocNext_2_reg_2076[14]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[15]),
        .Q(WriteLocNext_2_reg_2076[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[15]_i_1 
       (.CI(\WriteLocNext_2_reg_2076_reg[11]_i_1_n_3 ),
        .CO({\WriteLocNext_2_reg_2076_reg[15]_i_1_n_3 ,\WriteLocNext_2_reg_2076_reg[15]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[15]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1101_p3[15:12]),
        .S(WriteLocNext_3_reg_577[15:12]));
  FDRE \WriteLocNext_2_reg_2076_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[16]),
        .Q(WriteLocNext_2_reg_2076[16]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[17]),
        .Q(WriteLocNext_2_reg_2076[17]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[18]),
        .Q(WriteLocNext_2_reg_2076[18]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[19]),
        .Q(WriteLocNext_2_reg_2076[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[19]_i_1 
       (.CI(\WriteLocNext_2_reg_2076_reg[15]_i_1_n_3 ),
        .CO({\WriteLocNext_2_reg_2076_reg[19]_i_1_n_3 ,\WriteLocNext_2_reg_2076_reg[19]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[19]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1101_p3[19:16]),
        .S(WriteLocNext_3_reg_577[19:16]));
  FDRE \WriteLocNext_2_reg_2076_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[1]),
        .Q(WriteLocNext_2_reg_2076[1]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[20]),
        .Q(WriteLocNext_2_reg_2076[20]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[21]),
        .Q(WriteLocNext_2_reg_2076[21]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[22]),
        .Q(WriteLocNext_2_reg_2076[22]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[23]),
        .Q(WriteLocNext_2_reg_2076[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[23]_i_1 
       (.CI(\WriteLocNext_2_reg_2076_reg[19]_i_1_n_3 ),
        .CO({\WriteLocNext_2_reg_2076_reg[23]_i_1_n_3 ,\WriteLocNext_2_reg_2076_reg[23]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[23]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1101_p3[23:20]),
        .S(WriteLocNext_3_reg_577[23:20]));
  FDRE \WriteLocNext_2_reg_2076_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[24]),
        .Q(WriteLocNext_2_reg_2076[24]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[25]),
        .Q(WriteLocNext_2_reg_2076[25]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[26]),
        .Q(WriteLocNext_2_reg_2076[26]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[27]),
        .Q(WriteLocNext_2_reg_2076[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[27]_i_1 
       (.CI(\WriteLocNext_2_reg_2076_reg[23]_i_1_n_3 ),
        .CO({\WriteLocNext_2_reg_2076_reg[27]_i_1_n_3 ,\WriteLocNext_2_reg_2076_reg[27]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[27]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1101_p3[27:24]),
        .S(WriteLocNext_3_reg_577[27:24]));
  FDRE \WriteLocNext_2_reg_2076_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[28]),
        .Q(WriteLocNext_2_reg_2076[28]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[29]),
        .Q(WriteLocNext_2_reg_2076[29]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[2]),
        .Q(WriteLocNext_2_reg_2076[2]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[30]),
        .Q(WriteLocNext_2_reg_2076[30]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[31]),
        .Q(WriteLocNext_2_reg_2076[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[31]_i_1 
       (.CI(\WriteLocNext_2_reg_2076_reg[27]_i_1_n_3 ),
        .CO({\NLW_WriteLocNext_2_reg_2076_reg[31]_i_1_CO_UNCONNECTED [3],\WriteLocNext_2_reg_2076_reg[31]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[31]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1101_p3[31:28]),
        .S(WriteLocNext_3_reg_577[31:28]));
  FDRE \WriteLocNext_2_reg_2076_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[3]),
        .Q(WriteLocNext_2_reg_2076[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\WriteLocNext_2_reg_2076_reg[3]_i_1_n_3 ,\WriteLocNext_2_reg_2076_reg[3]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[3]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,WriteLocNext_3_reg_577[0]}),
        .O(WriteLocNext_2_fu_1101_p3[3:0]),
        .S({WriteLocNext_3_reg_577[3:1],\WriteLocNext_2_reg_2076[3]_i_2_n_3 }));
  FDRE \WriteLocNext_2_reg_2076_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[4]),
        .Q(WriteLocNext_2_reg_2076[4]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[5]),
        .Q(WriteLocNext_2_reg_2076[5]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[6]),
        .Q(WriteLocNext_2_reg_2076[6]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[7]),
        .Q(WriteLocNext_2_reg_2076[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_2076_reg[7]_i_1 
       (.CI(\WriteLocNext_2_reg_2076_reg[3]_i_1_n_3 ),
        .CO({\WriteLocNext_2_reg_2076_reg[7]_i_1_n_3 ,\WriteLocNext_2_reg_2076_reg[7]_i_1_n_4 ,\WriteLocNext_2_reg_2076_reg[7]_i_1_n_5 ,\WriteLocNext_2_reg_2076_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_1101_p3[7:4]),
        .S(WriteLocNext_3_reg_577[7:4]));
  FDRE \WriteLocNext_2_reg_2076_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[8]),
        .Q(WriteLocNext_2_reg_2076[8]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_2076_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(WriteLocNext_2_fu_1101_p3[9]),
        .Q(WriteLocNext_2_reg_2076[9]),
        .R(1'b0));
  FDRE \WriteLocNext_3_reg_577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[0]),
        .Q(WriteLocNext_3_reg_577[0]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[10]),
        .Q(WriteLocNext_3_reg_577[10]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[11]),
        .Q(WriteLocNext_3_reg_577[11]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[12]),
        .Q(WriteLocNext_3_reg_577[12]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[13]),
        .Q(WriteLocNext_3_reg_577[13]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[14]),
        .Q(WriteLocNext_3_reg_577[14]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[15]),
        .Q(WriteLocNext_3_reg_577[15]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[16]),
        .Q(WriteLocNext_3_reg_577[16]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[17]),
        .Q(WriteLocNext_3_reg_577[17]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[18]),
        .Q(WriteLocNext_3_reg_577[18]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[19]),
        .Q(WriteLocNext_3_reg_577[19]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[1]),
        .Q(WriteLocNext_3_reg_577[1]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[20]),
        .Q(WriteLocNext_3_reg_577[20]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[21]),
        .Q(WriteLocNext_3_reg_577[21]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[22]),
        .Q(WriteLocNext_3_reg_577[22]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[23]),
        .Q(WriteLocNext_3_reg_577[23]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[24]),
        .Q(WriteLocNext_3_reg_577[24]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[25]),
        .Q(WriteLocNext_3_reg_577[25]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[26]),
        .Q(WriteLocNext_3_reg_577[26]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[27]),
        .Q(WriteLocNext_3_reg_577[27]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[28]),
        .Q(WriteLocNext_3_reg_577[28]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[29]),
        .Q(WriteLocNext_3_reg_577[29]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[2]),
        .Q(WriteLocNext_3_reg_577[2]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[30]),
        .Q(WriteLocNext_3_reg_577[30]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[31]),
        .Q(WriteLocNext_3_reg_577[31]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[3]),
        .Q(WriteLocNext_3_reg_577[3]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[4]),
        .Q(WriteLocNext_3_reg_577[4]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[5]),
        .Q(WriteLocNext_3_reg_577[5]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[6]),
        .Q(WriteLocNext_3_reg_577[6]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[7]),
        .Q(WriteLocNext_3_reg_577[7]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[8]),
        .Q(WriteLocNext_3_reg_577[8]),
        .R(ap_CS_fsm_state4));
  FDRE \WriteLocNext_3_reg_577_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(WriteLocNext_2_reg_2076[9]),
        .Q(WriteLocNext_3_reg_577[9]),
        .R(ap_CS_fsm_state4));
  FDRE \YLoopSize_reg_2023_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [0]),
        .Q(YLoopSize_reg_2023[0]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [1]),
        .Q(YLoopSize_reg_2023[1]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [2]),
        .Q(YLoopSize_reg_2023[2]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [3]),
        .Q(YLoopSize_reg_2023[3]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [4]),
        .Q(YLoopSize_reg_2023[4]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [5]),
        .Q(YLoopSize_reg_2023[5]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [6]),
        .Q(YLoopSize_reg_2023[6]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [7]),
        .Q(YLoopSize_reg_2023[7]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [8]),
        .Q(YLoopSize_reg_2023[8]),
        .R(1'b0));
  FDRE \YLoopSize_reg_2023_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\YLoopSize_reg_2023_reg[9]_0 [9]),
        .Q(YLoopSize_reg_2023[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state5),
        .I3(icmp_ln260_fu_962_p2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFF4C4C4C)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(icmp_ln250_fu_862_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state1),
        .I4(vscale_core_polyphase_U0_LineRate_read),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(HwReg_Width_c18_empty_n),
        .I1(HwReg_Width_c20_full_n),
        .I2(HwReg_LineRate_c_empty_n),
        .I3(\ap_CS_fsm[1]_i_3_n_3 ),
        .I4(int_ap_idle_i_2_n_3),
        .O(vscale_core_polyphase_U0_LineRate_read));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state1),
        .I1(HwReg_HeightIn_c17_empty_n),
        .I2(HwReg_HeightOut_c21_full_n),
        .I3(HwReg_HeightOut_c_empty_n),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln250_fu_862_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3_n_3 ),
        .I1(indvar_flatten_reg_511_reg[0]),
        .I2(indvar_flatten_reg_511_reg[1]),
        .I3(indvar_flatten_reg_511_reg[2]),
        .O(icmp_ln250_fu_862_p2));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(indvar_flatten_reg_511_reg[3]),
        .I1(indvar_flatten_reg_511_reg[4]),
        .I2(indvar_flatten_reg_511_reg[5]),
        .I3(indvar_flatten_reg_511_reg[6]),
        .I4(indvar_flatten_reg_511_reg[8]),
        .I5(indvar_flatten_reg_511_reg[7]),
        .O(\ap_CS_fsm[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hEAEAEAEAFFFFEAFF)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(ap_CS_fsm_state5),
        .I2(icmp_ln260_fu_962_p2),
        .I3(ap_enable_reg_pp1_iter9_reg_n_3),
        .I4(ap_enable_reg_pp1_iter8),
        .I5(\ap_CS_fsm[4]_i_3_n_3 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFF00000BBB0000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp1_iter8),
        .I1(ap_enable_reg_pp1_iter9_reg_n_3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state6),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_block_pp1_stage0_11001),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h000008FF00000000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_condition_pp1_exit_iter0_state6),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I4(ap_block_pp1_stage0_11001),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter8),
        .I1(ap_enable_reg_pp1_iter9_reg_n_3),
        .O(\ap_CS_fsm[5]_i_2__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state16),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(vscale_core_polyphase_U0_LineRate_read),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln250_fu_862_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln250_fu_862_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'hA888A8880000A888)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln260_fu_962_p2),
        .I3(ap_CS_fsm_state5),
        .I4(ap_condition_pp1_exit_iter0_state6),
        .I5(ap_enable_reg_pp1_iter0_i_2_n_3),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state6),
        .I4(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1_reg_n_3),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp1_iter9_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter9_reg_n_3),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(ap_block_pp1_stage0_11001),
        .I4(ap_CS_fsm_state5),
        .I5(icmp_ln260_fu_962_p2),
        .O(ap_enable_reg_pp1_iter9_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter9_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter9_reg_n_3),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_50),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_49),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_48),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_47),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_46),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_45),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_44),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_43),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_42),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_41),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_40),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_39),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_38),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_37),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_36),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_35),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_10),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_9),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_8),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_7),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_6),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_5),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_4),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_2_U_n_3),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_50),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_49),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_48),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_47),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_46),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_45),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_44),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_43),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_42),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_41),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_40),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_39),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_38),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_37),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_36),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_35),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_10),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_9),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_8),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_7),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_6),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_5),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_4),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_1_U_n_3),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_99),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_98),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_97),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_96),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_95),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_94),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_93),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_92),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_91),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_90),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_89),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_88),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_87),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_86),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_85),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_84),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_83),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_82),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_81),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_80),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_79),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_78),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_77),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_76),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_75),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_74),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_73),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_72),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_71),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_70),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_69),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_68),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_67),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_66),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_65),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_64),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_63),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_62),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_61),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_60),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_59),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_58),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_57),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_56),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_55),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_54),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_53),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(LineBuf_val_V_0_U_n_52),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_sync_reg_Block_split4_proc_U0_ap_ready_i_2
       (.I0(icmp_ln260_fu_962_p2),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000F400F400F400)) 
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_i_1
       (.I0(icmp_ln260_fu_962_p2),
        .I1(ap_CS_fsm_state5),
        .I2(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \brmerge221_i_reg_2118[0]_i_1 
       (.I0(icmp_ln260_fu_962_p2),
        .I1(ap_CS_fsm_state5),
        .O(ap_enable_reg_pp1_iter00));
  LUT2 #(
    .INIT(4'hB)) 
    \brmerge221_i_reg_2118[0]_i_2 
       (.I0(p_0_in3_in),
        .I1(\brmerge221_i_reg_2118[0]_i_4_n_3 ),
        .O(brmerge221_i_fu_1178_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \brmerge221_i_reg_2118[0]_i_3 
       (.I0(\brmerge221_i_reg_2118[0]_i_5_n_3 ),
        .I1(tmp_fu_987_p4[7]),
        .I2(tmp_fu_987_p4[6]),
        .I3(tmp_fu_987_p4[5]),
        .I4(tmp_fu_987_p4[4]),
        .I5(\brmerge221_i_reg_2118[0]_i_6_n_3 ),
        .O(p_0_in3_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \brmerge221_i_reg_2118[0]_i_4 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(\brmerge221_i_reg_2118[0]_i_7_n_3 ),
        .O(\brmerge221_i_reg_2118[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \brmerge221_i_reg_2118[0]_i_5 
       (.I0(tmp_fu_987_p4[1]),
        .I1(tmp_fu_987_p4[0]),
        .I2(tmp_fu_987_p4[3]),
        .I3(tmp_fu_987_p4[2]),
        .O(\brmerge221_i_reg_2118[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \brmerge221_i_reg_2118[0]_i_6 
       (.I0(tmp_fu_987_p4[12]),
        .I1(tmp_fu_987_p4[13]),
        .I2(tmp_fu_987_p4[15]),
        .I3(tmp_fu_987_p4[14]),
        .I4(\brmerge221_i_reg_2118[0]_i_8_n_3 ),
        .O(\brmerge221_i_reg_2118[0]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \brmerge221_i_reg_2118[0]_i_7 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\brmerge221_i_reg_2118[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \brmerge221_i_reg_2118[0]_i_8 
       (.I0(tmp_fu_987_p4[9]),
        .I1(tmp_fu_987_p4[8]),
        .I2(tmp_fu_987_p4[11]),
        .I3(tmp_fu_987_p4[10]),
        .O(\brmerge221_i_reg_2118[0]_i_8_n_3 ));
  FDRE \brmerge221_i_reg_2118_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(brmerge221_i_fu_1178_p2),
        .Q(\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101FF00FF00FF00)) 
    \cmp106_i_reg_2099[0]_i_1 
       (.I0(\brmerge221_i_reg_2118[0]_i_4_n_3 ),
        .I1(\y_reg_544_reg_n_3_[1] ),
        .I2(\y_reg_544_reg_n_3_[0] ),
        .I3(\cmp106_i_reg_2099_reg_n_3_[0] ),
        .I4(ap_CS_fsm_state5),
        .I5(icmp_ln260_fu_962_p2),
        .O(\cmp106_i_reg_2099[0]_i_1_n_3 ));
  FDRE \cmp106_i_reg_2099_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp106_i_reg_2099[0]_i_1_n_3 ),
        .Q(\cmp106_i_reg_2099_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_2095[0]_i_10 
       (.I0(PixArrayLoc_3_fu_1109_p3[9]),
        .I1(zext_ln225_reg_2018_reg[9]),
        .O(\cmp81_i_reg_2095[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_2095[0]_i_11 
       (.I0(PixArrayLoc_3_fu_1109_p3[8]),
        .I1(zext_ln225_reg_2018_reg[8]),
        .O(\cmp81_i_reg_2095[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_2095[0]_i_12 
       (.I0(PixArrayLoc_3_fu_1109_p3[7]),
        .I1(zext_ln225_reg_2018_reg[7]),
        .O(\cmp81_i_reg_2095[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_2095[0]_i_13 
       (.I0(PixArrayLoc_3_fu_1109_p3[10]),
        .I1(PixArrayLoc_3_fu_1109_p3[11]),
        .O(\cmp81_i_reg_2095[0]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \cmp81_i_reg_2095[0]_i_14 
       (.I0(zext_ln225_reg_2018_reg[9]),
        .I1(PixArrayLoc_3_fu_1109_p3[9]),
        .I2(PixArrayLoc_3_fu_1109_p3[10]),
        .O(\cmp81_i_reg_2095[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_2095[0]_i_15 
       (.I0(zext_ln225_reg_2018_reg[8]),
        .I1(PixArrayLoc_3_fu_1109_p3[8]),
        .I2(zext_ln225_reg_2018_reg[9]),
        .I3(PixArrayLoc_3_fu_1109_p3[9]),
        .O(\cmp81_i_reg_2095[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_2095[0]_i_16 
       (.I0(zext_ln225_reg_2018_reg[7]),
        .I1(PixArrayLoc_3_fu_1109_p3[7]),
        .I2(zext_ln225_reg_2018_reg[8]),
        .I3(PixArrayLoc_3_fu_1109_p3[8]),
        .O(\cmp81_i_reg_2095[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_2095[0]_i_18 
       (.I0(PixArrayLoc_3_fu_1109_p3[6]),
        .I1(zext_ln225_reg_2018_reg[6]),
        .O(\cmp81_i_reg_2095[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_2095[0]_i_19 
       (.I0(PixArrayLoc_3_fu_1109_p3[5]),
        .I1(zext_ln225_reg_2018_reg[5]),
        .O(\cmp81_i_reg_2095[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_2095[0]_i_20 
       (.I0(PixArrayLoc_3_fu_1109_p3[4]),
        .I1(zext_ln225_reg_2018_reg[4]),
        .O(\cmp81_i_reg_2095[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp81_i_reg_2095[0]_i_21 
       (.I0(PixArrayLoc_3_fu_1109_p3[3]),
        .I1(zext_ln225_reg_2018_reg[3]),
        .O(\cmp81_i_reg_2095[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_2095[0]_i_22 
       (.I0(zext_ln225_reg_2018_reg[6]),
        .I1(PixArrayLoc_3_fu_1109_p3[6]),
        .I2(zext_ln225_reg_2018_reg[7]),
        .I3(PixArrayLoc_3_fu_1109_p3[7]),
        .O(\cmp81_i_reg_2095[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_2095[0]_i_23 
       (.I0(zext_ln225_reg_2018_reg[5]),
        .I1(PixArrayLoc_3_fu_1109_p3[5]),
        .I2(zext_ln225_reg_2018_reg[6]),
        .I3(PixArrayLoc_3_fu_1109_p3[6]),
        .O(\cmp81_i_reg_2095[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_2095[0]_i_24 
       (.I0(zext_ln225_reg_2018_reg[4]),
        .I1(PixArrayLoc_3_fu_1109_p3[4]),
        .I2(zext_ln225_reg_2018_reg[5]),
        .I3(PixArrayLoc_3_fu_1109_p3[5]),
        .O(\cmp81_i_reg_2095[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \cmp81_i_reg_2095[0]_i_25 
       (.I0(zext_ln225_reg_2018_reg[3]),
        .I1(PixArrayLoc_3_fu_1109_p3[3]),
        .I2(zext_ln225_reg_2018_reg[4]),
        .I3(PixArrayLoc_3_fu_1109_p3[4]),
        .O(\cmp81_i_reg_2095[0]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp81_i_reg_2095[0]_i_26 
       (.I0(zext_ln225_reg_2018_reg[2]),
        .O(\cmp81_i_reg_2095[0]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cmp81_i_reg_2095[0]_i_27 
       (.I0(zext_ln225_reg_2018_reg[2]),
        .I1(zext_ln225_reg_2018_reg[3]),
        .I2(PixArrayLoc_3_fu_1109_p3[3]),
        .O(\cmp81_i_reg_2095[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cmp81_i_reg_2095[0]_i_28 
       (.I0(zext_ln225_reg_2018_reg[2]),
        .I1(PixArrayLoc_3_fu_1109_p3[2]),
        .O(\cmp81_i_reg_2095[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_2095[0]_i_29 
       (.I0(PixArrayLoc_3_fu_1109_p3[1]),
        .I1(zext_ln225_reg_2018_reg[1]),
        .O(\cmp81_i_reg_2095[0]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp81_i_reg_2095[0]_i_3 
       (.I0(PixArrayLoc_3_fu_1109_p3[15]),
        .O(\cmp81_i_reg_2095[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_2095[0]_i_30 
       (.I0(PixArrayLoc_3_fu_1109_p3[0]),
        .I1(zext_ln225_reg_2018_reg[0]),
        .O(\cmp81_i_reg_2095[0]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_2095[0]_i_5 
       (.I0(PixArrayLoc_3_fu_1109_p3[14]),
        .I1(PixArrayLoc_3_fu_1109_p3[15]),
        .O(\cmp81_i_reg_2095[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_2095[0]_i_6 
       (.I0(PixArrayLoc_3_fu_1109_p3[13]),
        .I1(PixArrayLoc_3_fu_1109_p3[14]),
        .O(\cmp81_i_reg_2095[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_2095[0]_i_7 
       (.I0(PixArrayLoc_3_fu_1109_p3[12]),
        .I1(PixArrayLoc_3_fu_1109_p3[13]),
        .O(\cmp81_i_reg_2095[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp81_i_reg_2095[0]_i_8 
       (.I0(PixArrayLoc_3_fu_1109_p3[11]),
        .I1(PixArrayLoc_3_fu_1109_p3[12]),
        .O(\cmp81_i_reg_2095[0]_i_8_n_3 ));
  FDRE \cmp81_i_reg_2095_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(cmp81_i_fu_1167_p2),
        .Q(cmp81_i_reg_2095),
        .R(1'b0));
  CARRY4 \cmp81_i_reg_2095_reg[0]_i_1 
       (.CI(\cmp81_i_reg_2095_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp81_i_reg_2095_reg[0]_i_1_CO_UNCONNECTED [3:1],\cmp81_i_reg_2095_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PixArrayLoc_3_fu_1109_p3[15]}),
        .O({\NLW_cmp81_i_reg_2095_reg[0]_i_1_O_UNCONNECTED [3:2],cmp81_i_fu_1167_p2,\NLW_cmp81_i_reg_2095_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cmp81_i_reg_2095[0]_i_3_n_3 }));
  CARRY4 \cmp81_i_reg_2095_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\cmp81_i_reg_2095_reg[0]_i_17_n_3 ,\cmp81_i_reg_2095_reg[0]_i_17_n_4 ,\cmp81_i_reg_2095_reg[0]_i_17_n_5 ,\cmp81_i_reg_2095_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp81_i_reg_2095[0]_i_26_n_3 ,zext_ln225_reg_2018_reg[2],PixArrayLoc_3_fu_1109_p3[1:0]}),
        .O(\NLW_cmp81_i_reg_2095_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\cmp81_i_reg_2095[0]_i_27_n_3 ,\cmp81_i_reg_2095[0]_i_28_n_3 ,\cmp81_i_reg_2095[0]_i_29_n_3 ,\cmp81_i_reg_2095[0]_i_30_n_3 }));
  CARRY4 \cmp81_i_reg_2095_reg[0]_i_2 
       (.CI(\cmp81_i_reg_2095_reg[0]_i_4_n_3 ),
        .CO({\cmp81_i_reg_2095_reg[0]_i_2_n_3 ,\cmp81_i_reg_2095_reg[0]_i_2_n_4 ,\cmp81_i_reg_2095_reg[0]_i_2_n_5 ,\cmp81_i_reg_2095_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(PixArrayLoc_3_fu_1109_p3[14:11]),
        .O(\NLW_cmp81_i_reg_2095_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp81_i_reg_2095[0]_i_5_n_3 ,\cmp81_i_reg_2095[0]_i_6_n_3 ,\cmp81_i_reg_2095[0]_i_7_n_3 ,\cmp81_i_reg_2095[0]_i_8_n_3 }));
  CARRY4 \cmp81_i_reg_2095_reg[0]_i_4 
       (.CI(\cmp81_i_reg_2095_reg[0]_i_9_n_3 ),
        .CO({\cmp81_i_reg_2095_reg[0]_i_4_n_3 ,\cmp81_i_reg_2095_reg[0]_i_4_n_4 ,\cmp81_i_reg_2095_reg[0]_i_4_n_5 ,\cmp81_i_reg_2095_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({PixArrayLoc_3_fu_1109_p3[10],\cmp81_i_reg_2095[0]_i_10_n_3 ,\cmp81_i_reg_2095[0]_i_11_n_3 ,\cmp81_i_reg_2095[0]_i_12_n_3 }),
        .O(\NLW_cmp81_i_reg_2095_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\cmp81_i_reg_2095[0]_i_13_n_3 ,\cmp81_i_reg_2095[0]_i_14_n_3 ,\cmp81_i_reg_2095[0]_i_15_n_3 ,\cmp81_i_reg_2095[0]_i_16_n_3 }));
  CARRY4 \cmp81_i_reg_2095_reg[0]_i_9 
       (.CI(\cmp81_i_reg_2095_reg[0]_i_17_n_3 ),
        .CO({\cmp81_i_reg_2095_reg[0]_i_9_n_3 ,\cmp81_i_reg_2095_reg[0]_i_9_n_4 ,\cmp81_i_reg_2095_reg[0]_i_9_n_5 ,\cmp81_i_reg_2095_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp81_i_reg_2095[0]_i_18_n_3 ,\cmp81_i_reg_2095[0]_i_19_n_3 ,\cmp81_i_reg_2095[0]_i_20_n_3 ,\cmp81_i_reg_2095[0]_i_21_n_3 }),
        .O(\NLW_cmp81_i_reg_2095_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\cmp81_i_reg_2095[0]_i_22_n_3 ,\cmp81_i_reg_2095[0]_i_23_n_3 ,\cmp81_i_reg_2095[0]_i_24_n_3 ,\cmp81_i_reg_2095[0]_i_25_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_write[1].mem_reg_i_10 
       (.CI(1'b0),
        .CO({\gen_write[1].mem_reg_i_10_n_3 ,\gen_write[1].mem_reg_i_10_n_4 ,\gen_write[1].mem_reg_i_10_n_5 ,\gen_write[1].mem_reg_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\gen_write[1].mem_reg_i_22_n_3 ,\gen_write[1].mem_reg_i_23_n_3 ,\gen_write[1].mem_reg_i_24_n_3 ,1'b0}),
        .O(vfltCoeff_address0[3:0]),
        .S({\gen_write[1].mem_reg_i_25_n_3 ,\gen_write[1].mem_reg_i_26_n_3 ,\gen_write[1].mem_reg_i_27_n_3 ,\gen_write[1].mem_reg_i_28_n_3 }));
  LUT5 #(
    .INIT(32'h47B80000)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(select_ln250_1_reg_2041_reg[5]),
        .I1(i_reg_5220),
        .I2(\i_reg_522_reg_n_3_[5] ),
        .I3(\gen_write[1].mem_reg_i_29_n_3 ),
        .I4(select_ln250_1_fu_888_p3__0[3]),
        .O(\gen_write[1].mem_reg_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(\gen_write[1].mem_reg_i_30_n_3 ),
        .I1(select_ln250_1_fu_888_p3__0[2]),
        .O(\gen_write[1].mem_reg_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_write[1].mem_reg_i_17 
       (.I0(select_ln250_1_fu_888_p3__0[1]),
        .I1(select_ln250_1_fu_888_p3__0[3]),
        .O(\gen_write[1].mem_reg_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFF001DE21DE200FF)) 
    \gen_write[1].mem_reg_i_18 
       (.I0(\i_reg_522_reg_n_3_[6] ),
        .I1(i_reg_5220),
        .I2(select_ln250_1_reg_2041_reg__0),
        .I3(ap_phi_mux_i_phi_fu_526_p4__0__0[5]),
        .I4(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .I5(ap_phi_mux_i_phi_fu_526_p4__0__0[4]),
        .O(\gen_write[1].mem_reg_i_18_n_3 ));
  LUT5 #(
    .INIT(32'h933CC996)) 
    \gen_write[1].mem_reg_i_19 
       (.I0(select_ln250_1_fu_888_p3__0[3]),
        .I1(\gen_write[1].mem_reg_i_33_n_3 ),
        .I2(ap_phi_mux_i_phi_fu_526_p4__0__0[4]),
        .I3(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .I4(ap_phi_mux_i_phi_fu_526_p4__0__0[5]),
        .O(\gen_write[1].mem_reg_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \gen_write[1].mem_reg_i_20 
       (.I0(select_ln250_1_fu_888_p3__0[2]),
        .I1(select_ln250_1_fu_888_p3__0[3]),
        .I2(ap_phi_mux_i_phi_fu_526_p4__0__0[4]),
        .I3(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .I4(ap_phi_mux_i_phi_fu_526_p4__0__0[5]),
        .O(\gen_write[1].mem_reg_i_20_n_3 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \gen_write[1].mem_reg_i_21 
       (.I0(select_ln250_1_fu_888_p3__0[3]),
        .I1(select_ln250_1_fu_888_p3__0[1]),
        .I2(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .I3(ap_phi_mux_i_phi_fu_526_p4__0__0[4]),
        .I4(select_ln250_1_fu_888_p3__0[2]),
        .O(\gen_write[1].mem_reg_i_21_n_3 ));
  LUT5 #(
    .INIT(32'h000047B8)) 
    \gen_write[1].mem_reg_i_22 
       (.I0(select_ln250_1_reg_2041_reg[0]),
        .I1(i_reg_5220),
        .I2(\i_reg_522_reg_n_3_[0] ),
        .I3(p_0_in),
        .I4(select_ln250_1_fu_888_p3__0[2]),
        .O(\gen_write[1].mem_reg_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gen_write[1].mem_reg_i_23 
       (.I0(j_reg_533[2]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[0]),
        .I3(select_ln250_1_fu_888_p3__0[1]),
        .O(\gen_write[1].mem_reg_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCBFBFBFCCBF)) 
    \gen_write[1].mem_reg_i_24 
       (.I0(j_reg_533[0]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[2]),
        .I3(\i_reg_522_reg_n_3_[0] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[0]),
        .O(\gen_write[1].mem_reg_i_24_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_write[1].mem_reg_i_25 
       (.I0(select_ln250_1_fu_888_p3__0[2]),
        .I1(\select_ln250_1_reg_2041[0]_i_1_n_3 ),
        .I2(select_ln250_1_fu_888_p3__0[3]),
        .I3(select_ln250_1_fu_888_p3__0[1]),
        .O(\gen_write[1].mem_reg_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \gen_write[1].mem_reg_i_26 
       (.I0(select_ln250_1_fu_888_p3__0[1]),
        .I1(j_reg_533[0]),
        .I2(j_reg_533[1]),
        .I3(j_reg_533[2]),
        .I4(ap_phi_mux_i_phi_fu_526_p4__0),
        .I5(select_ln250_1_fu_888_p3__0[2]),
        .O(\gen_write[1].mem_reg_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h3999CC66)) 
    \gen_write[1].mem_reg_i_27 
       (.I0(ap_phi_mux_i_phi_fu_526_p4__0),
        .I1(select_ln250_1_fu_888_p3__0[1]),
        .I2(j_reg_533[0]),
        .I3(j_reg_533[1]),
        .I4(j_reg_533[2]),
        .O(\gen_write[1].mem_reg_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gen_write[1].mem_reg_i_28 
       (.I0(j_reg_533[1]),
        .I1(\i_reg_522_reg_n_3_[0] ),
        .I2(i_reg_5220),
        .I3(select_ln250_1_reg_2041_reg[0]),
        .O(\gen_write[1].mem_reg_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h757777777F777777)) 
    \gen_write[1].mem_reg_i_29 
       (.I0(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .I1(\i_reg_522_reg_n_3_[4] ),
        .I2(icmp_ln250_reg_2033),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(select_ln250_1_reg_2041_reg[4]),
        .O(\gen_write[1].mem_reg_i_29_n_3 ));
  LUT6 #(
    .INIT(64'hFFBF00800040FF7F)) 
    \gen_write[1].mem_reg_i_30 
       (.I0(select_ln250_1_reg_2041_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln250_reg_2033),
        .I4(\i_reg_522_reg_n_3_[4] ),
        .I5(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .O(\gen_write[1].mem_reg_i_30_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_write[1].mem_reg_i_31 
       (.I0(select_ln250_1_reg_2041_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln250_reg_2033),
        .I4(\i_reg_522_reg_n_3_[5] ),
        .O(ap_phi_mux_i_phi_fu_526_p4__0__0[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_write[1].mem_reg_i_32 
       (.I0(select_ln250_1_reg_2041_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln250_reg_2033),
        .I4(\i_reg_522_reg_n_3_[4] ),
        .O(ap_phi_mux_i_phi_fu_526_p4__0__0[4]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \gen_write[1].mem_reg_i_33 
       (.I0(select_ln250_1_reg_2041_reg__0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln250_reg_2033),
        .I4(\i_reg_522_reg_n_3_[6] ),
        .O(\gen_write[1].mem_reg_i_33_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_write[1].mem_reg_i_34 
       (.I0(select_ln250_1_reg_2041_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln250_reg_2033),
        .I4(\i_reg_522_reg_n_3_[0] ),
        .O(ap_phi_mux_i_phi_fu_526_p4__0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_write[1].mem_reg_i_9 
       (.CI(\gen_write[1].mem_reg_i_10_n_3 ),
        .CO({\NLW_gen_write[1].mem_reg_i_9_CO_UNCONNECTED [3],\gen_write[1].mem_reg_i_9_n_4 ,\gen_write[1].mem_reg_i_9_n_5 ,\gen_write[1].mem_reg_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gen_write[1].mem_reg_i_15_n_3 ,\gen_write[1].mem_reg_i_16_n_3 ,\gen_write[1].mem_reg_i_17_n_3 }),
        .O(vfltCoeff_address0[7:4]),
        .S({\gen_write[1].mem_reg_i_18_n_3 ,\gen_write[1].mem_reg_i_19_n_3 ,\gen_write[1].mem_reg_i_20_n_3 ,\gen_write[1].mem_reg_i_21_n_3 }));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \i_reg_522[6]_i_1 
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(icmp_ln250_reg_2033),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(i_reg_522));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_522[6]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln250_reg_2033),
        .O(i_reg_5220));
  FDRE \i_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_5220),
        .D(select_ln250_1_reg_2041_reg[0]),
        .Q(\i_reg_522_reg_n_3_[0] ),
        .R(i_reg_522));
  FDRE \i_reg_522_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_5220),
        .D(select_ln250_1_reg_2041_reg[1]),
        .Q(\i_reg_522_reg_n_3_[1] ),
        .R(i_reg_522));
  FDRE \i_reg_522_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_5220),
        .D(select_ln250_1_reg_2041_reg[2]),
        .Q(\i_reg_522_reg_n_3_[2] ),
        .R(i_reg_522));
  FDRE \i_reg_522_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_5220),
        .D(select_ln250_1_reg_2041_reg[3]),
        .Q(\i_reg_522_reg_n_3_[3] ),
        .R(i_reg_522));
  FDRE \i_reg_522_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_5220),
        .D(select_ln250_1_reg_2041_reg[4]),
        .Q(\i_reg_522_reg_n_3_[4] ),
        .R(i_reg_522));
  FDRE \i_reg_522_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_5220),
        .D(select_ln250_1_reg_2041_reg[5]),
        .Q(\i_reg_522_reg_n_3_[5] ),
        .R(i_reg_522));
  FDRE \i_reg_522_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_5220),
        .D(select_ln250_1_reg_2041_reg__0),
        .Q(\i_reg_522_reg_n_3_[6] ),
        .R(i_reg_522));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln250_reg_2033[0]_i_1 
       (.I0(icmp_ln250_fu_862_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln250_reg_2033),
        .O(\icmp_ln250_reg_2033[0]_i_1_n_3 ));
  FDRE \icmp_ln250_reg_2033_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln250_reg_2033[0]_i_1_n_3 ),
        .Q(icmp_ln250_reg_2033),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln299_reg_2157[0]_i_2 
       (.I0(InPixels_reg_2003[9]),
        .I1(x_reg_610_reg[9]),
        .I2(InPixels_reg_2003[10]),
        .I3(x_reg_610_reg[10]),
        .O(\icmp_ln299_reg_2157[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln299_reg_2157[0]_i_3 
       (.I0(InPixels_reg_2003[6]),
        .I1(x_reg_610_reg[6]),
        .I2(InPixels_reg_2003[7]),
        .I3(x_reg_610_reg[7]),
        .I4(x_reg_610_reg[8]),
        .I5(InPixels_reg_2003[8]),
        .O(\icmp_ln299_reg_2157[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln299_reg_2157[0]_i_4 
       (.I0(InPixels_reg_2003[3]),
        .I1(x_reg_610_reg[3]),
        .I2(InPixels_reg_2003[4]),
        .I3(x_reg_610_reg[4]),
        .I4(x_reg_610_reg[5]),
        .I5(InPixels_reg_2003[5]),
        .O(\icmp_ln299_reg_2157[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln299_reg_2157[0]_i_5 
       (.I0(InPixels_reg_2003[0]),
        .I1(x_reg_610_reg[0]),
        .I2(InPixels_reg_2003[1]),
        .I3(x_reg_610_reg[1]),
        .I4(x_reg_610_reg[2]),
        .I5(InPixels_reg_2003[2]),
        .O(\icmp_ln299_reg_2157[0]_i_5_n_3 ));
  FDRE \icmp_ln299_reg_2157_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .Q(\icmp_ln299_reg_2157_pp1_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln299_reg_2157_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1841_ce),
        .D(ap_condition_pp1_exit_iter0_state6),
        .Q(\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln299_reg_2157_reg[0]_i_1 
       (.CI(1'b0),
        .CO({ap_condition_pp1_exit_iter0_state6,\icmp_ln299_reg_2157_reg[0]_i_1_n_4 ,\icmp_ln299_reg_2157_reg[0]_i_1_n_5 ,\icmp_ln299_reg_2157_reg[0]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln299_reg_2157_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln299_reg_2157[0]_i_2_n_3 ,\icmp_ln299_reg_2157[0]_i_3_n_3 ,\icmp_ln299_reg_2157[0]_i_4_n_3 ,\icmp_ln299_reg_2157[0]_i_5_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_511[0]_i_1 
       (.I0(indvar_flatten_reg_511_reg[0]),
        .O(add_ln250_1_fu_856_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_511[1]_i_1 
       (.I0(indvar_flatten_reg_511_reg[0]),
        .I1(indvar_flatten_reg_511_reg[1]),
        .O(add_ln250_1_fu_856_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_511[2]_i_1 
       (.I0(indvar_flatten_reg_511_reg[1]),
        .I1(indvar_flatten_reg_511_reg[0]),
        .I2(indvar_flatten_reg_511_reg[2]),
        .O(add_ln250_1_fu_856_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_511[3]_i_1 
       (.I0(indvar_flatten_reg_511_reg[2]),
        .I1(indvar_flatten_reg_511_reg[0]),
        .I2(indvar_flatten_reg_511_reg[1]),
        .I3(indvar_flatten_reg_511_reg[3]),
        .O(add_ln250_1_fu_856_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_511[4]_i_1 
       (.I0(indvar_flatten_reg_511_reg[3]),
        .I1(indvar_flatten_reg_511_reg[1]),
        .I2(indvar_flatten_reg_511_reg[0]),
        .I3(indvar_flatten_reg_511_reg[2]),
        .I4(indvar_flatten_reg_511_reg[4]),
        .O(add_ln250_1_fu_856_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_reg_511[5]_i_1 
       (.I0(indvar_flatten_reg_511_reg[2]),
        .I1(indvar_flatten_reg_511_reg[0]),
        .I2(indvar_flatten_reg_511_reg[1]),
        .I3(indvar_flatten_reg_511_reg[3]),
        .I4(indvar_flatten_reg_511_reg[4]),
        .I5(indvar_flatten_reg_511_reg[5]),
        .O(add_ln250_1_fu_856_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_511[6]_i_1 
       (.I0(\indvar_flatten_reg_511[8]_i_2_n_3 ),
        .I1(indvar_flatten_reg_511_reg[6]),
        .O(add_ln250_1_fu_856_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \indvar_flatten_reg_511[7]_i_1 
       (.I0(indvar_flatten_reg_511_reg[6]),
        .I1(\indvar_flatten_reg_511[8]_i_2_n_3 ),
        .I2(indvar_flatten_reg_511_reg[7]),
        .O(add_ln250_1_fu_856_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \indvar_flatten_reg_511[8]_i_1 
       (.I0(indvar_flatten_reg_511_reg[7]),
        .I1(\indvar_flatten_reg_511[8]_i_2_n_3 ),
        .I2(indvar_flatten_reg_511_reg[6]),
        .I3(indvar_flatten_reg_511_reg[8]),
        .O(add_ln250_1_fu_856_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_511[8]_i_2 
       (.I0(indvar_flatten_reg_511_reg[2]),
        .I1(indvar_flatten_reg_511_reg[0]),
        .I2(indvar_flatten_reg_511_reg[1]),
        .I3(indvar_flatten_reg_511_reg[3]),
        .I4(indvar_flatten_reg_511_reg[4]),
        .I5(indvar_flatten_reg_511_reg[5]),
        .O(\indvar_flatten_reg_511[8]_i_2_n_3 ));
  FDRE \indvar_flatten_reg_511_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[0]),
        .Q(indvar_flatten_reg_511_reg[0]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[1]),
        .Q(indvar_flatten_reg_511_reg[1]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[2]),
        .Q(indvar_flatten_reg_511_reg[2]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[3]),
        .Q(indvar_flatten_reg_511_reg[3]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[4]),
        .Q(indvar_flatten_reg_511_reg[4]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[5]),
        .Q(indvar_flatten_reg_511_reg[5]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[6]),
        .Q(indvar_flatten_reg_511_reg[6]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[7]),
        .Q(indvar_flatten_reg_511_reg[7]),
        .R(indvar_flatten_reg_511));
  FDRE \indvar_flatten_reg_511_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln250_1_fu_856_p2[8]),
        .Q(indvar_flatten_reg_511_reg[8]),
        .R(indvar_flatten_reg_511));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    int_ap_idle_i_1
       (.I0(ap_CS_fsm_state1),
        .I1(int_ap_idle_i_2_n_3),
        .I2(int_ap_idle_reg),
        .I3(AXIvideo2MultiPixStream_U0_ap_start),
        .I4(Q),
        .I5(Block_split4_proc_U0_ap_idle),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'hF1FF)) 
    int_ap_idle_i_2
       (.I0(start_once_reg),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I3(ap_start),
        .O(int_ap_idle_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hF4F4F400)) 
    int_ap_ready_i_1
       (.I0(icmp_ln260_fu_962_p2),
        .I1(ap_CS_fsm_state5),
        .I2(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I3(Block_split4_proc_U0_ap_ready),
        .I4(ap_sync_reg_Block_split4_proc_U0_ap_ready),
        .O(ap_sync_ready));
  LUT4 #(
    .INIT(16'h2F02)) 
    int_ap_ready_i_10
       (.I0(YLoopSize_reg_2023[0]),
        .I1(\y_reg_544_reg_n_3_[0] ),
        .I2(\y_reg_544_reg_n_3_[1] ),
        .I3(YLoopSize_reg_2023[1]),
        .O(int_ap_ready_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_11
       (.I0(YLoopSize_reg_2023[6]),
        .I1(sel0[4]),
        .I2(YLoopSize_reg_2023[7]),
        .I3(sel0[5]),
        .O(int_ap_ready_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_12
       (.I0(YLoopSize_reg_2023[4]),
        .I1(sel0[2]),
        .I2(YLoopSize_reg_2023[5]),
        .I3(sel0[3]),
        .O(int_ap_ready_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_13
       (.I0(YLoopSize_reg_2023[3]),
        .I1(sel0[1]),
        .I2(YLoopSize_reg_2023[2]),
        .I3(sel0[0]),
        .O(int_ap_ready_i_13_n_3));
  LUT4 #(
    .INIT(16'h8421)) 
    int_ap_ready_i_14
       (.I0(\y_reg_544_reg_n_3_[1] ),
        .I1(\y_reg_544_reg_n_3_[0] ),
        .I2(YLoopSize_reg_2023[1]),
        .I3(YLoopSize_reg_2023[0]),
        .O(int_ap_ready_i_14_n_3));
  LUT4 #(
    .INIT(16'h50D4)) 
    int_ap_ready_i_5
       (.I0(sel0[7]),
        .I1(YLoopSize_reg_2023[8]),
        .I2(YLoopSize_reg_2023[9]),
        .I3(sel0[6]),
        .O(int_ap_ready_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_6
       (.I0(YLoopSize_reg_2023[8]),
        .I1(sel0[6]),
        .I2(YLoopSize_reg_2023[9]),
        .I3(sel0[7]),
        .O(int_ap_ready_i_6_n_3));
  LUT4 #(
    .INIT(16'h50D4)) 
    int_ap_ready_i_7
       (.I0(sel0[5]),
        .I1(YLoopSize_reg_2023[6]),
        .I2(YLoopSize_reg_2023[7]),
        .I3(sel0[4]),
        .O(int_ap_ready_i_7_n_3));
  LUT4 #(
    .INIT(16'h50D4)) 
    int_ap_ready_i_8
       (.I0(sel0[3]),
        .I1(YLoopSize_reg_2023[4]),
        .I2(YLoopSize_reg_2023[5]),
        .I3(sel0[2]),
        .O(int_ap_ready_i_8_n_3));
  LUT4 #(
    .INIT(16'h50D4)) 
    int_ap_ready_i_9
       (.I0(sel0[1]),
        .I1(YLoopSize_reg_2023[2]),
        .I2(YLoopSize_reg_2023[3]),
        .I3(sel0[0]),
        .O(int_ap_ready_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 int_ap_ready_reg_i_2
       (.CI(int_ap_ready_reg_i_4_n_3),
        .CO({NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED[3:1],icmp_ln260_fu_962_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,int_ap_ready_i_5_n_3}),
        .O(NLW_int_ap_ready_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,int_ap_ready_i_6_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 int_ap_ready_reg_i_4
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_4_n_3,int_ap_ready_reg_i_4_n_4,int_ap_ready_reg_i_4_n_5,int_ap_ready_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_7_n_3,int_ap_ready_i_8_n_3,int_ap_ready_i_9_n_3,int_ap_ready_i_10_n_3}),
        .O(NLW_int_ap_ready_reg_i_4_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_11_n_3,int_ap_ready_i_12_n_3,int_ap_ready_i_13_n_3,int_ap_ready_i_14_n_3}));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_vfltCoeff_shift[0]_i_1 
       (.I0(j_reg_533[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\int_vfltCoeff_shift_reg[0] ),
        .O(\j_reg_533_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(HwReg_Width_c20_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__11
       (.I0(vscale_core_polyphase_U0_LineRate_read),
        .I1(HwReg_HeightOut_c21_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    internal_full_n_i_3__7
       (.I0(ap_block_pp1_stage0_11001),
        .I1(OutputWriteEn_reg_2086),
        .I2(ap_enable_reg_pp1_iter9_reg_n_3),
        .I3(OutYUV_full_n),
        .O(\OutputWriteEn_reg_2086_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_533[0]_i_1 
       (.I0(j_reg_533[0]),
        .O(add_ln253_fu_941_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h52)) 
    \j_reg_533[1]_i_1 
       (.I0(j_reg_533[1]),
        .I1(j_reg_533[2]),
        .I2(j_reg_533[0]),
        .O(add_ln253_fu_941_p2[1]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \j_reg_533[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln250_fu_862_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(vscale_core_polyphase_U0_LineRate_read),
        .O(indvar_flatten_reg_511));
  LUT3 #(
    .INIT(8'h20)) 
    \j_reg_533[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln250_fu_862_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_5110));
  LUT3 #(
    .INIT(8'h38)) 
    \j_reg_533[2]_i_3 
       (.I0(j_reg_533[0]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[2]),
        .O(add_ln253_fu_941_p2[2]));
  FDRE \j_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln253_fu_941_p2[0]),
        .Q(j_reg_533[0]),
        .R(indvar_flatten_reg_511));
  FDRE \j_reg_533_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln253_fu_941_p2[1]),
        .Q(j_reg_533[1]),
        .R(indvar_flatten_reg_511));
  FDRE \j_reg_533_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(add_ln253_fu_941_p2[2]),
        .Q(j_reg_533[2]),
        .R(indvar_flatten_reg_511));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[4]_i_1__1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(OutputWriteEn_reg_2086),
        .I2(ap_enable_reg_pp1_iter9_reg_n_3),
        .I3(OutYUV_full_n),
        .I4(MultiPixStream2AXIvideo_U0_OutYUV_read),
        .I5(OutYUV_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[4]_i_3__1 
       (.I0(MultiPixStream2AXIvideo_U0_OutYUV_read),
        .I1(OutYUV_empty_n),
        .I2(ap_block_pp1_stage0_11001),
        .I3(OutputWriteEn_reg_2086),
        .I4(ap_enable_reg_pp1_iter9_reg_n_3),
        .I5(OutYUV_full_n),
        .O(mOutPtr110_out_0));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4 
       (.I0(vscale_core_polyphase_U0_SrcYUV422_read),
        .I1(SrcYUV422_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 mac_muladd_8ns_16s_13ns_24_4_1_U46
       (.A(ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4),
        .FiltCoeff_0_ce0(FiltCoeff_0_ce0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26}),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_20 mac_muladd_8ns_16s_13ns_24_4_1_U47
       (.FiltCoeff_0_ce0(FiltCoeff_0_ce0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26}),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg(ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 mac_muladd_8ns_16s_13ns_24_4_1_U48
       (.FiltCoeff_0_ce0(FiltCoeff_0_ce0),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26}),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg(ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 mac_muladd_8ns_16s_24s_25_4_1_U49
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U49_n_3,mac_muladd_8ns_16s_24s_25_4_1_U49_n_4,mac_muladd_8ns_16s_24s_25_4_1_U49_n_5,mac_muladd_8ns_16s_24s_25_4_1_U49_n_6,mac_muladd_8ns_16s_24s_25_4_1_U49_n_7,mac_muladd_8ns_16s_24s_25_4_1_U49_n_8,mac_muladd_8ns_16s_24s_25_4_1_U49_n_9,mac_muladd_8ns_16s_24s_25_4_1_U49_n_10,mac_muladd_8ns_16s_24s_25_4_1_U49_n_11,mac_muladd_8ns_16s_24s_25_4_1_U49_n_12,mac_muladd_8ns_16s_24s_25_4_1_U49_n_13,mac_muladd_8ns_16s_24s_25_4_1_U49_n_14,mac_muladd_8ns_16s_24s_25_4_1_U49_n_15,mac_muladd_8ns_16s_24s_25_4_1_U49_n_16,mac_muladd_8ns_16s_24s_25_4_1_U49_n_17,mac_muladd_8ns_16s_24s_25_4_1_U49_n_18,mac_muladd_8ns_16s_24s_25_4_1_U49_n_19,mac_muladd_8ns_16s_24s_25_4_1_U49_n_20,mac_muladd_8ns_16s_24s_25_4_1_U49_n_21,mac_muladd_8ns_16s_24s_25_4_1_U49_n_22,mac_muladd_8ns_16s_24s_25_4_1_U49_n_23,mac_muladd_8ns_16s_24s_25_4_1_U49_n_24,mac_muladd_8ns_16s_24s_25_4_1_U49_n_25,mac_muladd_8ns_16s_24s_25_4_1_U49_n_26,mac_muladd_8ns_16s_24s_25_4_1_U49_n_27}),
        .WEA(p_34_in),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg({LineBuf_val_V_3_U_n_43,LineBuf_val_V_3_U_n_44,LineBuf_val_V_3_U_n_45,LineBuf_val_V_3_U_n_46,LineBuf_val_V_3_U_n_47,LineBuf_val_V_3_U_n_48,LineBuf_val_V_3_U_n_49,LineBuf_val_V_3_U_n_50}),
        .p_reg_reg_0({mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26}),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_22 mac_muladd_8ns_16s_24s_25_4_1_U50
       (.FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U50_n_3,mac_muladd_8ns_16s_24s_25_4_1_U50_n_4,mac_muladd_8ns_16s_24s_25_4_1_U50_n_5,mac_muladd_8ns_16s_24s_25_4_1_U50_n_6,mac_muladd_8ns_16s_24s_25_4_1_U50_n_7,mac_muladd_8ns_16s_24s_25_4_1_U50_n_8,mac_muladd_8ns_16s_24s_25_4_1_U50_n_9,mac_muladd_8ns_16s_24s_25_4_1_U50_n_10,mac_muladd_8ns_16s_24s_25_4_1_U50_n_11,mac_muladd_8ns_16s_24s_25_4_1_U50_n_12,mac_muladd_8ns_16s_24s_25_4_1_U50_n_13,mac_muladd_8ns_16s_24s_25_4_1_U50_n_14,mac_muladd_8ns_16s_24s_25_4_1_U50_n_15,mac_muladd_8ns_16s_24s_25_4_1_U50_n_16,mac_muladd_8ns_16s_24s_25_4_1_U50_n_17,mac_muladd_8ns_16s_24s_25_4_1_U50_n_18,mac_muladd_8ns_16s_24s_25_4_1_U50_n_19,mac_muladd_8ns_16s_24s_25_4_1_U50_n_20,mac_muladd_8ns_16s_24s_25_4_1_U50_n_21,mac_muladd_8ns_16s_24s_25_4_1_U50_n_22,mac_muladd_8ns_16s_24s_25_4_1_U50_n_23,mac_muladd_8ns_16s_24s_25_4_1_U50_n_24,mac_muladd_8ns_16s_24s_25_4_1_U50_n_25,mac_muladd_8ns_16s_24s_25_4_1_U50_n_26,mac_muladd_8ns_16s_24s_25_4_1_U50_n_27}),
        .WEA(p_34_in),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg({LineBuf_val_V_3_U_n_35,LineBuf_val_V_3_U_n_36,LineBuf_val_V_3_U_n_37,LineBuf_val_V_3_U_n_38,LineBuf_val_V_3_U_n_39,LineBuf_val_V_3_U_n_40,LineBuf_val_V_3_U_n_41,LineBuf_val_V_3_U_n_42}),
        .p_reg_reg_0({mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26}),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_23 mac_muladd_8ns_16s_24s_25_4_1_U51
       (.A({LineBuf_val_V_3_U_n_3,LineBuf_val_V_3_U_n_4,LineBuf_val_V_3_U_n_5,LineBuf_val_V_3_U_n_6,LineBuf_val_V_3_U_n_7,LineBuf_val_V_3_U_n_8,LineBuf_val_V_3_U_n_9,LineBuf_val_V_3_U_n_10}),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U51_n_3,mac_muladd_8ns_16s_24s_25_4_1_U51_n_4,mac_muladd_8ns_16s_24s_25_4_1_U51_n_5,mac_muladd_8ns_16s_24s_25_4_1_U51_n_6,mac_muladd_8ns_16s_24s_25_4_1_U51_n_7,mac_muladd_8ns_16s_24s_25_4_1_U51_n_8,mac_muladd_8ns_16s_24s_25_4_1_U51_n_9,mac_muladd_8ns_16s_24s_25_4_1_U51_n_10,mac_muladd_8ns_16s_24s_25_4_1_U51_n_11,mac_muladd_8ns_16s_24s_25_4_1_U51_n_12,mac_muladd_8ns_16s_24s_25_4_1_U51_n_13,mac_muladd_8ns_16s_24s_25_4_1_U51_n_14,mac_muladd_8ns_16s_24s_25_4_1_U51_n_15,mac_muladd_8ns_16s_24s_25_4_1_U51_n_16,mac_muladd_8ns_16s_24s_25_4_1_U51_n_17,mac_muladd_8ns_16s_24s_25_4_1_U51_n_18,mac_muladd_8ns_16s_24s_25_4_1_U51_n_19,mac_muladd_8ns_16s_24s_25_4_1_U51_n_20,mac_muladd_8ns_16s_24s_25_4_1_U51_n_21,mac_muladd_8ns_16s_24s_25_4_1_U51_n_22,mac_muladd_8ns_16s_24s_25_4_1_U51_n_23,mac_muladd_8ns_16s_24s_25_4_1_U51_n_24,mac_muladd_8ns_16s_24s_25_4_1_U51_n_25,mac_muladd_8ns_16s_24s_25_4_1_U51_n_26,mac_muladd_8ns_16s_24s_25_4_1_U51_n_27}),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .WEA(p_34_in),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg({mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26}),
        .p_reg_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .q00({FiltCoeff_1_U_n_3,FiltCoeff_1_U_n_4,FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 mac_muladd_8ns_16s_25s_26_4_1_U52
       (.FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U49_n_3,mac_muladd_8ns_16s_24s_25_4_1_U49_n_4,mac_muladd_8ns_16s_24s_25_4_1_U49_n_5,mac_muladd_8ns_16s_24s_25_4_1_U49_n_6,mac_muladd_8ns_16s_24s_25_4_1_U49_n_7,mac_muladd_8ns_16s_24s_25_4_1_U49_n_8,mac_muladd_8ns_16s_24s_25_4_1_U49_n_9,mac_muladd_8ns_16s_24s_25_4_1_U49_n_10,mac_muladd_8ns_16s_24s_25_4_1_U49_n_11,mac_muladd_8ns_16s_24s_25_4_1_U49_n_12,mac_muladd_8ns_16s_24s_25_4_1_U49_n_13,mac_muladd_8ns_16s_24s_25_4_1_U49_n_14,mac_muladd_8ns_16s_24s_25_4_1_U49_n_15,mac_muladd_8ns_16s_24s_25_4_1_U49_n_16,mac_muladd_8ns_16s_24s_25_4_1_U49_n_17,mac_muladd_8ns_16s_24s_25_4_1_U49_n_18,mac_muladd_8ns_16s_24s_25_4_1_U49_n_19,mac_muladd_8ns_16s_24s_25_4_1_U49_n_20,mac_muladd_8ns_16s_24s_25_4_1_U49_n_21,mac_muladd_8ns_16s_24s_25_4_1_U49_n_22,mac_muladd_8ns_16s_24s_25_4_1_U49_n_23,mac_muladd_8ns_16s_24s_25_4_1_U49_n_24,mac_muladd_8ns_16s_24s_25_4_1_U49_n_25,mac_muladd_8ns_16s_24s_25_4_1_U49_n_26,mac_muladd_8ns_16s_24s_25_4_1_U49_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U52_n_3,mac_muladd_8ns_16s_25s_26_4_1_U52_n_4,mac_muladd_8ns_16s_25s_26_4_1_U52_n_5,mac_muladd_8ns_16s_25s_26_4_1_U52_n_6,mac_muladd_8ns_16s_25s_26_4_1_U52_n_7,mac_muladd_8ns_16s_25s_26_4_1_U52_n_8,mac_muladd_8ns_16s_25s_26_4_1_U52_n_9,mac_muladd_8ns_16s_25s_26_4_1_U52_n_10,mac_muladd_8ns_16s_25s_26_4_1_U52_n_11,mac_muladd_8ns_16s_25s_26_4_1_U52_n_12,mac_muladd_8ns_16s_25s_26_4_1_U52_n_13,mac_muladd_8ns_16s_25s_26_4_1_U52_n_14,mac_muladd_8ns_16s_25s_26_4_1_U52_n_15,mac_muladd_8ns_16s_25s_26_4_1_U52_n_16,mac_muladd_8ns_16s_25s_26_4_1_U52_n_17,mac_muladd_8ns_16s_25s_26_4_1_U52_n_18,mac_muladd_8ns_16s_25s_26_4_1_U52_n_19,mac_muladd_8ns_16s_25s_26_4_1_U52_n_20,mac_muladd_8ns_16s_25s_26_4_1_U52_n_21,mac_muladd_8ns_16s_25s_26_4_1_U52_n_22,mac_muladd_8ns_16s_25s_26_4_1_U52_n_23,mac_muladd_8ns_16s_25s_26_4_1_U52_n_24,mac_muladd_8ns_16s_25s_26_4_1_U52_n_25,mac_muladd_8ns_16s_25s_26_4_1_U52_n_26,mac_muladd_8ns_16s_25s_26_4_1_U52_n_27,mac_muladd_8ns_16s_25s_26_4_1_U52_n_28,mac_muladd_8ns_16s_25s_26_4_1_U52_n_29,mac_muladd_8ns_16s_25s_26_4_1_U52_n_30,mac_muladd_8ns_16s_25s_26_4_1_U52_n_31,mac_muladd_8ns_16s_25s_26_4_1_U52_n_32,mac_muladd_8ns_16s_25s_26_4_1_U52_n_33,mac_muladd_8ns_16s_25s_26_4_1_U52_n_34,mac_muladd_8ns_16s_25s_26_4_1_U52_n_35,mac_muladd_8ns_16s_25s_26_4_1_U52_n_36,mac_muladd_8ns_16s_25s_26_4_1_U52_n_37,mac_muladd_8ns_16s_25s_26_4_1_U52_n_38,mac_muladd_8ns_16s_25s_26_4_1_U52_n_39,mac_muladd_8ns_16s_25s_26_4_1_U52_n_40,mac_muladd_8ns_16s_25s_26_4_1_U52_n_41,mac_muladd_8ns_16s_25s_26_4_1_U52_n_42,mac_muladd_8ns_16s_25s_26_4_1_U52_n_43,mac_muladd_8ns_16s_25s_26_4_1_U52_n_44,mac_muladd_8ns_16s_25s_26_4_1_U52_n_45,mac_muladd_8ns_16s_25s_26_4_1_U52_n_46,mac_muladd_8ns_16s_25s_26_4_1_U52_n_47,mac_muladd_8ns_16s_25s_26_4_1_U52_n_48,mac_muladd_8ns_16s_25s_26_4_1_U52_n_49,mac_muladd_8ns_16s_25s_26_4_1_U52_n_50}),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_24 mac_muladd_8ns_16s_25s_26_4_1_U53
       (.FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U50_n_3,mac_muladd_8ns_16s_24s_25_4_1_U50_n_4,mac_muladd_8ns_16s_24s_25_4_1_U50_n_5,mac_muladd_8ns_16s_24s_25_4_1_U50_n_6,mac_muladd_8ns_16s_24s_25_4_1_U50_n_7,mac_muladd_8ns_16s_24s_25_4_1_U50_n_8,mac_muladd_8ns_16s_24s_25_4_1_U50_n_9,mac_muladd_8ns_16s_24s_25_4_1_U50_n_10,mac_muladd_8ns_16s_24s_25_4_1_U50_n_11,mac_muladd_8ns_16s_24s_25_4_1_U50_n_12,mac_muladd_8ns_16s_24s_25_4_1_U50_n_13,mac_muladd_8ns_16s_24s_25_4_1_U50_n_14,mac_muladd_8ns_16s_24s_25_4_1_U50_n_15,mac_muladd_8ns_16s_24s_25_4_1_U50_n_16,mac_muladd_8ns_16s_24s_25_4_1_U50_n_17,mac_muladd_8ns_16s_24s_25_4_1_U50_n_18,mac_muladd_8ns_16s_24s_25_4_1_U50_n_19,mac_muladd_8ns_16s_24s_25_4_1_U50_n_20,mac_muladd_8ns_16s_24s_25_4_1_U50_n_21,mac_muladd_8ns_16s_24s_25_4_1_U50_n_22,mac_muladd_8ns_16s_24s_25_4_1_U50_n_23,mac_muladd_8ns_16s_24s_25_4_1_U50_n_24,mac_muladd_8ns_16s_24s_25_4_1_U50_n_25,mac_muladd_8ns_16s_24s_25_4_1_U50_n_26,mac_muladd_8ns_16s_24s_25_4_1_U50_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U53_n_3,mac_muladd_8ns_16s_25s_26_4_1_U53_n_4,mac_muladd_8ns_16s_25s_26_4_1_U53_n_5,mac_muladd_8ns_16s_25s_26_4_1_U53_n_6,mac_muladd_8ns_16s_25s_26_4_1_U53_n_7,mac_muladd_8ns_16s_25s_26_4_1_U53_n_8,mac_muladd_8ns_16s_25s_26_4_1_U53_n_9,mac_muladd_8ns_16s_25s_26_4_1_U53_n_10,mac_muladd_8ns_16s_25s_26_4_1_U53_n_11,mac_muladd_8ns_16s_25s_26_4_1_U53_n_12,mac_muladd_8ns_16s_25s_26_4_1_U53_n_13,mac_muladd_8ns_16s_25s_26_4_1_U53_n_14,mac_muladd_8ns_16s_25s_26_4_1_U53_n_15,mac_muladd_8ns_16s_25s_26_4_1_U53_n_16,mac_muladd_8ns_16s_25s_26_4_1_U53_n_17,mac_muladd_8ns_16s_25s_26_4_1_U53_n_18,mac_muladd_8ns_16s_25s_26_4_1_U53_n_19,mac_muladd_8ns_16s_25s_26_4_1_U53_n_20,mac_muladd_8ns_16s_25s_26_4_1_U53_n_21,mac_muladd_8ns_16s_25s_26_4_1_U53_n_22,mac_muladd_8ns_16s_25s_26_4_1_U53_n_23,mac_muladd_8ns_16s_25s_26_4_1_U53_n_24,mac_muladd_8ns_16s_25s_26_4_1_U53_n_25,mac_muladd_8ns_16s_25s_26_4_1_U53_n_26,mac_muladd_8ns_16s_25s_26_4_1_U53_n_27,mac_muladd_8ns_16s_25s_26_4_1_U53_n_28,mac_muladd_8ns_16s_25s_26_4_1_U53_n_29,mac_muladd_8ns_16s_25s_26_4_1_U53_n_30,mac_muladd_8ns_16s_25s_26_4_1_U53_n_31,mac_muladd_8ns_16s_25s_26_4_1_U53_n_32,mac_muladd_8ns_16s_25s_26_4_1_U53_n_33,mac_muladd_8ns_16s_25s_26_4_1_U53_n_34,mac_muladd_8ns_16s_25s_26_4_1_U53_n_35,mac_muladd_8ns_16s_25s_26_4_1_U53_n_36,mac_muladd_8ns_16s_25s_26_4_1_U53_n_37,mac_muladd_8ns_16s_25s_26_4_1_U53_n_38,mac_muladd_8ns_16s_25s_26_4_1_U53_n_39,mac_muladd_8ns_16s_25s_26_4_1_U53_n_40,mac_muladd_8ns_16s_25s_26_4_1_U53_n_41,mac_muladd_8ns_16s_25s_26_4_1_U53_n_42,mac_muladd_8ns_16s_25s_26_4_1_U53_n_43,mac_muladd_8ns_16s_25s_26_4_1_U53_n_44,mac_muladd_8ns_16s_25s_26_4_1_U53_n_45,mac_muladd_8ns_16s_25s_26_4_1_U53_n_46,mac_muladd_8ns_16s_25s_26_4_1_U53_n_47,mac_muladd_8ns_16s_25s_26_4_1_U53_n_48,mac_muladd_8ns_16s_25s_26_4_1_U53_n_49,mac_muladd_8ns_16s_25s_26_4_1_U53_n_50}),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_25 mac_muladd_8ns_16s_25s_26_4_1_U54
       (.FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U51_n_3,mac_muladd_8ns_16s_24s_25_4_1_U51_n_4,mac_muladd_8ns_16s_24s_25_4_1_U51_n_5,mac_muladd_8ns_16s_24s_25_4_1_U51_n_6,mac_muladd_8ns_16s_24s_25_4_1_U51_n_7,mac_muladd_8ns_16s_24s_25_4_1_U51_n_8,mac_muladd_8ns_16s_24s_25_4_1_U51_n_9,mac_muladd_8ns_16s_24s_25_4_1_U51_n_10,mac_muladd_8ns_16s_24s_25_4_1_U51_n_11,mac_muladd_8ns_16s_24s_25_4_1_U51_n_12,mac_muladd_8ns_16s_24s_25_4_1_U51_n_13,mac_muladd_8ns_16s_24s_25_4_1_U51_n_14,mac_muladd_8ns_16s_24s_25_4_1_U51_n_15,mac_muladd_8ns_16s_24s_25_4_1_U51_n_16,mac_muladd_8ns_16s_24s_25_4_1_U51_n_17,mac_muladd_8ns_16s_24s_25_4_1_U51_n_18,mac_muladd_8ns_16s_24s_25_4_1_U51_n_19,mac_muladd_8ns_16s_24s_25_4_1_U51_n_20,mac_muladd_8ns_16s_24s_25_4_1_U51_n_21,mac_muladd_8ns_16s_24s_25_4_1_U51_n_22,mac_muladd_8ns_16s_24s_25_4_1_U51_n_23,mac_muladd_8ns_16s_24s_25_4_1_U51_n_24,mac_muladd_8ns_16s_24s_25_4_1_U51_n_25,mac_muladd_8ns_16s_24s_25_4_1_U51_n_26,mac_muladd_8ns_16s_24s_25_4_1_U51_n_27}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U54_n_3,mac_muladd_8ns_16s_25s_26_4_1_U54_n_4,mac_muladd_8ns_16s_25s_26_4_1_U54_n_5,mac_muladd_8ns_16s_25s_26_4_1_U54_n_6,mac_muladd_8ns_16s_25s_26_4_1_U54_n_7,mac_muladd_8ns_16s_25s_26_4_1_U54_n_8,mac_muladd_8ns_16s_25s_26_4_1_U54_n_9,mac_muladd_8ns_16s_25s_26_4_1_U54_n_10,mac_muladd_8ns_16s_25s_26_4_1_U54_n_11,mac_muladd_8ns_16s_25s_26_4_1_U54_n_12,mac_muladd_8ns_16s_25s_26_4_1_U54_n_13,mac_muladd_8ns_16s_25s_26_4_1_U54_n_14,mac_muladd_8ns_16s_25s_26_4_1_U54_n_15,mac_muladd_8ns_16s_25s_26_4_1_U54_n_16,mac_muladd_8ns_16s_25s_26_4_1_U54_n_17,mac_muladd_8ns_16s_25s_26_4_1_U54_n_18,mac_muladd_8ns_16s_25s_26_4_1_U54_n_19,mac_muladd_8ns_16s_25s_26_4_1_U54_n_20,mac_muladd_8ns_16s_25s_26_4_1_U54_n_21,mac_muladd_8ns_16s_25s_26_4_1_U54_n_22,mac_muladd_8ns_16s_25s_26_4_1_U54_n_23,mac_muladd_8ns_16s_25s_26_4_1_U54_n_24,mac_muladd_8ns_16s_25s_26_4_1_U54_n_25,mac_muladd_8ns_16s_25s_26_4_1_U54_n_26,mac_muladd_8ns_16s_25s_26_4_1_U54_n_27,mac_muladd_8ns_16s_25s_26_4_1_U54_n_28,mac_muladd_8ns_16s_25s_26_4_1_U54_n_29,mac_muladd_8ns_16s_25s_26_4_1_U54_n_30,mac_muladd_8ns_16s_25s_26_4_1_U54_n_31,mac_muladd_8ns_16s_25s_26_4_1_U54_n_32,mac_muladd_8ns_16s_25s_26_4_1_U54_n_33,mac_muladd_8ns_16s_25s_26_4_1_U54_n_34,mac_muladd_8ns_16s_25s_26_4_1_U54_n_35,mac_muladd_8ns_16s_25s_26_4_1_U54_n_36,mac_muladd_8ns_16s_25s_26_4_1_U54_n_37,mac_muladd_8ns_16s_25s_26_4_1_U54_n_38,mac_muladd_8ns_16s_25s_26_4_1_U54_n_39,mac_muladd_8ns_16s_25s_26_4_1_U54_n_40,mac_muladd_8ns_16s_25s_26_4_1_U54_n_41,mac_muladd_8ns_16s_25s_26_4_1_U54_n_42,mac_muladd_8ns_16s_25s_26_4_1_U54_n_43,mac_muladd_8ns_16s_25s_26_4_1_U54_n_44,mac_muladd_8ns_16s_25s_26_4_1_U54_n_45,mac_muladd_8ns_16s_25s_26_4_1_U54_n_46,mac_muladd_8ns_16s_25s_26_4_1_U54_n_47,mac_muladd_8ns_16s_25s_26_4_1_U54_n_48,mac_muladd_8ns_16s_25s_26_4_1_U54_n_49,mac_muladd_8ns_16s_25s_26_4_1_U54_n_50}),
        .Q(ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771),
        .WEA(LineBuf_val_V_1_ce0),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg(ap_CS_fsm_pp0_stage0),
        .q00({FiltCoeff_2_U_n_3,FiltCoeff_2_U_n_4,FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 mac_muladd_8ns_16s_26s_26_4_1_U55
       (.FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U55_n_3,mac_muladd_8ns_16s_26s_26_4_1_U55_n_4,mac_muladd_8ns_16s_26s_26_4_1_U55_n_5,mac_muladd_8ns_16s_26s_26_4_1_U55_n_6,mac_muladd_8ns_16s_26s_26_4_1_U55_n_7,mac_muladd_8ns_16s_26s_26_4_1_U55_n_8,mac_muladd_8ns_16s_26s_26_4_1_U55_n_9,mac_muladd_8ns_16s_26s_26_4_1_U55_n_10,mac_muladd_8ns_16s_26s_26_4_1_U55_n_11,mac_muladd_8ns_16s_26s_26_4_1_U55_n_12,mac_muladd_8ns_16s_26s_26_4_1_U55_n_13,mac_muladd_8ns_16s_26s_26_4_1_U55_n_14,mac_muladd_8ns_16s_26s_26_4_1_U55_n_15,mac_muladd_8ns_16s_26s_26_4_1_U55_n_16,mac_muladd_8ns_16s_26s_26_4_1_U55_n_17,mac_muladd_8ns_16s_26s_26_4_1_U55_n_18,mac_muladd_8ns_16s_26s_26_4_1_U55_n_19,mac_muladd_8ns_16s_26s_26_4_1_U55_n_20,mac_muladd_8ns_16s_26s_26_4_1_U55_n_21,mac_muladd_8ns_16s_26s_26_4_1_U55_n_22,mac_muladd_8ns_16s_26s_26_4_1_U55_n_23,mac_muladd_8ns_16s_26s_26_4_1_U55_n_24,mac_muladd_8ns_16s_26s_26_4_1_U55_n_25,mac_muladd_8ns_16s_26s_26_4_1_U55_n_26,mac_muladd_8ns_16s_26s_26_4_1_U55_n_27,mac_muladd_8ns_16s_26s_26_4_1_U55_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U52_n_3,mac_muladd_8ns_16s_25s_26_4_1_U52_n_4,mac_muladd_8ns_16s_25s_26_4_1_U52_n_5,mac_muladd_8ns_16s_25s_26_4_1_U52_n_6,mac_muladd_8ns_16s_25s_26_4_1_U52_n_7,mac_muladd_8ns_16s_25s_26_4_1_U52_n_8,mac_muladd_8ns_16s_25s_26_4_1_U52_n_9,mac_muladd_8ns_16s_25s_26_4_1_U52_n_10,mac_muladd_8ns_16s_25s_26_4_1_U52_n_11,mac_muladd_8ns_16s_25s_26_4_1_U52_n_12,mac_muladd_8ns_16s_25s_26_4_1_U52_n_13,mac_muladd_8ns_16s_25s_26_4_1_U52_n_14,mac_muladd_8ns_16s_25s_26_4_1_U52_n_15,mac_muladd_8ns_16s_25s_26_4_1_U52_n_16,mac_muladd_8ns_16s_25s_26_4_1_U52_n_17,mac_muladd_8ns_16s_25s_26_4_1_U52_n_18,mac_muladd_8ns_16s_25s_26_4_1_U52_n_19,mac_muladd_8ns_16s_25s_26_4_1_U52_n_20,mac_muladd_8ns_16s_25s_26_4_1_U52_n_21,mac_muladd_8ns_16s_25s_26_4_1_U52_n_22,mac_muladd_8ns_16s_25s_26_4_1_U52_n_23,mac_muladd_8ns_16s_25s_26_4_1_U52_n_24,mac_muladd_8ns_16s_25s_26_4_1_U52_n_25,mac_muladd_8ns_16s_25s_26_4_1_U52_n_26,mac_muladd_8ns_16s_25s_26_4_1_U52_n_27,mac_muladd_8ns_16s_25s_26_4_1_U52_n_28,mac_muladd_8ns_16s_25s_26_4_1_U52_n_29,mac_muladd_8ns_16s_25s_26_4_1_U52_n_30,mac_muladd_8ns_16s_25s_26_4_1_U52_n_31,mac_muladd_8ns_16s_25s_26_4_1_U52_n_32,mac_muladd_8ns_16s_25s_26_4_1_U52_n_33,mac_muladd_8ns_16s_25s_26_4_1_U52_n_34,mac_muladd_8ns_16s_25s_26_4_1_U52_n_35,mac_muladd_8ns_16s_25s_26_4_1_U52_n_36,mac_muladd_8ns_16s_25s_26_4_1_U52_n_37,mac_muladd_8ns_16s_25s_26_4_1_U52_n_38,mac_muladd_8ns_16s_25s_26_4_1_U52_n_39,mac_muladd_8ns_16s_25s_26_4_1_U52_n_40,mac_muladd_8ns_16s_25s_26_4_1_U52_n_41,mac_muladd_8ns_16s_25s_26_4_1_U52_n_42,mac_muladd_8ns_16s_25s_26_4_1_U52_n_43,mac_muladd_8ns_16s_25s_26_4_1_U52_n_44,mac_muladd_8ns_16s_25s_26_4_1_U52_n_45,mac_muladd_8ns_16s_25s_26_4_1_U52_n_46,mac_muladd_8ns_16s_25s_26_4_1_U52_n_47,mac_muladd_8ns_16s_25s_26_4_1_U52_n_48,mac_muladd_8ns_16s_25s_26_4_1_U52_n_49,mac_muladd_8ns_16s_25s_26_4_1_U52_n_50}),
        .Q(PixArray_val_V_3_0_0_i_reg_761),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_26 mac_muladd_8ns_16s_26s_26_4_1_U56
       (.FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U56_n_3,mac_muladd_8ns_16s_26s_26_4_1_U56_n_4,mac_muladd_8ns_16s_26s_26_4_1_U56_n_5,mac_muladd_8ns_16s_26s_26_4_1_U56_n_6,mac_muladd_8ns_16s_26s_26_4_1_U56_n_7,mac_muladd_8ns_16s_26s_26_4_1_U56_n_8,mac_muladd_8ns_16s_26s_26_4_1_U56_n_9,mac_muladd_8ns_16s_26s_26_4_1_U56_n_10,mac_muladd_8ns_16s_26s_26_4_1_U56_n_11,mac_muladd_8ns_16s_26s_26_4_1_U56_n_12,mac_muladd_8ns_16s_26s_26_4_1_U56_n_13,mac_muladd_8ns_16s_26s_26_4_1_U56_n_14,mac_muladd_8ns_16s_26s_26_4_1_U56_n_15,mac_muladd_8ns_16s_26s_26_4_1_U56_n_16,mac_muladd_8ns_16s_26s_26_4_1_U56_n_17,mac_muladd_8ns_16s_26s_26_4_1_U56_n_18,mac_muladd_8ns_16s_26s_26_4_1_U56_n_19,mac_muladd_8ns_16s_26s_26_4_1_U56_n_20,mac_muladd_8ns_16s_26s_26_4_1_U56_n_21,mac_muladd_8ns_16s_26s_26_4_1_U56_n_22,mac_muladd_8ns_16s_26s_26_4_1_U56_n_23,mac_muladd_8ns_16s_26s_26_4_1_U56_n_24,mac_muladd_8ns_16s_26s_26_4_1_U56_n_25,mac_muladd_8ns_16s_26s_26_4_1_U56_n_26,mac_muladd_8ns_16s_26s_26_4_1_U56_n_27,mac_muladd_8ns_16s_26s_26_4_1_U56_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U53_n_3,mac_muladd_8ns_16s_25s_26_4_1_U53_n_4,mac_muladd_8ns_16s_25s_26_4_1_U53_n_5,mac_muladd_8ns_16s_25s_26_4_1_U53_n_6,mac_muladd_8ns_16s_25s_26_4_1_U53_n_7,mac_muladd_8ns_16s_25s_26_4_1_U53_n_8,mac_muladd_8ns_16s_25s_26_4_1_U53_n_9,mac_muladd_8ns_16s_25s_26_4_1_U53_n_10,mac_muladd_8ns_16s_25s_26_4_1_U53_n_11,mac_muladd_8ns_16s_25s_26_4_1_U53_n_12,mac_muladd_8ns_16s_25s_26_4_1_U53_n_13,mac_muladd_8ns_16s_25s_26_4_1_U53_n_14,mac_muladd_8ns_16s_25s_26_4_1_U53_n_15,mac_muladd_8ns_16s_25s_26_4_1_U53_n_16,mac_muladd_8ns_16s_25s_26_4_1_U53_n_17,mac_muladd_8ns_16s_25s_26_4_1_U53_n_18,mac_muladd_8ns_16s_25s_26_4_1_U53_n_19,mac_muladd_8ns_16s_25s_26_4_1_U53_n_20,mac_muladd_8ns_16s_25s_26_4_1_U53_n_21,mac_muladd_8ns_16s_25s_26_4_1_U53_n_22,mac_muladd_8ns_16s_25s_26_4_1_U53_n_23,mac_muladd_8ns_16s_25s_26_4_1_U53_n_24,mac_muladd_8ns_16s_25s_26_4_1_U53_n_25,mac_muladd_8ns_16s_25s_26_4_1_U53_n_26,mac_muladd_8ns_16s_25s_26_4_1_U53_n_27,mac_muladd_8ns_16s_25s_26_4_1_U53_n_28,mac_muladd_8ns_16s_25s_26_4_1_U53_n_29,mac_muladd_8ns_16s_25s_26_4_1_U53_n_30,mac_muladd_8ns_16s_25s_26_4_1_U53_n_31,mac_muladd_8ns_16s_25s_26_4_1_U53_n_32,mac_muladd_8ns_16s_25s_26_4_1_U53_n_33,mac_muladd_8ns_16s_25s_26_4_1_U53_n_34,mac_muladd_8ns_16s_25s_26_4_1_U53_n_35,mac_muladd_8ns_16s_25s_26_4_1_U53_n_36,mac_muladd_8ns_16s_25s_26_4_1_U53_n_37,mac_muladd_8ns_16s_25s_26_4_1_U53_n_38,mac_muladd_8ns_16s_25s_26_4_1_U53_n_39,mac_muladd_8ns_16s_25s_26_4_1_U53_n_40,mac_muladd_8ns_16s_25s_26_4_1_U53_n_41,mac_muladd_8ns_16s_25s_26_4_1_U53_n_42,mac_muladd_8ns_16s_25s_26_4_1_U53_n_43,mac_muladd_8ns_16s_25s_26_4_1_U53_n_44,mac_muladd_8ns_16s_25s_26_4_1_U53_n_45,mac_muladd_8ns_16s_25s_26_4_1_U53_n_46,mac_muladd_8ns_16s_25s_26_4_1_U53_n_47,mac_muladd_8ns_16s_25s_26_4_1_U53_n_48,mac_muladd_8ns_16s_25s_26_4_1_U53_n_49,mac_muladd_8ns_16s_25s_26_4_1_U53_n_50}),
        .Q(PixArray_val_V_3_1_0_i_reg_751),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_27 mac_muladd_8ns_16s_26s_26_4_1_U57
       (.FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U57_n_3,mac_muladd_8ns_16s_26s_26_4_1_U57_n_4,mac_muladd_8ns_16s_26s_26_4_1_U57_n_5,mac_muladd_8ns_16s_26s_26_4_1_U57_n_6,mac_muladd_8ns_16s_26s_26_4_1_U57_n_7,mac_muladd_8ns_16s_26s_26_4_1_U57_n_8,mac_muladd_8ns_16s_26s_26_4_1_U57_n_9,mac_muladd_8ns_16s_26s_26_4_1_U57_n_10,mac_muladd_8ns_16s_26s_26_4_1_U57_n_11,mac_muladd_8ns_16s_26s_26_4_1_U57_n_12,mac_muladd_8ns_16s_26s_26_4_1_U57_n_13,mac_muladd_8ns_16s_26s_26_4_1_U57_n_14,mac_muladd_8ns_16s_26s_26_4_1_U57_n_15,mac_muladd_8ns_16s_26s_26_4_1_U57_n_16,mac_muladd_8ns_16s_26s_26_4_1_U57_n_17,mac_muladd_8ns_16s_26s_26_4_1_U57_n_18,mac_muladd_8ns_16s_26s_26_4_1_U57_n_19,mac_muladd_8ns_16s_26s_26_4_1_U57_n_20,mac_muladd_8ns_16s_26s_26_4_1_U57_n_21,mac_muladd_8ns_16s_26s_26_4_1_U57_n_22,mac_muladd_8ns_16s_26s_26_4_1_U57_n_23,mac_muladd_8ns_16s_26s_26_4_1_U57_n_24,mac_muladd_8ns_16s_26s_26_4_1_U57_n_25,mac_muladd_8ns_16s_26s_26_4_1_U57_n_26,mac_muladd_8ns_16s_26s_26_4_1_U57_n_27,mac_muladd_8ns_16s_26s_26_4_1_U57_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U54_n_3,mac_muladd_8ns_16s_25s_26_4_1_U54_n_4,mac_muladd_8ns_16s_25s_26_4_1_U54_n_5,mac_muladd_8ns_16s_25s_26_4_1_U54_n_6,mac_muladd_8ns_16s_25s_26_4_1_U54_n_7,mac_muladd_8ns_16s_25s_26_4_1_U54_n_8,mac_muladd_8ns_16s_25s_26_4_1_U54_n_9,mac_muladd_8ns_16s_25s_26_4_1_U54_n_10,mac_muladd_8ns_16s_25s_26_4_1_U54_n_11,mac_muladd_8ns_16s_25s_26_4_1_U54_n_12,mac_muladd_8ns_16s_25s_26_4_1_U54_n_13,mac_muladd_8ns_16s_25s_26_4_1_U54_n_14,mac_muladd_8ns_16s_25s_26_4_1_U54_n_15,mac_muladd_8ns_16s_25s_26_4_1_U54_n_16,mac_muladd_8ns_16s_25s_26_4_1_U54_n_17,mac_muladd_8ns_16s_25s_26_4_1_U54_n_18,mac_muladd_8ns_16s_25s_26_4_1_U54_n_19,mac_muladd_8ns_16s_25s_26_4_1_U54_n_20,mac_muladd_8ns_16s_25s_26_4_1_U54_n_21,mac_muladd_8ns_16s_25s_26_4_1_U54_n_22,mac_muladd_8ns_16s_25s_26_4_1_U54_n_23,mac_muladd_8ns_16s_25s_26_4_1_U54_n_24,mac_muladd_8ns_16s_25s_26_4_1_U54_n_25,mac_muladd_8ns_16s_25s_26_4_1_U54_n_26,mac_muladd_8ns_16s_25s_26_4_1_U54_n_27,mac_muladd_8ns_16s_25s_26_4_1_U54_n_28,mac_muladd_8ns_16s_25s_26_4_1_U54_n_29,mac_muladd_8ns_16s_25s_26_4_1_U54_n_30,mac_muladd_8ns_16s_25s_26_4_1_U54_n_31,mac_muladd_8ns_16s_25s_26_4_1_U54_n_32,mac_muladd_8ns_16s_25s_26_4_1_U54_n_33,mac_muladd_8ns_16s_25s_26_4_1_U54_n_34,mac_muladd_8ns_16s_25s_26_4_1_U54_n_35,mac_muladd_8ns_16s_25s_26_4_1_U54_n_36,mac_muladd_8ns_16s_25s_26_4_1_U54_n_37,mac_muladd_8ns_16s_25s_26_4_1_U54_n_38,mac_muladd_8ns_16s_25s_26_4_1_U54_n_39,mac_muladd_8ns_16s_25s_26_4_1_U54_n_40,mac_muladd_8ns_16s_25s_26_4_1_U54_n_41,mac_muladd_8ns_16s_25s_26_4_1_U54_n_42,mac_muladd_8ns_16s_25s_26_4_1_U54_n_43,mac_muladd_8ns_16s_25s_26_4_1_U54_n_44,mac_muladd_8ns_16s_25s_26_4_1_U54_n_45,mac_muladd_8ns_16s_25s_26_4_1_U54_n_46,mac_muladd_8ns_16s_25s_26_4_1_U54_n_47,mac_muladd_8ns_16s_25s_26_4_1_U54_n_48,mac_muladd_8ns_16s_25s_26_4_1_U54_n_49,mac_muladd_8ns_16s_25s_26_4_1_U54_n_50}),
        .Q(PixArray_val_V_3_2_0_i_reg_741),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg(ap_CS_fsm_pp0_stage0),
        .q00({FiltCoeff_3_U_n_3,FiltCoeff_3_U_n_4,FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 mac_muladd_8ns_16s_26s_27_4_1_U58
       (.FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U55_n_3,mac_muladd_8ns_16s_26s_26_4_1_U55_n_4,mac_muladd_8ns_16s_26s_26_4_1_U55_n_5,mac_muladd_8ns_16s_26s_26_4_1_U55_n_6,mac_muladd_8ns_16s_26s_26_4_1_U55_n_7,mac_muladd_8ns_16s_26s_26_4_1_U55_n_8,mac_muladd_8ns_16s_26s_26_4_1_U55_n_9,mac_muladd_8ns_16s_26s_26_4_1_U55_n_10,mac_muladd_8ns_16s_26s_26_4_1_U55_n_11,mac_muladd_8ns_16s_26s_26_4_1_U55_n_12,mac_muladd_8ns_16s_26s_26_4_1_U55_n_13,mac_muladd_8ns_16s_26s_26_4_1_U55_n_14,mac_muladd_8ns_16s_26s_26_4_1_U55_n_15,mac_muladd_8ns_16s_26s_26_4_1_U55_n_16,mac_muladd_8ns_16s_26s_26_4_1_U55_n_17,mac_muladd_8ns_16s_26s_26_4_1_U55_n_18,mac_muladd_8ns_16s_26s_26_4_1_U55_n_19,mac_muladd_8ns_16s_26s_26_4_1_U55_n_20,mac_muladd_8ns_16s_26s_26_4_1_U55_n_21,mac_muladd_8ns_16s_26s_26_4_1_U55_n_22,mac_muladd_8ns_16s_26s_26_4_1_U55_n_23,mac_muladd_8ns_16s_26s_26_4_1_U55_n_24,mac_muladd_8ns_16s_26s_26_4_1_U55_n_25,mac_muladd_8ns_16s_26s_26_4_1_U55_n_26,mac_muladd_8ns_16s_26s_26_4_1_U55_n_27,mac_muladd_8ns_16s_26s_26_4_1_U55_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U58_n_3,mac_muladd_8ns_16s_26s_27_4_1_U58_n_4,mac_muladd_8ns_16s_26s_27_4_1_U58_n_5,mac_muladd_8ns_16s_26s_27_4_1_U58_n_6,mac_muladd_8ns_16s_26s_27_4_1_U58_n_7,mac_muladd_8ns_16s_26s_27_4_1_U58_n_8,mac_muladd_8ns_16s_26s_27_4_1_U58_n_9,mac_muladd_8ns_16s_26s_27_4_1_U58_n_10,mac_muladd_8ns_16s_26s_27_4_1_U58_n_11,mac_muladd_8ns_16s_26s_27_4_1_U58_n_12,mac_muladd_8ns_16s_26s_27_4_1_U58_n_13,mac_muladd_8ns_16s_26s_27_4_1_U58_n_14,mac_muladd_8ns_16s_26s_27_4_1_U58_n_15,mac_muladd_8ns_16s_26s_27_4_1_U58_n_16,mac_muladd_8ns_16s_26s_27_4_1_U58_n_17,mac_muladd_8ns_16s_26s_27_4_1_U58_n_18,mac_muladd_8ns_16s_26s_27_4_1_U58_n_19,mac_muladd_8ns_16s_26s_27_4_1_U58_n_20,mac_muladd_8ns_16s_26s_27_4_1_U58_n_21,mac_muladd_8ns_16s_26s_27_4_1_U58_n_22,mac_muladd_8ns_16s_26s_27_4_1_U58_n_23,mac_muladd_8ns_16s_26s_27_4_1_U58_n_24,mac_muladd_8ns_16s_26s_27_4_1_U58_n_25,mac_muladd_8ns_16s_26s_27_4_1_U58_n_26,mac_muladd_8ns_16s_26s_27_4_1_U58_n_27,mac_muladd_8ns_16s_26s_27_4_1_U58_n_28,mac_muladd_8ns_16s_26s_27_4_1_U58_n_29,mac_muladd_8ns_16s_26s_27_4_1_U58_n_30,mac_muladd_8ns_16s_26s_27_4_1_U58_n_31,mac_muladd_8ns_16s_26s_27_4_1_U58_n_32,mac_muladd_8ns_16s_26s_27_4_1_U58_n_33,mac_muladd_8ns_16s_26s_27_4_1_U58_n_34,mac_muladd_8ns_16s_26s_27_4_1_U58_n_35,mac_muladd_8ns_16s_26s_27_4_1_U58_n_36,mac_muladd_8ns_16s_26s_27_4_1_U58_n_37,mac_muladd_8ns_16s_26s_27_4_1_U58_n_38,mac_muladd_8ns_16s_26s_27_4_1_U58_n_39,mac_muladd_8ns_16s_26s_27_4_1_U58_n_40,mac_muladd_8ns_16s_26s_27_4_1_U58_n_41,mac_muladd_8ns_16s_26s_27_4_1_U58_n_42,mac_muladd_8ns_16s_26s_27_4_1_U58_n_43,mac_muladd_8ns_16s_26s_27_4_1_U58_n_44,mac_muladd_8ns_16s_26s_27_4_1_U58_n_45,mac_muladd_8ns_16s_26s_27_4_1_U58_n_46,mac_muladd_8ns_16s_26s_27_4_1_U58_n_47,mac_muladd_8ns_16s_26s_27_4_1_U58_n_48,mac_muladd_8ns_16s_26s_27_4_1_U58_n_49,mac_muladd_8ns_16s_26s_27_4_1_U58_n_50}),
        .Q(PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_28 mac_muladd_8ns_16s_26s_27_4_1_U59
       (.FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U56_n_3,mac_muladd_8ns_16s_26s_26_4_1_U56_n_4,mac_muladd_8ns_16s_26s_26_4_1_U56_n_5,mac_muladd_8ns_16s_26s_26_4_1_U56_n_6,mac_muladd_8ns_16s_26s_26_4_1_U56_n_7,mac_muladd_8ns_16s_26s_26_4_1_U56_n_8,mac_muladd_8ns_16s_26s_26_4_1_U56_n_9,mac_muladd_8ns_16s_26s_26_4_1_U56_n_10,mac_muladd_8ns_16s_26s_26_4_1_U56_n_11,mac_muladd_8ns_16s_26s_26_4_1_U56_n_12,mac_muladd_8ns_16s_26s_26_4_1_U56_n_13,mac_muladd_8ns_16s_26s_26_4_1_U56_n_14,mac_muladd_8ns_16s_26s_26_4_1_U56_n_15,mac_muladd_8ns_16s_26s_26_4_1_U56_n_16,mac_muladd_8ns_16s_26s_26_4_1_U56_n_17,mac_muladd_8ns_16s_26s_26_4_1_U56_n_18,mac_muladd_8ns_16s_26s_26_4_1_U56_n_19,mac_muladd_8ns_16s_26s_26_4_1_U56_n_20,mac_muladd_8ns_16s_26s_26_4_1_U56_n_21,mac_muladd_8ns_16s_26s_26_4_1_U56_n_22,mac_muladd_8ns_16s_26s_26_4_1_U56_n_23,mac_muladd_8ns_16s_26s_26_4_1_U56_n_24,mac_muladd_8ns_16s_26s_26_4_1_U56_n_25,mac_muladd_8ns_16s_26s_26_4_1_U56_n_26,mac_muladd_8ns_16s_26s_26_4_1_U56_n_27,mac_muladd_8ns_16s_26s_26_4_1_U56_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U59_n_3,mac_muladd_8ns_16s_26s_27_4_1_U59_n_4,mac_muladd_8ns_16s_26s_27_4_1_U59_n_5,mac_muladd_8ns_16s_26s_27_4_1_U59_n_6,mac_muladd_8ns_16s_26s_27_4_1_U59_n_7,mac_muladd_8ns_16s_26s_27_4_1_U59_n_8,mac_muladd_8ns_16s_26s_27_4_1_U59_n_9,mac_muladd_8ns_16s_26s_27_4_1_U59_n_10,mac_muladd_8ns_16s_26s_27_4_1_U59_n_11,mac_muladd_8ns_16s_26s_27_4_1_U59_n_12,mac_muladd_8ns_16s_26s_27_4_1_U59_n_13,mac_muladd_8ns_16s_26s_27_4_1_U59_n_14,mac_muladd_8ns_16s_26s_27_4_1_U59_n_15,mac_muladd_8ns_16s_26s_27_4_1_U59_n_16,mac_muladd_8ns_16s_26s_27_4_1_U59_n_17,mac_muladd_8ns_16s_26s_27_4_1_U59_n_18,mac_muladd_8ns_16s_26s_27_4_1_U59_n_19,mac_muladd_8ns_16s_26s_27_4_1_U59_n_20,mac_muladd_8ns_16s_26s_27_4_1_U59_n_21,mac_muladd_8ns_16s_26s_27_4_1_U59_n_22,mac_muladd_8ns_16s_26s_27_4_1_U59_n_23,mac_muladd_8ns_16s_26s_27_4_1_U59_n_24,mac_muladd_8ns_16s_26s_27_4_1_U59_n_25,mac_muladd_8ns_16s_26s_27_4_1_U59_n_26,mac_muladd_8ns_16s_26s_27_4_1_U59_n_27,mac_muladd_8ns_16s_26s_27_4_1_U59_n_28,mac_muladd_8ns_16s_26s_27_4_1_U59_n_29,mac_muladd_8ns_16s_26s_27_4_1_U59_n_30,mac_muladd_8ns_16s_26s_27_4_1_U59_n_31,mac_muladd_8ns_16s_26s_27_4_1_U59_n_32,mac_muladd_8ns_16s_26s_27_4_1_U59_n_33,mac_muladd_8ns_16s_26s_27_4_1_U59_n_34,mac_muladd_8ns_16s_26s_27_4_1_U59_n_35,mac_muladd_8ns_16s_26s_27_4_1_U59_n_36,mac_muladd_8ns_16s_26s_27_4_1_U59_n_37,mac_muladd_8ns_16s_26s_27_4_1_U59_n_38,mac_muladd_8ns_16s_26s_27_4_1_U59_n_39,mac_muladd_8ns_16s_26s_27_4_1_U59_n_40,mac_muladd_8ns_16s_26s_27_4_1_U59_n_41,mac_muladd_8ns_16s_26s_27_4_1_U59_n_42,mac_muladd_8ns_16s_26s_27_4_1_U59_n_43,mac_muladd_8ns_16s_26s_27_4_1_U59_n_44,mac_muladd_8ns_16s_26s_27_4_1_U59_n_45,mac_muladd_8ns_16s_26s_27_4_1_U59_n_46,mac_muladd_8ns_16s_26s_27_4_1_U59_n_47,mac_muladd_8ns_16s_26s_27_4_1_U59_n_48,mac_muladd_8ns_16s_26s_27_4_1_U59_n_49,mac_muladd_8ns_16s_26s_27_4_1_U59_n_50}),
        .Q(PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_29 mac_muladd_8ns_16s_26s_27_4_1_U60
       (.FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U57_n_3,mac_muladd_8ns_16s_26s_26_4_1_U57_n_4,mac_muladd_8ns_16s_26s_26_4_1_U57_n_5,mac_muladd_8ns_16s_26s_26_4_1_U57_n_6,mac_muladd_8ns_16s_26s_26_4_1_U57_n_7,mac_muladd_8ns_16s_26s_26_4_1_U57_n_8,mac_muladd_8ns_16s_26s_26_4_1_U57_n_9,mac_muladd_8ns_16s_26s_26_4_1_U57_n_10,mac_muladd_8ns_16s_26s_26_4_1_U57_n_11,mac_muladd_8ns_16s_26s_26_4_1_U57_n_12,mac_muladd_8ns_16s_26s_26_4_1_U57_n_13,mac_muladd_8ns_16s_26s_26_4_1_U57_n_14,mac_muladd_8ns_16s_26s_26_4_1_U57_n_15,mac_muladd_8ns_16s_26s_26_4_1_U57_n_16,mac_muladd_8ns_16s_26s_26_4_1_U57_n_17,mac_muladd_8ns_16s_26s_26_4_1_U57_n_18,mac_muladd_8ns_16s_26s_26_4_1_U57_n_19,mac_muladd_8ns_16s_26s_26_4_1_U57_n_20,mac_muladd_8ns_16s_26s_26_4_1_U57_n_21,mac_muladd_8ns_16s_26s_26_4_1_U57_n_22,mac_muladd_8ns_16s_26s_26_4_1_U57_n_23,mac_muladd_8ns_16s_26s_26_4_1_U57_n_24,mac_muladd_8ns_16s_26s_26_4_1_U57_n_25,mac_muladd_8ns_16s_26s_26_4_1_U57_n_26,mac_muladd_8ns_16s_26s_26_4_1_U57_n_27,mac_muladd_8ns_16s_26s_26_4_1_U57_n_28}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U60_n_3,mac_muladd_8ns_16s_26s_27_4_1_U60_n_4,mac_muladd_8ns_16s_26s_27_4_1_U60_n_5,mac_muladd_8ns_16s_26s_27_4_1_U60_n_6,mac_muladd_8ns_16s_26s_27_4_1_U60_n_7,mac_muladd_8ns_16s_26s_27_4_1_U60_n_8,mac_muladd_8ns_16s_26s_27_4_1_U60_n_9,mac_muladd_8ns_16s_26s_27_4_1_U60_n_10,mac_muladd_8ns_16s_26s_27_4_1_U60_n_11,mac_muladd_8ns_16s_26s_27_4_1_U60_n_12,mac_muladd_8ns_16s_26s_27_4_1_U60_n_13,mac_muladd_8ns_16s_26s_27_4_1_U60_n_14,mac_muladd_8ns_16s_26s_27_4_1_U60_n_15,mac_muladd_8ns_16s_26s_27_4_1_U60_n_16,mac_muladd_8ns_16s_26s_27_4_1_U60_n_17,mac_muladd_8ns_16s_26s_27_4_1_U60_n_18,mac_muladd_8ns_16s_26s_27_4_1_U60_n_19,mac_muladd_8ns_16s_26s_27_4_1_U60_n_20,mac_muladd_8ns_16s_26s_27_4_1_U60_n_21,mac_muladd_8ns_16s_26s_27_4_1_U60_n_22,mac_muladd_8ns_16s_26s_27_4_1_U60_n_23,mac_muladd_8ns_16s_26s_27_4_1_U60_n_24,mac_muladd_8ns_16s_26s_27_4_1_U60_n_25,mac_muladd_8ns_16s_26s_27_4_1_U60_n_26,mac_muladd_8ns_16s_26s_27_4_1_U60_n_27,mac_muladd_8ns_16s_26s_27_4_1_U60_n_28,mac_muladd_8ns_16s_26s_27_4_1_U60_n_29,mac_muladd_8ns_16s_26s_27_4_1_U60_n_30,mac_muladd_8ns_16s_26s_27_4_1_U60_n_31,mac_muladd_8ns_16s_26s_27_4_1_U60_n_32,mac_muladd_8ns_16s_26s_27_4_1_U60_n_33,mac_muladd_8ns_16s_26s_27_4_1_U60_n_34,mac_muladd_8ns_16s_26s_27_4_1_U60_n_35,mac_muladd_8ns_16s_26s_27_4_1_U60_n_36,mac_muladd_8ns_16s_26s_27_4_1_U60_n_37,mac_muladd_8ns_16s_26s_27_4_1_U60_n_38,mac_muladd_8ns_16s_26s_27_4_1_U60_n_39,mac_muladd_8ns_16s_26s_27_4_1_U60_n_40,mac_muladd_8ns_16s_26s_27_4_1_U60_n_41,mac_muladd_8ns_16s_26s_27_4_1_U60_n_42,mac_muladd_8ns_16s_26s_27_4_1_U60_n_43,mac_muladd_8ns_16s_26s_27_4_1_U60_n_44,mac_muladd_8ns_16s_26s_27_4_1_U60_n_45,mac_muladd_8ns_16s_26s_27_4_1_U60_n_46,mac_muladd_8ns_16s_26s_27_4_1_U60_n_47,mac_muladd_8ns_16s_26s_27_4_1_U60_n_48,mac_muladd_8ns_16s_26s_27_4_1_U60_n_49,mac_muladd_8ns_16s_26s_27_4_1_U60_n_50}),
        .Q(PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .p_reg_reg(ap_CS_fsm_pp0_stage0),
        .q00({FiltCoeff_4_U_n_3,FiltCoeff_4_U_n_4,FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 mac_muladd_8ns_16s_27s_27_4_1_U61
       (.FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U58_n_3,mac_muladd_8ns_16s_26s_27_4_1_U58_n_4,mac_muladd_8ns_16s_26s_27_4_1_U58_n_5,mac_muladd_8ns_16s_26s_27_4_1_U58_n_6,mac_muladd_8ns_16s_26s_27_4_1_U58_n_7,mac_muladd_8ns_16s_26s_27_4_1_U58_n_8,mac_muladd_8ns_16s_26s_27_4_1_U58_n_9,mac_muladd_8ns_16s_26s_27_4_1_U58_n_10,mac_muladd_8ns_16s_26s_27_4_1_U58_n_11,mac_muladd_8ns_16s_26s_27_4_1_U58_n_12,mac_muladd_8ns_16s_26s_27_4_1_U58_n_13,mac_muladd_8ns_16s_26s_27_4_1_U58_n_14,mac_muladd_8ns_16s_26s_27_4_1_U58_n_15,mac_muladd_8ns_16s_26s_27_4_1_U58_n_16,mac_muladd_8ns_16s_26s_27_4_1_U58_n_17,mac_muladd_8ns_16s_26s_27_4_1_U58_n_18,mac_muladd_8ns_16s_26s_27_4_1_U58_n_19,mac_muladd_8ns_16s_26s_27_4_1_U58_n_20,mac_muladd_8ns_16s_26s_27_4_1_U58_n_21,mac_muladd_8ns_16s_26s_27_4_1_U58_n_22,mac_muladd_8ns_16s_26s_27_4_1_U58_n_23,mac_muladd_8ns_16s_26s_27_4_1_U58_n_24,mac_muladd_8ns_16s_26s_27_4_1_U58_n_25,mac_muladd_8ns_16s_26s_27_4_1_U58_n_26,mac_muladd_8ns_16s_26s_27_4_1_U58_n_27,mac_muladd_8ns_16s_26s_27_4_1_U58_n_28,mac_muladd_8ns_16s_26s_27_4_1_U58_n_29,mac_muladd_8ns_16s_26s_27_4_1_U58_n_30,mac_muladd_8ns_16s_26s_27_4_1_U58_n_31,mac_muladd_8ns_16s_26s_27_4_1_U58_n_32,mac_muladd_8ns_16s_26s_27_4_1_U58_n_33,mac_muladd_8ns_16s_26s_27_4_1_U58_n_34,mac_muladd_8ns_16s_26s_27_4_1_U58_n_35,mac_muladd_8ns_16s_26s_27_4_1_U58_n_36,mac_muladd_8ns_16s_26s_27_4_1_U58_n_37,mac_muladd_8ns_16s_26s_27_4_1_U58_n_38,mac_muladd_8ns_16s_26s_27_4_1_U58_n_39,mac_muladd_8ns_16s_26s_27_4_1_U58_n_40,mac_muladd_8ns_16s_26s_27_4_1_U58_n_41,mac_muladd_8ns_16s_26s_27_4_1_U58_n_42,mac_muladd_8ns_16s_26s_27_4_1_U58_n_43,mac_muladd_8ns_16s_26s_27_4_1_U58_n_44,mac_muladd_8ns_16s_26s_27_4_1_U58_n_45,mac_muladd_8ns_16s_26s_27_4_1_U58_n_46,mac_muladd_8ns_16s_26s_27_4_1_U58_n_47,mac_muladd_8ns_16s_26s_27_4_1_U58_n_48,mac_muladd_8ns_16s_26s_27_4_1_U58_n_49,mac_muladd_8ns_16s_26s_27_4_1_U58_n_50}),
        .Q(PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .in(in[7:0]),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_30 mac_muladd_8ns_16s_27s_27_4_1_U62
       (.FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U59_n_3,mac_muladd_8ns_16s_26s_27_4_1_U59_n_4,mac_muladd_8ns_16s_26s_27_4_1_U59_n_5,mac_muladd_8ns_16s_26s_27_4_1_U59_n_6,mac_muladd_8ns_16s_26s_27_4_1_U59_n_7,mac_muladd_8ns_16s_26s_27_4_1_U59_n_8,mac_muladd_8ns_16s_26s_27_4_1_U59_n_9,mac_muladd_8ns_16s_26s_27_4_1_U59_n_10,mac_muladd_8ns_16s_26s_27_4_1_U59_n_11,mac_muladd_8ns_16s_26s_27_4_1_U59_n_12,mac_muladd_8ns_16s_26s_27_4_1_U59_n_13,mac_muladd_8ns_16s_26s_27_4_1_U59_n_14,mac_muladd_8ns_16s_26s_27_4_1_U59_n_15,mac_muladd_8ns_16s_26s_27_4_1_U59_n_16,mac_muladd_8ns_16s_26s_27_4_1_U59_n_17,mac_muladd_8ns_16s_26s_27_4_1_U59_n_18,mac_muladd_8ns_16s_26s_27_4_1_U59_n_19,mac_muladd_8ns_16s_26s_27_4_1_U59_n_20,mac_muladd_8ns_16s_26s_27_4_1_U59_n_21,mac_muladd_8ns_16s_26s_27_4_1_U59_n_22,mac_muladd_8ns_16s_26s_27_4_1_U59_n_23,mac_muladd_8ns_16s_26s_27_4_1_U59_n_24,mac_muladd_8ns_16s_26s_27_4_1_U59_n_25,mac_muladd_8ns_16s_26s_27_4_1_U59_n_26,mac_muladd_8ns_16s_26s_27_4_1_U59_n_27,mac_muladd_8ns_16s_26s_27_4_1_U59_n_28,mac_muladd_8ns_16s_26s_27_4_1_U59_n_29,mac_muladd_8ns_16s_26s_27_4_1_U59_n_30,mac_muladd_8ns_16s_26s_27_4_1_U59_n_31,mac_muladd_8ns_16s_26s_27_4_1_U59_n_32,mac_muladd_8ns_16s_26s_27_4_1_U59_n_33,mac_muladd_8ns_16s_26s_27_4_1_U59_n_34,mac_muladd_8ns_16s_26s_27_4_1_U59_n_35,mac_muladd_8ns_16s_26s_27_4_1_U59_n_36,mac_muladd_8ns_16s_26s_27_4_1_U59_n_37,mac_muladd_8ns_16s_26s_27_4_1_U59_n_38,mac_muladd_8ns_16s_26s_27_4_1_U59_n_39,mac_muladd_8ns_16s_26s_27_4_1_U59_n_40,mac_muladd_8ns_16s_26s_27_4_1_U59_n_41,mac_muladd_8ns_16s_26s_27_4_1_U59_n_42,mac_muladd_8ns_16s_26s_27_4_1_U59_n_43,mac_muladd_8ns_16s_26s_27_4_1_U59_n_44,mac_muladd_8ns_16s_26s_27_4_1_U59_n_45,mac_muladd_8ns_16s_26s_27_4_1_U59_n_46,mac_muladd_8ns_16s_26s_27_4_1_U59_n_47,mac_muladd_8ns_16s_26s_27_4_1_U59_n_48,mac_muladd_8ns_16s_26s_27_4_1_U59_n_49,mac_muladd_8ns_16s_26s_27_4_1_U59_n_50}),
        .Q(PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .in(in[15:8]),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_31 mac_muladd_8ns_16s_27s_27_4_1_U63
       (.FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U60_n_3,mac_muladd_8ns_16s_26s_27_4_1_U60_n_4,mac_muladd_8ns_16s_26s_27_4_1_U60_n_5,mac_muladd_8ns_16s_26s_27_4_1_U60_n_6,mac_muladd_8ns_16s_26s_27_4_1_U60_n_7,mac_muladd_8ns_16s_26s_27_4_1_U60_n_8,mac_muladd_8ns_16s_26s_27_4_1_U60_n_9,mac_muladd_8ns_16s_26s_27_4_1_U60_n_10,mac_muladd_8ns_16s_26s_27_4_1_U60_n_11,mac_muladd_8ns_16s_26s_27_4_1_U60_n_12,mac_muladd_8ns_16s_26s_27_4_1_U60_n_13,mac_muladd_8ns_16s_26s_27_4_1_U60_n_14,mac_muladd_8ns_16s_26s_27_4_1_U60_n_15,mac_muladd_8ns_16s_26s_27_4_1_U60_n_16,mac_muladd_8ns_16s_26s_27_4_1_U60_n_17,mac_muladd_8ns_16s_26s_27_4_1_U60_n_18,mac_muladd_8ns_16s_26s_27_4_1_U60_n_19,mac_muladd_8ns_16s_26s_27_4_1_U60_n_20,mac_muladd_8ns_16s_26s_27_4_1_U60_n_21,mac_muladd_8ns_16s_26s_27_4_1_U60_n_22,mac_muladd_8ns_16s_26s_27_4_1_U60_n_23,mac_muladd_8ns_16s_26s_27_4_1_U60_n_24,mac_muladd_8ns_16s_26s_27_4_1_U60_n_25,mac_muladd_8ns_16s_26s_27_4_1_U60_n_26,mac_muladd_8ns_16s_26s_27_4_1_U60_n_27,mac_muladd_8ns_16s_26s_27_4_1_U60_n_28,mac_muladd_8ns_16s_26s_27_4_1_U60_n_29,mac_muladd_8ns_16s_26s_27_4_1_U60_n_30,mac_muladd_8ns_16s_26s_27_4_1_U60_n_31,mac_muladd_8ns_16s_26s_27_4_1_U60_n_32,mac_muladd_8ns_16s_26s_27_4_1_U60_n_33,mac_muladd_8ns_16s_26s_27_4_1_U60_n_34,mac_muladd_8ns_16s_26s_27_4_1_U60_n_35,mac_muladd_8ns_16s_26s_27_4_1_U60_n_36,mac_muladd_8ns_16s_26s_27_4_1_U60_n_37,mac_muladd_8ns_16s_26s_27_4_1_U60_n_38,mac_muladd_8ns_16s_26s_27_4_1_U60_n_39,mac_muladd_8ns_16s_26s_27_4_1_U60_n_40,mac_muladd_8ns_16s_26s_27_4_1_U60_n_41,mac_muladd_8ns_16s_26s_27_4_1_U60_n_42,mac_muladd_8ns_16s_26s_27_4_1_U60_n_43,mac_muladd_8ns_16s_26s_27_4_1_U60_n_44,mac_muladd_8ns_16s_26s_27_4_1_U60_n_45,mac_muladd_8ns_16s_26s_27_4_1_U60_n_46,mac_muladd_8ns_16s_26s_27_4_1_U60_n_47,mac_muladd_8ns_16s_26s_27_4_1_U60_n_48,mac_muladd_8ns_16s_26s_27_4_1_U60_n_49,mac_muladd_8ns_16s_26s_27_4_1_U60_n_50}),
        .Q(PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .grp_fu_1841_ce(grp_fu_1841_ce),
        .in(in[23:16]),
        .p_reg_reg({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .q00({FiltCoeff_5_U_n_3,FiltCoeff_5_U_n_4,FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18}));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[11]_i_2 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[11]),
        .I3(zext_ln242_fu_983_p1[1]),
        .O(\offset_4_reg_2066[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[11]_i_3 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[10]),
        .I3(zext_ln242_fu_983_p1[0]),
        .O(\offset_4_reg_2066[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[11]_i_4 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[9]),
        .I3(\offset_reg_599_reg_n_3_[9] ),
        .O(\offset_4_reg_2066[11]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[11]_i_5 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[8]),
        .I3(\offset_reg_599_reg_n_3_[8] ),
        .O(\offset_4_reg_2066[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[15]_i_2 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[15]),
        .I3(zext_ln242_fu_983_p1[5]),
        .O(\offset_4_reg_2066[15]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[15]_i_3 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[14]),
        .I3(zext_ln242_fu_983_p1[4]),
        .O(\offset_4_reg_2066[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[15]_i_4 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[13]),
        .I3(zext_ln242_fu_983_p1[3]),
        .O(\offset_4_reg_2066[15]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[15]_i_5 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[12]),
        .I3(zext_ln242_fu_983_p1[2]),
        .O(\offset_4_reg_2066[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \offset_4_reg_2066[19]_i_11 
       (.I0(tmp_fu_987_p4[0]),
        .I1(p_0_in3_in),
        .O(\offset_4_reg_2066[19]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[19]_i_12 
       (.I0(tmp_fu_987_p4[2]),
        .I1(tmp_fu_987_p4[3]),
        .O(\offset_4_reg_2066[19]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[19]_i_13 
       (.I0(tmp_fu_987_p4[1]),
        .I1(tmp_fu_987_p4[2]),
        .O(\offset_4_reg_2066[19]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \offset_4_reg_2066[19]_i_14 
       (.I0(p_0_in3_in),
        .I1(tmp_fu_987_p4[0]),
        .I2(tmp_fu_987_p4[1]),
        .O(\offset_4_reg_2066[19]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \offset_4_reg_2066[19]_i_15 
       (.I0(p_0_in3_in),
        .I1(tmp_fu_987_p4[0]),
        .O(\offset_4_reg_2066[19]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[19]_i_2 
       (.I0(Rate_reg_2008[19]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[19]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[19]_i_3 
       (.I0(Rate_reg_2008[18]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[19]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[19]_i_4 
       (.I0(Rate_reg_2008[17]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[19]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[19]_i_5 
       (.I0(Rate_reg_2008[16]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[19]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[19]_i_6 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[19]),
        .I2(tmp_fu_987_p4[3]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[3]),
        .O(\offset_4_reg_2066[19]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[19]_i_7 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[18]),
        .I2(tmp_fu_987_p4[2]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[2]),
        .O(\offset_4_reg_2066[19]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[19]_i_8 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[17]),
        .I2(tmp_fu_987_p4[1]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[1]),
        .O(\offset_4_reg_2066[19]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[19]_i_9 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[16]),
        .I2(tmp_fu_987_p4[0]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[0]),
        .O(\offset_4_reg_2066[19]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[23]_i_11 
       (.I0(tmp_fu_987_p4[6]),
        .I1(tmp_fu_987_p4[7]),
        .O(\offset_4_reg_2066[23]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[23]_i_12 
       (.I0(tmp_fu_987_p4[5]),
        .I1(tmp_fu_987_p4[6]),
        .O(\offset_4_reg_2066[23]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[23]_i_13 
       (.I0(tmp_fu_987_p4[4]),
        .I1(tmp_fu_987_p4[5]),
        .O(\offset_4_reg_2066[23]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[23]_i_14 
       (.I0(tmp_fu_987_p4[3]),
        .I1(tmp_fu_987_p4[4]),
        .O(\offset_4_reg_2066[23]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[23]_i_2 
       (.I0(Rate_reg_2008[23]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[23]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[23]_i_3 
       (.I0(Rate_reg_2008[22]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[23]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[23]_i_4 
       (.I0(Rate_reg_2008[21]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[23]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[23]_i_5 
       (.I0(Rate_reg_2008[20]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[23]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[23]_i_6 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[23]),
        .I2(tmp_fu_987_p4[7]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[7]),
        .O(\offset_4_reg_2066[23]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[23]_i_7 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[22]),
        .I2(tmp_fu_987_p4[6]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[6]),
        .O(\offset_4_reg_2066[23]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[23]_i_8 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[21]),
        .I2(tmp_fu_987_p4[5]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[5]),
        .O(\offset_4_reg_2066[23]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[23]_i_9 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[20]),
        .I2(tmp_fu_987_p4[4]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[4]),
        .O(\offset_4_reg_2066[23]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[27]_i_11 
       (.I0(tmp_fu_987_p4[10]),
        .I1(tmp_fu_987_p4[11]),
        .O(\offset_4_reg_2066[27]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[27]_i_12 
       (.I0(tmp_fu_987_p4[9]),
        .I1(tmp_fu_987_p4[10]),
        .O(\offset_4_reg_2066[27]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[27]_i_13 
       (.I0(tmp_fu_987_p4[8]),
        .I1(tmp_fu_987_p4[9]),
        .O(\offset_4_reg_2066[27]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[27]_i_14 
       (.I0(tmp_fu_987_p4[7]),
        .I1(tmp_fu_987_p4[8]),
        .O(\offset_4_reg_2066[27]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[27]_i_2 
       (.I0(Rate_reg_2008[27]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[27]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[27]_i_3 
       (.I0(Rate_reg_2008[26]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[27]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[27]_i_4 
       (.I0(Rate_reg_2008[25]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[27]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[27]_i_5 
       (.I0(Rate_reg_2008[24]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[27]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[27]_i_6 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[27]),
        .I2(tmp_fu_987_p4[11]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[11]),
        .O(\offset_4_reg_2066[27]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[27]_i_7 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[26]),
        .I2(tmp_fu_987_p4[10]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[10]),
        .O(\offset_4_reg_2066[27]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[27]_i_8 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[25]),
        .I2(tmp_fu_987_p4[9]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[9]),
        .O(\offset_4_reg_2066[27]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[27]_i_9 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[24]),
        .I2(tmp_fu_987_p4[8]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[8]),
        .O(\offset_4_reg_2066[27]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[31]_i_10 
       (.I0(tmp_fu_987_p4[14]),
        .I1(tmp_fu_987_p4[15]),
        .O(\offset_4_reg_2066[31]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[31]_i_11 
       (.I0(tmp_fu_987_p4[13]),
        .I1(tmp_fu_987_p4[14]),
        .O(\offset_4_reg_2066[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[31]_i_12 
       (.I0(tmp_fu_987_p4[12]),
        .I1(tmp_fu_987_p4[13]),
        .O(\offset_4_reg_2066[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset_4_reg_2066[31]_i_13 
       (.I0(tmp_fu_987_p4[11]),
        .I1(tmp_fu_987_p4[12]),
        .O(\offset_4_reg_2066[31]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[31]_i_2 
       (.I0(Rate_reg_2008[30]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[31]_i_3 
       (.I0(Rate_reg_2008[29]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_4_reg_2066[31]_i_4 
       (.I0(Rate_reg_2008[28]),
        .I1(p_9_in),
        .I2(p_0_in4_in),
        .O(\offset_4_reg_2066[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[31]_i_5 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[31]),
        .I2(tmp_fu_987_p4[15]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[15]),
        .O(\offset_4_reg_2066[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[31]_i_6 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[30]),
        .I2(tmp_fu_987_p4[14]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[14]),
        .O(\offset_4_reg_2066[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[31]_i_7 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[29]),
        .I2(tmp_fu_987_p4[13]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[13]),
        .O(\offset_4_reg_2066[31]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_4_reg_2066[31]_i_8 
       (.I0(p_9_in),
        .I1(Rate_reg_2008[28]),
        .I2(tmp_fu_987_p4[12]),
        .I3(p_0_in4_in),
        .I4(tmp_2_fu_1031_p4[12]),
        .O(\offset_4_reg_2066[31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[3]_i_2 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[3]),
        .I3(\offset_reg_599_reg_n_3_[3] ),
        .O(\offset_4_reg_2066[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[3]_i_3 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[2]),
        .I3(\offset_reg_599_reg_n_3_[2] ),
        .O(\offset_4_reg_2066[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[3]_i_4 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[1]),
        .I3(\offset_reg_599_reg_n_3_[1] ),
        .O(\offset_4_reg_2066[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[3]_i_5 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[0]),
        .I3(\offset_reg_599_reg_n_3_[0] ),
        .O(\offset_4_reg_2066[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[7]_i_2 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[7]),
        .I3(\offset_reg_599_reg_n_3_[7] ),
        .O(\offset_4_reg_2066[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[7]_i_3 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[6]),
        .I3(\offset_reg_599_reg_n_3_[6] ),
        .O(\offset_4_reg_2066[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[7]_i_4 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[5]),
        .I3(\offset_reg_599_reg_n_3_[5] ),
        .O(\offset_4_reg_2066[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \offset_4_reg_2066[7]_i_5 
       (.I0(p_0_in4_in),
        .I1(p_9_in),
        .I2(Rate_reg_2008[4]),
        .I3(\offset_reg_599_reg_n_3_[4] ),
        .O(\offset_4_reg_2066[7]_i_5_n_3 ));
  FDRE \offset_4_reg_2066_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[3]_i_1_n_10 ),
        .Q(offset_4_reg_2066[0]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[11]_i_1_n_8 ),
        .Q(offset_4_reg_2066[10]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[11]_i_1_n_7 ),
        .Q(offset_4_reg_2066[11]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[11]_i_1 
       (.CI(\offset_4_reg_2066_reg[7]_i_1_n_3 ),
        .CO({\offset_4_reg_2066_reg[11]_i_1_n_3 ,\offset_4_reg_2066_reg[11]_i_1_n_4 ,\offset_4_reg_2066_reg[11]_i_1_n_5 ,\offset_4_reg_2066_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({zext_ln242_fu_983_p1[1:0],\offset_reg_599_reg_n_3_[9] ,\offset_reg_599_reg_n_3_[8] }),
        .O({\offset_4_reg_2066_reg[11]_i_1_n_7 ,\offset_4_reg_2066_reg[11]_i_1_n_8 ,\offset_4_reg_2066_reg[11]_i_1_n_9 ,\offset_4_reg_2066_reg[11]_i_1_n_10 }),
        .S({\offset_4_reg_2066[11]_i_2_n_3 ,\offset_4_reg_2066[11]_i_3_n_3 ,\offset_4_reg_2066[11]_i_4_n_3 ,\offset_4_reg_2066[11]_i_5_n_3 }));
  FDRE \offset_4_reg_2066_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[15]_i_1_n_10 ),
        .Q(offset_4_reg_2066[12]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[15]_i_1_n_9 ),
        .Q(offset_4_reg_2066[13]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[15]_i_1_n_8 ),
        .Q(offset_4_reg_2066[14]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[15]_i_1_n_7 ),
        .Q(offset_4_reg_2066[15]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[15]_i_1 
       (.CI(\offset_4_reg_2066_reg[11]_i_1_n_3 ),
        .CO({\offset_4_reg_2066_reg[15]_i_1_n_3 ,\offset_4_reg_2066_reg[15]_i_1_n_4 ,\offset_4_reg_2066_reg[15]_i_1_n_5 ,\offset_4_reg_2066_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln242_fu_983_p1[5:2]),
        .O({\offset_4_reg_2066_reg[15]_i_1_n_7 ,\offset_4_reg_2066_reg[15]_i_1_n_8 ,\offset_4_reg_2066_reg[15]_i_1_n_9 ,\offset_4_reg_2066_reg[15]_i_1_n_10 }),
        .S({\offset_4_reg_2066[15]_i_2_n_3 ,\offset_4_reg_2066[15]_i_3_n_3 ,\offset_4_reg_2066[15]_i_4_n_3 ,\offset_4_reg_2066[15]_i_5_n_3 }));
  FDRE \offset_4_reg_2066_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[19]_i_1_n_10 ),
        .Q(offset_4_reg_2066[16]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[19]_i_1_n_9 ),
        .Q(offset_4_reg_2066[17]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[19]_i_1_n_8 ),
        .Q(offset_4_reg_2066[18]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[19]_i_1_n_7 ),
        .Q(offset_4_reg_2066[19]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[19]_i_1 
       (.CI(\offset_4_reg_2066_reg[15]_i_1_n_3 ),
        .CO({\offset_4_reg_2066_reg[19]_i_1_n_3 ,\offset_4_reg_2066_reg[19]_i_1_n_4 ,\offset_4_reg_2066_reg[19]_i_1_n_5 ,\offset_4_reg_2066_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\offset_4_reg_2066[19]_i_2_n_3 ,\offset_4_reg_2066[19]_i_3_n_3 ,\offset_4_reg_2066[19]_i_4_n_3 ,\offset_4_reg_2066[19]_i_5_n_3 }),
        .O({\offset_4_reg_2066_reg[19]_i_1_n_7 ,\offset_4_reg_2066_reg[19]_i_1_n_8 ,\offset_4_reg_2066_reg[19]_i_1_n_9 ,\offset_4_reg_2066_reg[19]_i_1_n_10 }),
        .S({\offset_4_reg_2066[19]_i_6_n_3 ,\offset_4_reg_2066[19]_i_7_n_3 ,\offset_4_reg_2066[19]_i_8_n_3 ,\offset_4_reg_2066[19]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \offset_4_reg_2066_reg[19]_i_10 
       (.CI(1'b0),
        .CO({\offset_4_reg_2066_reg[19]_i_10_n_3 ,\offset_4_reg_2066_reg[19]_i_10_n_4 ,\offset_4_reg_2066_reg[19]_i_10_n_5 ,\offset_4_reg_2066_reg[19]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_fu_987_p4[2:1],\offset_4_reg_2066[19]_i_11_n_3 ,1'b0}),
        .O(tmp_2_fu_1031_p4[3:0]),
        .S({\offset_4_reg_2066[19]_i_12_n_3 ,\offset_4_reg_2066[19]_i_13_n_3 ,\offset_4_reg_2066[19]_i_14_n_3 ,\offset_4_reg_2066[19]_i_15_n_3 }));
  FDRE \offset_4_reg_2066_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[3]_i_1_n_9 ),
        .Q(offset_4_reg_2066[1]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[23]_i_1_n_10 ),
        .Q(offset_4_reg_2066[20]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[23]_i_1_n_9 ),
        .Q(offset_4_reg_2066[21]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[23]_i_1_n_8 ),
        .Q(offset_4_reg_2066[22]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[23]_i_1_n_7 ),
        .Q(offset_4_reg_2066[23]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[23]_i_1 
       (.CI(\offset_4_reg_2066_reg[19]_i_1_n_3 ),
        .CO({\offset_4_reg_2066_reg[23]_i_1_n_3 ,\offset_4_reg_2066_reg[23]_i_1_n_4 ,\offset_4_reg_2066_reg[23]_i_1_n_5 ,\offset_4_reg_2066_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\offset_4_reg_2066[23]_i_2_n_3 ,\offset_4_reg_2066[23]_i_3_n_3 ,\offset_4_reg_2066[23]_i_4_n_3 ,\offset_4_reg_2066[23]_i_5_n_3 }),
        .O({\offset_4_reg_2066_reg[23]_i_1_n_7 ,\offset_4_reg_2066_reg[23]_i_1_n_8 ,\offset_4_reg_2066_reg[23]_i_1_n_9 ,\offset_4_reg_2066_reg[23]_i_1_n_10 }),
        .S({\offset_4_reg_2066[23]_i_6_n_3 ,\offset_4_reg_2066[23]_i_7_n_3 ,\offset_4_reg_2066[23]_i_8_n_3 ,\offset_4_reg_2066[23]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \offset_4_reg_2066_reg[23]_i_10 
       (.CI(\offset_4_reg_2066_reg[19]_i_10_n_3 ),
        .CO({\offset_4_reg_2066_reg[23]_i_10_n_3 ,\offset_4_reg_2066_reg[23]_i_10_n_4 ,\offset_4_reg_2066_reg[23]_i_10_n_5 ,\offset_4_reg_2066_reg[23]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_987_p4[6:3]),
        .O(tmp_2_fu_1031_p4[7:4]),
        .S({\offset_4_reg_2066[23]_i_11_n_3 ,\offset_4_reg_2066[23]_i_12_n_3 ,\offset_4_reg_2066[23]_i_13_n_3 ,\offset_4_reg_2066[23]_i_14_n_3 }));
  FDRE \offset_4_reg_2066_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[27]_i_1_n_10 ),
        .Q(offset_4_reg_2066[24]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[27]_i_1_n_9 ),
        .Q(offset_4_reg_2066[25]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[27]_i_1_n_8 ),
        .Q(offset_4_reg_2066[26]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[27]_i_1_n_7 ),
        .Q(offset_4_reg_2066[27]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[27]_i_1 
       (.CI(\offset_4_reg_2066_reg[23]_i_1_n_3 ),
        .CO({\offset_4_reg_2066_reg[27]_i_1_n_3 ,\offset_4_reg_2066_reg[27]_i_1_n_4 ,\offset_4_reg_2066_reg[27]_i_1_n_5 ,\offset_4_reg_2066_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\offset_4_reg_2066[27]_i_2_n_3 ,\offset_4_reg_2066[27]_i_3_n_3 ,\offset_4_reg_2066[27]_i_4_n_3 ,\offset_4_reg_2066[27]_i_5_n_3 }),
        .O({\offset_4_reg_2066_reg[27]_i_1_n_7 ,\offset_4_reg_2066_reg[27]_i_1_n_8 ,\offset_4_reg_2066_reg[27]_i_1_n_9 ,\offset_4_reg_2066_reg[27]_i_1_n_10 }),
        .S({\offset_4_reg_2066[27]_i_6_n_3 ,\offset_4_reg_2066[27]_i_7_n_3 ,\offset_4_reg_2066[27]_i_8_n_3 ,\offset_4_reg_2066[27]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \offset_4_reg_2066_reg[27]_i_10 
       (.CI(\offset_4_reg_2066_reg[23]_i_10_n_3 ),
        .CO({\offset_4_reg_2066_reg[27]_i_10_n_3 ,\offset_4_reg_2066_reg[27]_i_10_n_4 ,\offset_4_reg_2066_reg[27]_i_10_n_5 ,\offset_4_reg_2066_reg[27]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_987_p4[10:7]),
        .O(tmp_2_fu_1031_p4[11:8]),
        .S({\offset_4_reg_2066[27]_i_11_n_3 ,\offset_4_reg_2066[27]_i_12_n_3 ,\offset_4_reg_2066[27]_i_13_n_3 ,\offset_4_reg_2066[27]_i_14_n_3 }));
  FDRE \offset_4_reg_2066_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[31]_i_1_n_10 ),
        .Q(offset_4_reg_2066[28]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[31]_i_1_n_9 ),
        .Q(offset_4_reg_2066[29]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[3]_i_1_n_8 ),
        .Q(offset_4_reg_2066[2]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[31]_i_1_n_8 ),
        .Q(offset_4_reg_2066[30]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[31]_i_1_n_7 ),
        .Q(offset_4_reg_2066[31]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[31]_i_1 
       (.CI(\offset_4_reg_2066_reg[27]_i_1_n_3 ),
        .CO({\NLW_offset_4_reg_2066_reg[31]_i_1_CO_UNCONNECTED [3],\offset_4_reg_2066_reg[31]_i_1_n_4 ,\offset_4_reg_2066_reg[31]_i_1_n_5 ,\offset_4_reg_2066_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\offset_4_reg_2066[31]_i_2_n_3 ,\offset_4_reg_2066[31]_i_3_n_3 ,\offset_4_reg_2066[31]_i_4_n_3 }),
        .O({\offset_4_reg_2066_reg[31]_i_1_n_7 ,\offset_4_reg_2066_reg[31]_i_1_n_8 ,\offset_4_reg_2066_reg[31]_i_1_n_9 ,\offset_4_reg_2066_reg[31]_i_1_n_10 }),
        .S({\offset_4_reg_2066[31]_i_5_n_3 ,\offset_4_reg_2066[31]_i_6_n_3 ,\offset_4_reg_2066[31]_i_7_n_3 ,\offset_4_reg_2066[31]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \offset_4_reg_2066_reg[31]_i_9 
       (.CI(\offset_4_reg_2066_reg[27]_i_10_n_3 ),
        .CO({\NLW_offset_4_reg_2066_reg[31]_i_9_CO_UNCONNECTED [3],\offset_4_reg_2066_reg[31]_i_9_n_4 ,\offset_4_reg_2066_reg[31]_i_9_n_5 ,\offset_4_reg_2066_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_fu_987_p4[13:11]}),
        .O(tmp_2_fu_1031_p4[15:12]),
        .S({\offset_4_reg_2066[31]_i_10_n_3 ,\offset_4_reg_2066[31]_i_11_n_3 ,\offset_4_reg_2066[31]_i_12_n_3 ,\offset_4_reg_2066[31]_i_13_n_3 }));
  FDRE \offset_4_reg_2066_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[3]_i_1_n_7 ),
        .Q(offset_4_reg_2066[3]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\offset_4_reg_2066_reg[3]_i_1_n_3 ,\offset_4_reg_2066_reg[3]_i_1_n_4 ,\offset_4_reg_2066_reg[3]_i_1_n_5 ,\offset_4_reg_2066_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\offset_reg_599_reg_n_3_[3] ,\offset_reg_599_reg_n_3_[2] ,\offset_reg_599_reg_n_3_[1] ,\offset_reg_599_reg_n_3_[0] }),
        .O({\offset_4_reg_2066_reg[3]_i_1_n_7 ,\offset_4_reg_2066_reg[3]_i_1_n_8 ,\offset_4_reg_2066_reg[3]_i_1_n_9 ,\offset_4_reg_2066_reg[3]_i_1_n_10 }),
        .S({\offset_4_reg_2066[3]_i_2_n_3 ,\offset_4_reg_2066[3]_i_3_n_3 ,\offset_4_reg_2066[3]_i_4_n_3 ,\offset_4_reg_2066[3]_i_5_n_3 }));
  FDRE \offset_4_reg_2066_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[7]_i_1_n_10 ),
        .Q(offset_4_reg_2066[4]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[7]_i_1_n_9 ),
        .Q(offset_4_reg_2066[5]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[7]_i_1_n_8 ),
        .Q(offset_4_reg_2066[6]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[7]_i_1_n_7 ),
        .Q(offset_4_reg_2066[7]),
        .R(1'b0));
  CARRY4 \offset_4_reg_2066_reg[7]_i_1 
       (.CI(\offset_4_reg_2066_reg[3]_i_1_n_3 ),
        .CO({\offset_4_reg_2066_reg[7]_i_1_n_3 ,\offset_4_reg_2066_reg[7]_i_1_n_4 ,\offset_4_reg_2066_reg[7]_i_1_n_5 ,\offset_4_reg_2066_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\offset_reg_599_reg_n_3_[7] ,\offset_reg_599_reg_n_3_[6] ,\offset_reg_599_reg_n_3_[5] ,\offset_reg_599_reg_n_3_[4] }),
        .O({\offset_4_reg_2066_reg[7]_i_1_n_7 ,\offset_4_reg_2066_reg[7]_i_1_n_8 ,\offset_4_reg_2066_reg[7]_i_1_n_9 ,\offset_4_reg_2066_reg[7]_i_1_n_10 }),
        .S({\offset_4_reg_2066[7]_i_2_n_3 ,\offset_4_reg_2066[7]_i_3_n_3 ,\offset_4_reg_2066[7]_i_4_n_3 ,\offset_4_reg_2066[7]_i_5_n_3 }));
  FDRE \offset_4_reg_2066_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[11]_i_1_n_10 ),
        .Q(offset_4_reg_2066[8]),
        .R(1'b0));
  FDRE \offset_4_reg_2066_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\offset_4_reg_2066_reg[11]_i_1_n_9 ),
        .Q(offset_4_reg_2066[9]),
        .R(1'b0));
  FDRE \offset_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[0]),
        .Q(\offset_reg_599_reg_n_3_[0] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[10]),
        .Q(zext_ln242_fu_983_p1[0]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[11]),
        .Q(zext_ln242_fu_983_p1[1]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[12]),
        .Q(zext_ln242_fu_983_p1[2]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[13]),
        .Q(zext_ln242_fu_983_p1[3]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[14]),
        .Q(zext_ln242_fu_983_p1[4]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[15]),
        .Q(zext_ln242_fu_983_p1[5]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[16]),
        .Q(tmp_fu_987_p4[0]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[17]),
        .Q(tmp_fu_987_p4[1]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[18]),
        .Q(tmp_fu_987_p4[2]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[19]),
        .Q(tmp_fu_987_p4[3]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[1]),
        .Q(\offset_reg_599_reg_n_3_[1] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[20]),
        .Q(tmp_fu_987_p4[4]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[21]),
        .Q(tmp_fu_987_p4[5]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[22]),
        .Q(tmp_fu_987_p4[6]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[23]),
        .Q(tmp_fu_987_p4[7]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[24]),
        .Q(tmp_fu_987_p4[8]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[25]),
        .Q(tmp_fu_987_p4[9]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[26]),
        .Q(tmp_fu_987_p4[10]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[27]),
        .Q(tmp_fu_987_p4[11]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[28]),
        .Q(tmp_fu_987_p4[12]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[29]),
        .Q(tmp_fu_987_p4[13]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[2]),
        .Q(\offset_reg_599_reg_n_3_[2] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[30]),
        .Q(tmp_fu_987_p4[14]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[31]),
        .Q(tmp_fu_987_p4[15]),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[3]),
        .Q(\offset_reg_599_reg_n_3_[3] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[4]),
        .Q(\offset_reg_599_reg_n_3_[4] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[5]),
        .Q(\offset_reg_599_reg_n_3_[5] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[6]),
        .Q(\offset_reg_599_reg_n_3_[6] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[7]),
        .Q(\offset_reg_599_reg_n_3_[7] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[8]),
        .Q(\offset_reg_599_reg_n_3_[8] ),
        .R(ap_CS_fsm_state4));
  FDRE \offset_reg_599_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(offset_4_reg_2066[9]),
        .Q(\offset_reg_599_reg_n_3_[9] ),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_0_i_12
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(vscale_core_polyphase_U0_vfltCoeff_ce0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ram_reg_0_i_1__0
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln299_reg_2157_reg_n_3_[0] ),
        .I3(\brmerge221_i_reg_2118_reg_n_3_[0] ),
        .I4(cmp81_i_reg_2095),
        .I5(ap_block_pp1_stage0_11001),
        .O(vscale_core_polyphase_U0_SrcYUV422_read));
  LUT6 #(
    .INIT(64'hBFBFBF404040BF40)) 
    \select_ln250_1_reg_2041[0]_i_1 
       (.I0(j_reg_533[0]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[2]),
        .I3(\i_reg_522_reg_n_3_[0] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[0]),
        .O(\select_ln250_1_reg_2041[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \select_ln250_1_reg_2041[1]_i_1 
       (.I0(select_ln250_1_reg_2041_reg[0]),
        .I1(\i_reg_522_reg_n_3_[0] ),
        .I2(p_0_in),
        .I3(\i_reg_522_reg_n_3_[1] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[1]),
        .O(select_ln250_1_fu_888_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln250_1_reg_2041[1]_i_2 
       (.I0(j_reg_533[2]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[0]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \select_ln250_1_reg_2041[2]_i_1 
       (.I0(select_ln250_1_reg_2041_reg[1]),
        .I1(\i_reg_522_reg_n_3_[1] ),
        .I2(\select_ln250_1_reg_2041[2]_i_2_n_3 ),
        .I3(\i_reg_522_reg_n_3_[2] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[2]),
        .O(select_ln250_1_fu_888_p3__0[2]));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \select_ln250_1_reg_2041[2]_i_2 
       (.I0(j_reg_533[0]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[2]),
        .I3(\i_reg_522_reg_n_3_[0] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[0]),
        .O(\select_ln250_1_reg_2041[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \select_ln250_1_reg_2041[3]_i_1 
       (.I0(select_ln250_1_reg_2041_reg[2]),
        .I1(\i_reg_522_reg_n_3_[2] ),
        .I2(\select_ln250_1_reg_2041[3]_i_2_n_3 ),
        .I3(\i_reg_522_reg_n_3_[3] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[3]),
        .O(select_ln250_1_fu_888_p3__0[3]));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    \select_ln250_1_reg_2041[3]_i_2 
       (.I0(select_ln250_1_reg_2041_reg[0]),
        .I1(\i_reg_522_reg_n_3_[0] ),
        .I2(p_0_in),
        .I3(\i_reg_522_reg_n_3_[1] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[1]),
        .O(\select_ln250_1_reg_2041[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln250_1_reg_2041[4]_i_1 
       (.I0(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .I1(\i_reg_522_reg_n_3_[4] ),
        .I2(icmp_ln250_reg_2033),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln250_1_reg_2041_reg[4]),
        .O(\select_ln250_1_reg_2041[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln250_1_reg_2041[5]_i_1 
       (.I0(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .I1(select_ln250_1_reg_2041_reg[4]),
        .I2(\i_reg_522_reg_n_3_[4] ),
        .I3(\i_reg_522_reg_n_3_[5] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg[5]),
        .O(select_ln250_1_fu_888_p3[5]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \select_ln250_1_reg_2041[5]_i_2 
       (.I0(\i_reg_522_reg_n_3_[3] ),
        .I1(select_ln250_1_reg_2041_reg[3]),
        .I2(select_ln250_1_reg_2041_reg[2]),
        .I3(i_reg_5220),
        .I4(\i_reg_522_reg_n_3_[2] ),
        .I5(\select_ln250_1_reg_2041[3]_i_2_n_3 ),
        .O(\select_ln250_1_reg_2041[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \select_ln250_1_reg_2041[6]_i_1 
       (.I0(select_ln250_1_reg_2041_reg[5]),
        .I1(\i_reg_522_reg_n_3_[5] ),
        .I2(\select_ln250_1_reg_2041[6]_i_2_n_3 ),
        .I3(\i_reg_522_reg_n_3_[6] ),
        .I4(i_reg_5220),
        .I5(select_ln250_1_reg_2041_reg__0),
        .O(select_ln250_1_fu_888_p3[6]));
  LUT6 #(
    .INIT(64'h45557555FFFFFFFF)) 
    \select_ln250_1_reg_2041[6]_i_2 
       (.I0(\i_reg_522_reg_n_3_[4] ),
        .I1(icmp_ln250_reg_2033),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln250_1_reg_2041_reg[4]),
        .I5(\select_ln250_1_reg_2041[5]_i_2_n_3 ),
        .O(\select_ln250_1_reg_2041[6]_i_2_n_3 ));
  FDRE \select_ln250_1_reg_2041_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(\select_ln250_1_reg_2041[0]_i_1_n_3 ),
        .Q(select_ln250_1_reg_2041_reg[0]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_2041_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(select_ln250_1_fu_888_p3__0[1]),
        .Q(select_ln250_1_reg_2041_reg[1]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_2041_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(select_ln250_1_fu_888_p3__0[2]),
        .Q(select_ln250_1_reg_2041_reg[2]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_2041_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(select_ln250_1_fu_888_p3__0[3]),
        .Q(select_ln250_1_reg_2041_reg[3]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_2041_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(\select_ln250_1_reg_2041[4]_i_1_n_3 ),
        .Q(select_ln250_1_reg_2041_reg[4]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_2041_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(select_ln250_1_fu_888_p3[5]),
        .Q(select_ln250_1_reg_2041_reg[5]),
        .R(1'b0));
  FDRE \select_ln250_1_reg_2041_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_5110),
        .D(select_ln250_1_fu_888_p3[6]),
        .Q(select_ln250_1_reg_2041_reg__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln250_reg_2037[0]_i_1 
       (.I0(j_reg_533[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln250_fu_862_p2),
        .I3(select_ln250_reg_2037[0]),
        .O(\select_ln250_reg_2037[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF8CFF00008C00)) 
    \select_ln250_reg_2037[1]_i_1 
       (.I0(j_reg_533[0]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[2]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln250_fu_862_p2),
        .I5(select_ln250_reg_2037[1]),
        .O(\select_ln250_reg_2037[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \select_ln250_reg_2037[2]_i_1 
       (.I0(j_reg_533[2]),
        .I1(j_reg_533[1]),
        .I2(j_reg_533[0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln250_fu_862_p2),
        .I5(select_ln250_reg_2037[2]),
        .O(\select_ln250_reg_2037[2]_i_1_n_3 ));
  FDRE \select_ln250_reg_2037_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln250_reg_2037[0]_i_1_n_3 ),
        .Q(select_ln250_reg_2037[0]),
        .R(1'b0));
  FDRE \select_ln250_reg_2037_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln250_reg_2037[1]_i_1_n_3 ),
        .Q(select_ln250_reg_2037[1]),
        .R(1'b0));
  FDRE \select_ln250_reg_2037_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln250_reg_2037[2]_i_1_n_3 ),
        .Q(select_ln250_reg_2037[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF20FF200000FF20)) 
    start_once_reg_i_1__0
       (.I0(ap_start),
        .I1(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_CS_fsm_state5),
        .I5(icmp_ln260_fu_962_p2),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_610[0]_i_1 
       (.I0(x_reg_610_reg[0]),
        .O(x_1_fu_1184_p2[0]));
  LUT6 #(
    .INIT(64'hFFBF000000000000)) 
    \x_reg_610[10]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state6),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_block_pp1_stage0_11001),
        .I4(icmp_ln260_fu_962_p2),
        .I5(ap_CS_fsm_state5),
        .O(x_reg_610));
  LUT4 #(
    .INIT(16'h0040)) 
    \x_reg_610[10]_i_2 
       (.I0(ap_condition_pp1_exit_iter0_state6),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_block_pp1_stage0_11001),
        .O(x_reg_6100));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \x_reg_610[10]_i_3 
       (.I0(x_reg_610_reg[9]),
        .I1(x_reg_610_reg[7]),
        .I2(\x_reg_610[10]_i_4_n_3 ),
        .I3(x_reg_610_reg[6]),
        .I4(x_reg_610_reg[8]),
        .I5(x_reg_610_reg[10]),
        .O(x_1_fu_1184_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_reg_610[10]_i_4 
       (.I0(x_reg_610_reg[5]),
        .I1(x_reg_610_reg[2]),
        .I2(x_reg_610_reg[1]),
        .I3(x_reg_610_reg[0]),
        .I4(x_reg_610_reg[3]),
        .I5(x_reg_610_reg[4]),
        .O(\x_reg_610[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_610[1]_i_1 
       (.I0(x_reg_610_reg[0]),
        .I1(x_reg_610_reg[1]),
        .O(x_1_fu_1184_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_reg_610[2]_i_1 
       (.I0(x_reg_610_reg[0]),
        .I1(x_reg_610_reg[1]),
        .I2(x_reg_610_reg[2]),
        .O(x_1_fu_1184_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_reg_610[3]_i_1 
       (.I0(x_reg_610_reg[2]),
        .I1(x_reg_610_reg[1]),
        .I2(x_reg_610_reg[0]),
        .I3(x_reg_610_reg[3]),
        .O(x_1_fu_1184_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \x_reg_610[4]_i_1 
       (.I0(x_reg_610_reg[3]),
        .I1(x_reg_610_reg[0]),
        .I2(x_reg_610_reg[1]),
        .I3(x_reg_610_reg[2]),
        .I4(x_reg_610_reg[4]),
        .O(x_1_fu_1184_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \x_reg_610[5]_i_1 
       (.I0(x_reg_610_reg[2]),
        .I1(x_reg_610_reg[1]),
        .I2(x_reg_610_reg[0]),
        .I3(x_reg_610_reg[3]),
        .I4(x_reg_610_reg[4]),
        .I5(x_reg_610_reg[5]),
        .O(x_1_fu_1184_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_reg_610[6]_i_1 
       (.I0(\x_reg_610[10]_i_4_n_3 ),
        .I1(x_reg_610_reg[6]),
        .O(x_1_fu_1184_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \x_reg_610[7]_i_1 
       (.I0(x_reg_610_reg[6]),
        .I1(\x_reg_610[10]_i_4_n_3 ),
        .I2(x_reg_610_reg[7]),
        .O(x_1_fu_1184_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \x_reg_610[8]_i_1 
       (.I0(x_reg_610_reg[7]),
        .I1(\x_reg_610[10]_i_4_n_3 ),
        .I2(x_reg_610_reg[6]),
        .I3(x_reg_610_reg[8]),
        .O(x_1_fu_1184_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \x_reg_610[9]_i_1 
       (.I0(x_reg_610_reg[8]),
        .I1(x_reg_610_reg[6]),
        .I2(\x_reg_610[10]_i_4_n_3 ),
        .I3(x_reg_610_reg[7]),
        .I4(x_reg_610_reg[9]),
        .O(x_1_fu_1184_p2[9]));
  FDRE \x_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[0]),
        .Q(x_reg_610_reg[0]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[10]),
        .Q(x_reg_610_reg[10]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[1]),
        .Q(x_reg_610_reg[1]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[2]),
        .Q(x_reg_610_reg[2]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[3]),
        .Q(x_reg_610_reg[3]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[4]),
        .Q(x_reg_610_reg[4]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[5]),
        .Q(x_reg_610_reg[5]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[6]),
        .Q(x_reg_610_reg[6]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[7]),
        .Q(x_reg_610_reg[7]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[8]),
        .Q(x_reg_610_reg[8]),
        .R(x_reg_610));
  FDRE \x_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_6100),
        .D(x_1_fu_1184_p2[9]),
        .Q(x_reg_610_reg[9]),
        .R(x_reg_610));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_2057[0]_i_1 
       (.I0(\y_reg_544_reg_n_3_[0] ),
        .O(y_1_fu_956_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_1_reg_2057[1]_i_1 
       (.I0(\y_reg_544_reg_n_3_[0] ),
        .I1(\y_reg_544_reg_n_3_[1] ),
        .O(y_1_fu_956_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_1_reg_2057[2]_i_1 
       (.I0(\y_reg_544_reg_n_3_[0] ),
        .I1(\y_reg_544_reg_n_3_[1] ),
        .I2(sel0[0]),
        .O(y_1_fu_956_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_1_reg_2057[3]_i_1 
       (.I0(sel0[0]),
        .I1(\y_reg_544_reg_n_3_[1] ),
        .I2(\y_reg_544_reg_n_3_[0] ),
        .I3(sel0[1]),
        .O(y_1_fu_956_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_1_reg_2057[4]_i_1 
       (.I0(sel0[1]),
        .I1(\y_reg_544_reg_n_3_[0] ),
        .I2(\y_reg_544_reg_n_3_[1] ),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .O(y_1_fu_956_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_1_reg_2057[5]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(\y_reg_544_reg_n_3_[1] ),
        .I3(\y_reg_544_reg_n_3_[0] ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(y_1_fu_956_p2[5]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \y_1_reg_2057[6]_i_1 
       (.I0(sel0[1]),
        .I1(\y_1_reg_2057[6]_i_2_n_3 ),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(y_1_fu_956_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_1_reg_2057[6]_i_2 
       (.I0(\y_reg_544_reg_n_3_[1] ),
        .I1(\y_reg_544_reg_n_3_[0] ),
        .O(\y_1_reg_2057[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_1_reg_2057[7]_i_1 
       (.I0(sel0[4]),
        .I1(\y_1_reg_2057[9]_i_2_n_3 ),
        .I2(sel0[5]),
        .O(y_1_fu_956_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_1_reg_2057[8]_i_1 
       (.I0(sel0[5]),
        .I1(\y_1_reg_2057[9]_i_2_n_3 ),
        .I2(sel0[4]),
        .I3(sel0[6]),
        .O(y_1_fu_956_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_1_reg_2057[9]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[4]),
        .I2(\y_1_reg_2057[9]_i_2_n_3 ),
        .I3(sel0[5]),
        .I4(sel0[7]),
        .O(y_1_fu_956_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_1_reg_2057[9]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\y_reg_544_reg_n_3_[1] ),
        .I4(\y_reg_544_reg_n_3_[0] ),
        .I5(sel0[1]),
        .O(\y_1_reg_2057[9]_i_2_n_3 ));
  FDRE \y_1_reg_2057_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[0]),
        .Q(y_1_reg_2057[0]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[1]),
        .Q(y_1_reg_2057[1]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[2]),
        .Q(y_1_reg_2057[2]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[3]),
        .Q(y_1_reg_2057[3]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[4]),
        .Q(y_1_reg_2057[4]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[5]),
        .Q(y_1_reg_2057[5]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[6]),
        .Q(y_1_reg_2057[6]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[7]),
        .Q(y_1_reg_2057[7]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[8]),
        .Q(y_1_reg_2057[8]),
        .R(1'b0));
  FDRE \y_1_reg_2057_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_956_p2[9]),
        .Q(y_1_reg_2057[9]),
        .R(1'b0));
  FDRE \y_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[0]),
        .Q(\y_reg_544_reg_n_3_[0] ),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[1]),
        .Q(\y_reg_544_reg_n_3_[1] ),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[2]),
        .Q(sel0[0]),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[3]),
        .Q(sel0[1]),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[4]),
        .Q(sel0[2]),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[5]),
        .Q(sel0[3]),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[6]),
        .Q(sel0[4]),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[7]),
        .Q(sel0[5]),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[8]),
        .Q(sel0[6]),
        .R(ap_CS_fsm_state4));
  FDRE \y_reg_544_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_1_reg_2057[9]),
        .Q(sel0[7]),
        .R(ap_CS_fsm_state4));
  FDRE \zext_ln222_reg_2013_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [0]),
        .Q(zext_ln222_reg_2013[0]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [1]),
        .Q(zext_ln222_reg_2013[1]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [2]),
        .Q(zext_ln222_reg_2013[2]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [3]),
        .Q(zext_ln222_reg_2013[3]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [4]),
        .Q(zext_ln222_reg_2013[4]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [5]),
        .Q(zext_ln222_reg_2013[5]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [6]),
        .Q(zext_ln222_reg_2013[6]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [7]),
        .Q(zext_ln222_reg_2013[7]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [8]),
        .Q(zext_ln222_reg_2013[8]),
        .R(1'b0));
  FDRE \zext_ln222_reg_2013_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln222_reg_2013_reg[9]_0 [9]),
        .Q(zext_ln222_reg_2013[9]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(zext_ln225_reg_2018_reg[0]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(zext_ln225_reg_2018_reg[1]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(zext_ln225_reg_2018_reg[2]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(zext_ln225_reg_2018_reg[3]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(zext_ln225_reg_2018_reg[4]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(zext_ln225_reg_2018_reg[5]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(zext_ln225_reg_2018_reg[6]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(zext_ln225_reg_2018_reg[7]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(zext_ln225_reg_2018_reg[8]),
        .R(1'b0));
  FDRE \zext_ln225_reg_2018_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(zext_ln225_reg_2018_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    p_reg_reg,
    ap_enable_reg_pp1_iter0,
    FiltCoeff_5_addr_1_reg_2147,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input [5:0]p_reg_reg;
  input ap_enable_reg_pp1_iter0;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_53 bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .p_reg_reg(p_reg_reg),
        .q00(q00),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_10
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    FiltCoeff_5_addr_1_reg_2147,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input [5:0]p_reg_reg;
  input p_reg_reg_0;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [5:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_52 bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .q00(q00),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_11
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter2,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter2;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_51 bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .p_reg_reg(p_reg_reg),
        .q00(q00),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_12
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter3,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter3;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_50 bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .p_reg_reg(p_reg_reg),
        .q00(q00),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_13
   (q00,
    select_ln250_reg_2037,
    Q,
    ap_enable_reg_pp0_iter1,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter4,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter4;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter4;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_49 bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .p_reg_reg(p_reg_reg),
        .q00(q00),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_14
   (q00,
    select_ln250_reg_2037,
    Q,
    ap_enable_reg_pp0_iter1,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter5,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter5;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter5;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U
       (.FiltCoeff_5_addr_1_reg_2147(FiltCoeff_5_addr_1_reg_2147),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .p_reg_reg(p_reg_reg),
        .q00(q00),
        .select_ln250_reg_2037(select_ln250_reg_2037),
        .vfltCoeff_q0(vfltCoeff_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram
   (q00,
    select_ln250_reg_2037,
    Q,
    ap_enable_reg_pp0_iter1,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter5,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter5;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [5:0]FiltCoeff_5_address0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter5;
  wire p_0_in;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'hA8000000)) 
    ram_reg_0_63_0_0_i_1
       (.I0(select_ln250_reg_2037[2]),
        .I1(select_ln250_reg_2037[0]),
        .I2(select_ln250_reg_2037[1]),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__1
       (.I0(FiltCoeff_5_addr_1_reg_2147[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg[0]),
        .O(FiltCoeff_5_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__1
       (.I0(FiltCoeff_5_addr_1_reg_2147[1]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg[1]),
        .O(FiltCoeff_5_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__1
       (.I0(FiltCoeff_5_addr_1_reg_2147[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg[2]),
        .O(FiltCoeff_5_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__1
       (.I0(FiltCoeff_5_addr_1_reg_2147[3]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg[3]),
        .O(FiltCoeff_5_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__1
       (.I0(FiltCoeff_5_addr_1_reg_2147[4]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg[4]),
        .O(FiltCoeff_5_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__1
       (.I0(FiltCoeff_5_addr_1_reg_2147[5]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg[5]),
        .O(FiltCoeff_5_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_49
   (q00,
    select_ln250_reg_2037,
    Q,
    ap_enable_reg_pp0_iter1,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter4,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter4;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_4_address0;
  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter4;
  wire p_0_in;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_0_63_0_0_i_1__0
       (.I0(select_ln250_reg_2037[0]),
        .I1(select_ln250_reg_2037[1]),
        .I2(select_ln250_reg_2037[2]),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__2
       (.I0(FiltCoeff_5_addr_1_reg_2147[0]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(p_reg_reg[0]),
        .O(FiltCoeff_4_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__2
       (.I0(FiltCoeff_5_addr_1_reg_2147[1]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(p_reg_reg[1]),
        .O(FiltCoeff_4_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__2
       (.I0(FiltCoeff_5_addr_1_reg_2147[2]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(p_reg_reg[2]),
        .O(FiltCoeff_4_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__2
       (.I0(FiltCoeff_5_addr_1_reg_2147[3]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(p_reg_reg[3]),
        .O(FiltCoeff_4_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__2
       (.I0(FiltCoeff_5_addr_1_reg_2147[4]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(p_reg_reg[4]),
        .O(FiltCoeff_4_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__2
       (.I0(FiltCoeff_5_addr_1_reg_2147[5]),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(p_reg_reg[5]),
        .O(FiltCoeff_4_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_4_address0[0]),
        .A1(FiltCoeff_4_address0[1]),
        .A2(FiltCoeff_4_address0[2]),
        .A3(FiltCoeff_4_address0[3]),
        .A4(FiltCoeff_4_address0[4]),
        .A5(FiltCoeff_4_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_50
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter3,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter3;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_3_address0;
  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire p_0_in;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_reg_0_63_0_0_i_1__1
       (.I0(select_ln250_reg_2037[1]),
        .I1(select_ln250_reg_2037[0]),
        .I2(select_ln250_reg_2037[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__3
       (.I0(FiltCoeff_5_addr_1_reg_2147[0]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(p_reg_reg[0]),
        .O(FiltCoeff_3_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__3
       (.I0(FiltCoeff_5_addr_1_reg_2147[1]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(p_reg_reg[1]),
        .O(FiltCoeff_3_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__3
       (.I0(FiltCoeff_5_addr_1_reg_2147[2]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(p_reg_reg[2]),
        .O(FiltCoeff_3_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__3
       (.I0(FiltCoeff_5_addr_1_reg_2147[3]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(p_reg_reg[3]),
        .O(FiltCoeff_3_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__3
       (.I0(FiltCoeff_5_addr_1_reg_2147[4]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(p_reg_reg[4]),
        .O(FiltCoeff_3_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__3
       (.I0(FiltCoeff_5_addr_1_reg_2147[5]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(p_reg_reg[5]),
        .O(FiltCoeff_3_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_3_address0[0]),
        .A1(FiltCoeff_3_address0[1]),
        .A2(FiltCoeff_3_address0[2]),
        .A3(FiltCoeff_3_address0[3]),
        .A4(FiltCoeff_3_address0[4]),
        .A5(FiltCoeff_3_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_51
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    FiltCoeff_5_addr_1_reg_2147,
    ap_enable_reg_pp1_iter2,
    p_reg_reg,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_enable_reg_pp1_iter2;
  input [5:0]p_reg_reg;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_2_address0;
  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire p_0_in;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h04000000)) 
    ram_reg_0_63_0_0_i_1__2
       (.I0(select_ln250_reg_2037[0]),
        .I1(select_ln250_reg_2037[1]),
        .I2(select_ln250_reg_2037[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__4
       (.I0(FiltCoeff_5_addr_1_reg_2147[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(p_reg_reg[0]),
        .O(FiltCoeff_2_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__4
       (.I0(FiltCoeff_5_addr_1_reg_2147[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(p_reg_reg[1]),
        .O(FiltCoeff_2_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__4
       (.I0(FiltCoeff_5_addr_1_reg_2147[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(p_reg_reg[2]),
        .O(FiltCoeff_2_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__4
       (.I0(FiltCoeff_5_addr_1_reg_2147[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(p_reg_reg[3]),
        .O(FiltCoeff_2_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__4
       (.I0(FiltCoeff_5_addr_1_reg_2147[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(p_reg_reg[4]),
        .O(FiltCoeff_2_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__4
       (.I0(FiltCoeff_5_addr_1_reg_2147[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(p_reg_reg[5]),
        .O(FiltCoeff_2_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_2_address0[0]),
        .A1(FiltCoeff_2_address0[1]),
        .A2(FiltCoeff_2_address0[2]),
        .A3(FiltCoeff_2_address0[3]),
        .A4(FiltCoeff_2_address0[4]),
        .A5(FiltCoeff_2_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_52
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    FiltCoeff_5_addr_1_reg_2147,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input [5:0]p_reg_reg;
  input p_reg_reg_0;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_1_address0;
  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_0_in;
  wire [5:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h04000000)) 
    ram_reg_0_63_0_0_i_1__3
       (.I0(select_ln250_reg_2037[1]),
        .I1(select_ln250_reg_2037[0]),
        .I2(select_ln250_reg_2037[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_2__0
       (.I0(p_reg_reg[0]),
        .I1(Q[1]),
        .I2(p_reg_reg_0),
        .I3(FiltCoeff_5_addr_1_reg_2147[0]),
        .O(FiltCoeff_1_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3__0
       (.I0(p_reg_reg[1]),
        .I1(Q[1]),
        .I2(p_reg_reg_0),
        .I3(FiltCoeff_5_addr_1_reg_2147[1]),
        .O(FiltCoeff_1_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4__0
       (.I0(p_reg_reg[2]),
        .I1(Q[1]),
        .I2(p_reg_reg_0),
        .I3(FiltCoeff_5_addr_1_reg_2147[2]),
        .O(FiltCoeff_1_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5__0
       (.I0(p_reg_reg[3]),
        .I1(Q[1]),
        .I2(p_reg_reg_0),
        .I3(FiltCoeff_5_addr_1_reg_2147[3]),
        .O(FiltCoeff_1_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6__0
       (.I0(p_reg_reg[4]),
        .I1(Q[1]),
        .I2(p_reg_reg_0),
        .I3(FiltCoeff_5_addr_1_reg_2147[4]),
        .O(FiltCoeff_1_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7__0
       (.I0(p_reg_reg[5]),
        .I1(Q[1]),
        .I2(p_reg_reg_0),
        .I3(FiltCoeff_5_addr_1_reg_2147[5]),
        .O(FiltCoeff_1_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_1_address0[0]),
        .A1(FiltCoeff_1_address0[1]),
        .A2(FiltCoeff_1_address0[2]),
        .A3(FiltCoeff_1_address0[3]),
        .A4(FiltCoeff_1_address0[4]),
        .A5(FiltCoeff_1_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_53
   (q00,
    select_ln250_reg_2037,
    ap_enable_reg_pp0_iter1,
    Q,
    p_reg_reg,
    ap_enable_reg_pp1_iter0,
    FiltCoeff_5_addr_1_reg_2147,
    ap_clk,
    vfltCoeff_q0);
  output [15:0]q00;
  input [2:0]select_ln250_reg_2037;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input [5:0]p_reg_reg;
  input ap_enable_reg_pp1_iter0;
  input [5:0]FiltCoeff_5_addr_1_reg_2147;
  input ap_clk;
  input [15:0]vfltCoeff_q0;

  wire [5:0]FiltCoeff_0_address0;
  wire [5:0]FiltCoeff_5_addr_1_reg_2147;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire p_0_in;
  wire [5:0]p_reg_reg;
  wire [15:0]q00;
  wire [2:0]select_ln250_reg_2037;
  wire [15:0]vfltCoeff_q0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    ram_reg_0_63_0_0_i_2
       (.I0(select_ln250_reg_2037[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(select_ln250_reg_2037[1]),
        .I4(select_ln250_reg_2037[0]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_3
       (.I0(p_reg_reg[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(FiltCoeff_5_addr_1_reg_2147[0]),
        .O(FiltCoeff_0_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_4
       (.I0(p_reg_reg[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(FiltCoeff_5_addr_1_reg_2147[1]),
        .O(FiltCoeff_0_address0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_5
       (.I0(p_reg_reg[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(FiltCoeff_5_addr_1_reg_2147[2]),
        .O(FiltCoeff_0_address0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_6
       (.I0(p_reg_reg[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(FiltCoeff_5_addr_1_reg_2147[3]),
        .O(FiltCoeff_0_address0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_7
       (.I0(p_reg_reg[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(FiltCoeff_5_addr_1_reg_2147[4]),
        .O(FiltCoeff_0_address0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_63_0_0_i_8
       (.I0(p_reg_reg[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(FiltCoeff_5_addr_1_reg_2147[5]),
        .O(FiltCoeff_0_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_0_address0[0]),
        .A1(FiltCoeff_0_address0[1]),
        .A2(FiltCoeff_0_address0[2]),
        .A3(FiltCoeff_0_address0[3]),
        .A4(FiltCoeff_0_address0[4]),
        .A5(FiltCoeff_0_address0[5]),
        .D(vfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0
   (WEA,
    D,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    \cmp81_i_reg_2095_reg[0] ,
    \cmp81_i_reg_2095_reg[0]_0 ,
    ram_reg_0_1,
    ram_reg_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    Q,
    ap_block_pp1_stage0_11001,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ,
    cmp81_i_reg_2095,
    d0,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] ,
    ap_clk,
    we0,
    ce1,
    ram_reg_0_5,
    ram_reg_0_6);
  output [0:0]WEA;
  output [7:0]D;
  output [23:0]q1;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [7:0]\cmp81_i_reg_2095_reg[0] ;
  output [7:0]\cmp81_i_reg_2095_reg[0]_0 ;
  output [7:0]ram_reg_0_1;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_0_2;
  output [7:0]ram_reg_0_3;
  input ram_reg_0_4;
  input [0:0]Q;
  input ap_block_pp1_stage0_11001;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ;
  input cmp81_i_reg_2095;
  input [23:0]d0;
  input [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] ;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]ram_reg_0_5;
  input [10:0]ram_reg_0_6;

  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] ;
  wire ce1;
  wire cmp81_i_reg_2095;
  wire [7:0]\cmp81_i_reg_2095_reg[0] ;
  wire [7:0]\cmp81_i_reg_2095_reg[0]_0 ;
  wire [23:0]d0;
  wire [23:0]q1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire ram_reg_0_4;
  wire [10:0]ram_reg_0_5;
  wire [10:0]ram_reg_0_6;
  wire [7:0]ram_reg_1;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_48 bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.D(D),
        .Q(Q),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] (\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 (\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] (\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] ),
        .ce0(WEA),
        .ce1(ce1),
        .cmp81_i_reg_2095(cmp81_i_reg_2095),
        .\cmp81_i_reg_2095_reg[0] (\cmp81_i_reg_2095_reg[0] ),
        .\cmp81_i_reg_2095_reg[0]_0 (\cmp81_i_reg_2095_reg[0]_0 ),
        .d0(d0),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_0_7(ram_reg_0_6),
        .ram_reg_1_0(ram_reg_1),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_15
   (D,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] ,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_1,
    WEA,
    ram_reg_0_2,
    ram_reg_1,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_0,
    ram_reg_1_1);
  output [7:0]D;
  output [23:0]q1;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ;
  input [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] ;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_1;
  input [0:0]WEA;
  input [7:0]ram_reg_0_2;
  input ram_reg_1;
  input [7:0]ram_reg_0_3;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_1_0;
  input [7:0]ram_reg_1_1;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] ;
  wire ce1;
  wire [23:0]q1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_47 bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] (\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 (\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] (\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] ),
        .ce1(ce1),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(ram_reg_1_1),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16
   (D,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] ,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_1,
    WEA,
    ram_reg_0_2,
    ram_reg_1,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_0,
    ram_reg_1_1);
  output [7:0]D;
  output [23:0]q1;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ;
  input [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] ;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_1;
  input [0:0]WEA;
  input [7:0]ram_reg_0_2;
  input ram_reg_1;
  input [7:0]ram_reg_0_3;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_1_0;
  input [7:0]ram_reg_1_1;

  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] ;
  wire ce1;
  wire [23:0]q1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_46 bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] (\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 (\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] (\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] ),
        .ce1(ce1),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(ram_reg_1_1),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17
   (A,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_1,
    WEA,
    ram_reg_0_2,
    ram_reg_1,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_0,
    ram_reg_1_1);
  output [7:0]A;
  output [23:0]q1;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  input p_reg_reg;
  input p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_1;
  input [0:0]WEA;
  input [7:0]ram_reg_0_2;
  input ram_reg_1;
  input [7:0]ram_reg_0_3;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_1_0;
  input [7:0]ram_reg_1_1;

  wire [7:0]A;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [23:0]q1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_45 bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.A(A),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ce1(ce1),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(p_reg_reg_1),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(ram_reg_1_1),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18
   (A,
    q1,
    ram_reg_0,
    ram_reg_1,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_0,
    WEA,
    ram_reg_0_1,
    ram_reg_1_0,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_1_1,
    ram_reg_1_2);
  output [7:0]A;
  output [23:0]q1;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input p_reg_reg;
  input [23:0]p_reg_reg_0;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_0;
  input [0:0]WEA;
  input [7:0]ram_reg_0_1;
  input ram_reg_1_0;
  input [7:0]ram_reg_0_2;
  input [7:0]ram_reg_0_3;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_1_1;
  input [7:0]ram_reg_1_2;

  wire [7:0]A;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire [23:0]q1;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_1;
  wire ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_44 bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.A(A),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ce1(ce1),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(ram_reg_1_1),
        .ram_reg_1_3(ram_reg_1_2),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19
   (we0,
    ap_block_pp1_stage0_11001,
    WEA,
    ce1,
    q1,
    ram_reg_0,
    ap_enable_reg_pp1_iter2,
    ram_reg_0_0,
    Q,
    ap_enable_reg_pp1_iter0,
    cmp81_i_reg_2095,
    ram_reg_0_1,
    SrcYUV422_empty_n,
    OutYUV_full_n,
    OutputWriteEn_reg_2086,
    ram_reg_0_i_4,
    ram_reg_0_i_4_0,
    ap_clk,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_1,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_1_0,
    ram_reg_1_1);
  output we0;
  output ap_block_pp1_stage0_11001;
  output [0:0]WEA;
  output ce1;
  output [23:0]q1;
  input ram_reg_0;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_0_0;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter0;
  input cmp81_i_reg_2095;
  input ram_reg_0_1;
  input SrcYUV422_empty_n;
  input OutYUV_full_n;
  input OutputWriteEn_reg_2086;
  input ram_reg_0_i_4;
  input ram_reg_0_i_4_0;
  input ap_clk;
  input [10:0]ram_reg_0_2;
  input [10:0]ram_reg_0_3;
  input [7:0]ram_reg_0_4;
  input ram_reg_1;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_0_6;
  input [7:0]ram_reg_0_7;
  input [7:0]ram_reg_1_0;
  input [7:0]ram_reg_1_1;

  wire OutYUV_full_n;
  wire OutputWriteEn_reg_2086;
  wire [0:0]Q;
  wire SrcYUV422_empty_n;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter2;
  wire ce1;
  wire cmp81_i_reg_2095;
  wire [23:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire [10:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire [7:0]ram_reg_0_6;
  wire [7:0]ram_reg_0_7;
  wire ram_reg_0_i_4;
  wire ram_reg_0_i_4_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U
       (.OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_reg_2086(OutputWriteEn_reg_2086),
        .Q(Q),
        .SrcYUV422_empty_n(SrcYUV422_empty_n),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ce0(WEA),
        .ce1(ce1),
        .cmp81_i_reg_2095(cmp81_i_reg_2095),
        .\cmp81_i_reg_2095_reg[0] (ap_block_pp1_stage0_11001),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_0_7(ram_reg_0_6),
        .ram_reg_0_8(ram_reg_0_7),
        .ram_reg_0_i_4_0(ram_reg_0_i_4),
        .ram_reg_0_i_4_1(ram_reg_0_i_4_0),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(ram_reg_1_1),
        .we0(we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram
   (we0,
    \cmp81_i_reg_2095_reg[0] ,
    ce0,
    ce1,
    q1,
    ram_reg_0_0,
    ap_enable_reg_pp1_iter2,
    ram_reg_0_1,
    Q,
    ap_enable_reg_pp1_iter0,
    cmp81_i_reg_2095,
    ram_reg_0_2,
    SrcYUV422_empty_n,
    OutYUV_full_n,
    OutputWriteEn_reg_2086,
    ram_reg_0_i_4_0,
    ram_reg_0_i_4_1,
    ap_clk,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_0,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_1_1,
    ram_reg_1_2);
  output we0;
  output \cmp81_i_reg_2095_reg[0] ;
  output ce0;
  output ce1;
  output [23:0]q1;
  input ram_reg_0_0;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_0_1;
  input [0:0]Q;
  input ap_enable_reg_pp1_iter0;
  input cmp81_i_reg_2095;
  input ram_reg_0_2;
  input SrcYUV422_empty_n;
  input OutYUV_full_n;
  input OutputWriteEn_reg_2086;
  input ram_reg_0_i_4_0;
  input ram_reg_0_i_4_1;
  input ap_clk;
  input [10:0]ram_reg_0_3;
  input [10:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input ram_reg_1_0;
  input [7:0]ram_reg_0_6;
  input [7:0]ram_reg_0_7;
  input [7:0]ram_reg_0_8;
  input [7:0]ram_reg_1_1;
  input [7:0]ram_reg_1_2;

  wire [23:0]LineBuf_val_V_5_d0;
  wire OutYUV_full_n;
  wire OutputWriteEn_reg_2086;
  wire [0:0]Q;
  wire SrcYUV422_empty_n;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter2;
  wire ce0;
  wire ce1;
  wire cmp81_i_reg_2095;
  wire \cmp81_i_reg_2095_reg[0] ;
  wire [23:0]q1;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire [10:0]ram_reg_0_3;
  wire [10:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire [7:0]ram_reg_0_6;
  wire [7:0]ram_reg_0_7;
  wire [7:0]ram_reg_0_8;
  wire ram_reg_0_i_4_0;
  wire ram_reg_0_i_4_1;
  wire ram_reg_0_i_5_n_3;
  wire ram_reg_0_i_6_n_3;
  wire ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_0_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_4,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_5_d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,LineBuf_val_V_5_d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ce0,ce0,ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0_0),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0_1),
        .I3(\cmp81_i_reg_2095_reg[0] ),
        .O(we0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__3
       (.I0(ram_reg_0_5[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[6]),
        .O(LineBuf_val_V_5_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__3
       (.I0(ram_reg_0_5[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[5]),
        .O(LineBuf_val_V_5_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__3
       (.I0(ram_reg_0_5[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[4]),
        .O(LineBuf_val_V_5_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__3
       (.I0(ram_reg_0_5[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[3]),
        .O(LineBuf_val_V_5_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__3
       (.I0(ram_reg_0_5[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[2]),
        .O(LineBuf_val_V_5_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15__3
       (.I0(ram_reg_0_5[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[1]),
        .O(LineBuf_val_V_5_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16__3
       (.I0(ram_reg_0_5[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[0]),
        .O(LineBuf_val_V_5_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17__3
       (.I0(ram_reg_1_1[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[1]),
        .O(LineBuf_val_V_5_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18__3
       (.I0(ram_reg_1_1[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[0]),
        .O(LineBuf_val_V_5_d0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_1__4
       (.I0(ram_reg_0_7[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[7]),
        .O(LineBuf_val_V_5_d0[15]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_i_2
       (.I0(\cmp81_i_reg_2095_reg[0] ),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_20
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(\cmp81_i_reg_2095_reg[0] ),
        .O(ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__4
       (.I0(ram_reg_0_7[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[6]),
        .O(LineBuf_val_V_5_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__4
       (.I0(ram_reg_0_7[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[5]),
        .O(LineBuf_val_V_5_d0[13]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ram_reg_0_i_4
       (.I0(ram_reg_0_i_5_n_3),
        .I1(cmp81_i_reg_2095),
        .I2(ram_reg_0_2),
        .I3(SrcYUV422_empty_n),
        .I4(OutYUV_full_n),
        .I5(ram_reg_0_i_6_n_3),
        .O(\cmp81_i_reg_2095_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__4
       (.I0(ram_reg_0_7[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[4]),
        .O(LineBuf_val_V_5_d0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_5
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_4_1),
        .O(ram_reg_0_i_5_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__4
       (.I0(ram_reg_0_7[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[3]),
        .O(LineBuf_val_V_5_d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_6
       (.I0(OutputWriteEn_reg_2086),
        .I1(ram_reg_0_i_4_0),
        .O(ram_reg_0_i_6_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__4
       (.I0(ram_reg_0_7[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[2]),
        .O(LineBuf_val_V_5_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__3
       (.I0(ram_reg_0_7[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[1]),
        .O(LineBuf_val_V_5_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__3
       (.I0(ram_reg_0_7[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_8[0]),
        .O(LineBuf_val_V_5_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__3
       (.I0(ram_reg_0_5[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[7]),
        .O(LineBuf_val_V_5_d0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({ram_reg_0_3,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_4,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_5_d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_1__3
       (.I0(ram_reg_1_1[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[7]),
        .O(LineBuf_val_V_5_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_2__3
       (.I0(ram_reg_1_1[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[6]),
        .O(LineBuf_val_V_5_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_3__3
       (.I0(ram_reg_1_1[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[5]),
        .O(LineBuf_val_V_5_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_4__3
       (.I0(ram_reg_1_1[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[4]),
        .O(LineBuf_val_V_5_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_5__3
       (.I0(ram_reg_1_1[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[3]),
        .O(LineBuf_val_V_5_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_6__3
       (.I0(ram_reg_1_1[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[2]),
        .O(LineBuf_val_V_5_d0[18]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_44
   (A,
    q1,
    ram_reg_0_0,
    ram_reg_1_0,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_1,
    WEA,
    ram_reg_0_2,
    ram_reg_1_1,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_2,
    ram_reg_1_3);
  output [7:0]A;
  output [23:0]q1;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_1_0;
  input p_reg_reg;
  input [23:0]p_reg_reg_0;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_1;
  input [0:0]WEA;
  input [7:0]ram_reg_0_2;
  input ram_reg_1_1;
  input [7:0]ram_reg_0_3;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_1_2;
  input [7:0]ram_reg_1_3;

  wire [7:0]A;
  wire [23:0]LineBuf_val_V_4_d0;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire [23:0]q1;
  wire [7:0]ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire [7:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire [7:0]ram_reg_1_3;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(q1[0]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__5
       (.I0(q1[15]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[15]),
        .O(ram_reg_0_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__6
       (.I0(q1[23]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[23]),
        .O(ram_reg_1_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__4
       (.I0(q1[14]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[14]),
        .O(ram_reg_0_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__5
       (.I0(q1[22]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[22]),
        .O(ram_reg_1_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__2
       (.I0(q1[7]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__3
       (.I0(q1[13]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[13]),
        .O(ram_reg_0_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__4
       (.I0(q1[21]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[21]),
        .O(ram_reg_1_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__2
       (.I0(q1[6]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__3
       (.I0(q1[12]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[12]),
        .O(ram_reg_0_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__4
       (.I0(q1[20]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[20]),
        .O(ram_reg_1_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__2
       (.I0(q1[5]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__3
       (.I0(q1[11]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[11]),
        .O(ram_reg_0_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__4
       (.I0(q1[19]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[19]),
        .O(ram_reg_1_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__2
       (.I0(q1[4]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__3
       (.I0(q1[10]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[10]),
        .O(ram_reg_0_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__4
       (.I0(q1[18]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[18]),
        .O(ram_reg_1_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__2
       (.I0(q1[3]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__3
       (.I0(q1[9]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[9]),
        .O(ram_reg_0_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__4
       (.I0(q1[17]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[17]),
        .O(ram_reg_1_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__2
       (.I0(q1[2]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__3
       (.I0(q1[8]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[8]),
        .O(ram_reg_0_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__4
       (.I0(q1[16]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[16]),
        .O(ram_reg_1_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__0
       (.I0(q1[1]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0[1]),
        .O(A[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_4_d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,LineBuf_val_V_4_d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__2
       (.I0(ram_reg_0_2[6]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[6]),
        .O(LineBuf_val_V_4_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__2
       (.I0(ram_reg_0_2[5]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[5]),
        .O(LineBuf_val_V_4_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__2
       (.I0(ram_reg_0_2[4]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[4]),
        .O(LineBuf_val_V_4_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__2
       (.I0(ram_reg_0_2[3]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[3]),
        .O(LineBuf_val_V_4_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__2
       (.I0(ram_reg_0_2[2]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[2]),
        .O(LineBuf_val_V_4_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15__2
       (.I0(ram_reg_0_2[1]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[1]),
        .O(LineBuf_val_V_4_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16__2
       (.I0(ram_reg_0_2[0]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[0]),
        .O(LineBuf_val_V_4_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17__2
       (.I0(ram_reg_1_2[1]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[1]),
        .O(LineBuf_val_V_4_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18__2
       (.I0(ram_reg_1_2[0]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[0]),
        .O(LineBuf_val_V_4_d0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_1__3
       (.I0(ram_reg_0_4[7]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[7]),
        .O(LineBuf_val_V_4_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__3
       (.I0(ram_reg_0_4[6]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[6]),
        .O(LineBuf_val_V_4_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__3
       (.I0(ram_reg_0_4[5]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[5]),
        .O(LineBuf_val_V_4_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__3
       (.I0(ram_reg_0_4[4]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[4]),
        .O(LineBuf_val_V_4_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__3
       (.I0(ram_reg_0_4[3]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[3]),
        .O(LineBuf_val_V_4_d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__3
       (.I0(ram_reg_0_4[2]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[2]),
        .O(LineBuf_val_V_4_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__2
       (.I0(ram_reg_0_4[1]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[1]),
        .O(LineBuf_val_V_4_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__2
       (.I0(ram_reg_0_4[0]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_5[0]),
        .O(LineBuf_val_V_4_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__2
       (.I0(ram_reg_0_2[7]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_0_3[7]),
        .O(LineBuf_val_V_4_d0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_4_d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_1__2
       (.I0(ram_reg_1_2[7]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[7]),
        .O(LineBuf_val_V_4_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_2__2
       (.I0(ram_reg_1_2[6]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[6]),
        .O(LineBuf_val_V_4_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_3__2
       (.I0(ram_reg_1_2[5]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[5]),
        .O(LineBuf_val_V_4_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_4__2
       (.I0(ram_reg_1_2[4]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[4]),
        .O(LineBuf_val_V_4_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_5__2
       (.I0(ram_reg_1_2[3]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[3]),
        .O(LineBuf_val_V_4_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_6__2
       (.I0(ram_reg_1_2[2]),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_3[2]),
        .O(LineBuf_val_V_4_d0[18]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_45
   (A,
    q1,
    ram_reg_0_0,
    ram_reg_0_1,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_2,
    WEA,
    ram_reg_0_3,
    ram_reg_1_0,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_1,
    ram_reg_1_2);
  output [7:0]A;
  output [23:0]q1;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_0_1;
  input p_reg_reg;
  input p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_2;
  input [0:0]WEA;
  input [7:0]ram_reg_0_3;
  input ram_reg_1_0;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_0_6;
  input [7:0]ram_reg_1_1;
  input [7:0]ram_reg_1_2;

  wire [7:0]A;
  wire [23:0]LineBuf_val_V_3_d0;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce1;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [23:0]q1;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire [7:0]ram_reg_0_6;
  wire ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_1__3
       (.I0(q1[23]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[23]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_1__4
       (.I0(q1[15]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[15]),
        .O(ram_reg_0_0[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_2__1
       (.I0(q1[22]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[22]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_2__2
       (.I0(q1[14]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[14]),
        .O(ram_reg_0_0[6]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_2__3
       (.I0(q1[7]),
        .I1(p_reg_reg_1[7]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_3
       (.I0(q1[21]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[21]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_3__0
       (.I0(q1[13]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[13]),
        .O(ram_reg_0_0[5]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_3__1
       (.I0(q1[6]),
        .I1(p_reg_reg_1[6]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_4
       (.I0(q1[20]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[20]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_4__0
       (.I0(q1[12]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[12]),
        .O(ram_reg_0_0[4]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_4__1
       (.I0(q1[5]),
        .I1(p_reg_reg_1[5]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_5
       (.I0(q1[19]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[19]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_5__0
       (.I0(q1[11]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[11]),
        .O(ram_reg_0_0[3]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_5__1
       (.I0(q1[4]),
        .I1(p_reg_reg_1[4]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_6
       (.I0(q1[18]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[18]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_6__0
       (.I0(q1[10]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[10]),
        .O(ram_reg_0_0[2]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_6__1
       (.I0(q1[3]),
        .I1(p_reg_reg_1[3]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_7
       (.I0(q1[17]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[17]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_7__0
       (.I0(q1[9]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[9]),
        .O(ram_reg_0_0[1]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_7__1
       (.I0(q1[2]),
        .I1(p_reg_reg_1[2]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_8
       (.I0(q1[16]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[16]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    p_reg_reg_i_8__0
       (.I0(q1[8]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1[8]),
        .O(ram_reg_0_0[0]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_8__1
       (.I0(q1[1]),
        .I1(p_reg_reg_1[1]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[1]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    p_reg_reg_i_9
       (.I0(q1[0]),
        .I1(p_reg_reg_1[0]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(ram_reg_0_1[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_3_d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,LineBuf_val_V_3_d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__1
       (.I0(ram_reg_0_3[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[6]),
        .O(LineBuf_val_V_3_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__1
       (.I0(ram_reg_0_3[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[5]),
        .O(LineBuf_val_V_3_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__1
       (.I0(ram_reg_0_3[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[4]),
        .O(LineBuf_val_V_3_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__1
       (.I0(ram_reg_0_3[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[3]),
        .O(LineBuf_val_V_3_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__1
       (.I0(ram_reg_0_3[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[2]),
        .O(LineBuf_val_V_3_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15__1
       (.I0(ram_reg_0_3[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[1]),
        .O(LineBuf_val_V_3_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16__1
       (.I0(ram_reg_0_3[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[0]),
        .O(LineBuf_val_V_3_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17__1
       (.I0(ram_reg_1_1[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[1]),
        .O(LineBuf_val_V_3_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18__1
       (.I0(ram_reg_1_1[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[0]),
        .O(LineBuf_val_V_3_d0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_1__2
       (.I0(ram_reg_0_5[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[7]),
        .O(LineBuf_val_V_3_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__2
       (.I0(ram_reg_0_5[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[6]),
        .O(LineBuf_val_V_3_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__2
       (.I0(ram_reg_0_5[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[5]),
        .O(LineBuf_val_V_3_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__2
       (.I0(ram_reg_0_5[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[4]),
        .O(LineBuf_val_V_3_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__2
       (.I0(ram_reg_0_5[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[3]),
        .O(LineBuf_val_V_3_d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__2
       (.I0(ram_reg_0_5[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[2]),
        .O(LineBuf_val_V_3_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__1
       (.I0(ram_reg_0_5[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[1]),
        .O(LineBuf_val_V_3_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__1
       (.I0(ram_reg_0_5[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[0]),
        .O(LineBuf_val_V_3_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__1
       (.I0(ram_reg_0_3[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[7]),
        .O(LineBuf_val_V_3_d0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_3_d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_1__1
       (.I0(ram_reg_1_1[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[7]),
        .O(LineBuf_val_V_3_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_2__1
       (.I0(ram_reg_1_1[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[6]),
        .O(LineBuf_val_V_3_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_3__1
       (.I0(ram_reg_1_1[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[5]),
        .O(LineBuf_val_V_3_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_4__1
       (.I0(ram_reg_1_1[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[4]),
        .O(LineBuf_val_V_3_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_5__1
       (.I0(ram_reg_1_1[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[3]),
        .O(LineBuf_val_V_3_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_6__1
       (.I0(ram_reg_1_1[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[2]),
        .O(LineBuf_val_V_3_d0[18]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_46
   (D,
    q1,
    ram_reg_0_0,
    ram_reg_0_1,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] ,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_2,
    WEA,
    ram_reg_0_3,
    ram_reg_1_0,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_1,
    ram_reg_1_2);
  output [7:0]D;
  output [23:0]q1;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_0_1;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ;
  input [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] ;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_2;
  input [0:0]WEA;
  input [7:0]ram_reg_0_3;
  input ram_reg_1_0;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_0_6;
  input [7:0]ram_reg_1_1;
  input [7:0]ram_reg_1_2;

  wire [7:0]D;
  wire [23:0]LineBuf_val_V_2_d0;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] ;
  wire ce1;
  wire [23:0]q1;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire [7:0]ram_reg_0_6;
  wire ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [0]),
        .O(ram_reg_0_1[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[1]_i_1 
       (.I0(q1[1]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [1]),
        .O(ram_reg_0_1[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[2]_i_1 
       (.I0(q1[2]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [2]),
        .O(ram_reg_0_1[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[3]_i_1 
       (.I0(q1[3]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [3]),
        .O(ram_reg_0_1[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[4]_i_1 
       (.I0(q1[4]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [4]),
        .O(ram_reg_0_1[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[5]_i_1 
       (.I0(q1[5]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [5]),
        .O(ram_reg_0_1[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[6]_i_1 
       (.I0(q1[6]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [6]),
        .O(ram_reg_0_1[6]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[7]_i_1 
       (.I0(q1[7]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [7]),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .O(ram_reg_0_1[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[0]_i_1 
       (.I0(q1[8]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [8]),
        .O(ram_reg_0_0[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[1]_i_1 
       (.I0(q1[9]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [9]),
        .O(ram_reg_0_0[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[2]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [10]),
        .O(ram_reg_0_0[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[3]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [11]),
        .O(ram_reg_0_0[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[4]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [12]),
        .O(ram_reg_0_0[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[5]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [13]),
        .O(ram_reg_0_0[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[6]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [14]),
        .O(ram_reg_0_0[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[7]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [15]),
        .O(ram_reg_0_0[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[0]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [16]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[1]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [17]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[2]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [18]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[3]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [19]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[4]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [20]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[5]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [21]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[6]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [22]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[7]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7] [23]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_2_d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,LineBuf_val_V_2_d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_0_3[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[6]),
        .O(LineBuf_val_V_2_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_3[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[5]),
        .O(LineBuf_val_V_2_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_0_3[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[4]),
        .O(LineBuf_val_V_2_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_0_3[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[3]),
        .O(LineBuf_val_V_2_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_0_3[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[2]),
        .O(LineBuf_val_V_2_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_0_3[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[1]),
        .O(LineBuf_val_V_2_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_0_3[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[0]),
        .O(LineBuf_val_V_2_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_1_1[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[1]),
        .O(LineBuf_val_V_2_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_1_1[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[0]),
        .O(LineBuf_val_V_2_d0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_1__1
       (.I0(ram_reg_0_5[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[7]),
        .O(LineBuf_val_V_2_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__1
       (.I0(ram_reg_0_5[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[6]),
        .O(LineBuf_val_V_2_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__1
       (.I0(ram_reg_0_5[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[5]),
        .O(LineBuf_val_V_2_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__1
       (.I0(ram_reg_0_5[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[4]),
        .O(LineBuf_val_V_2_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__1
       (.I0(ram_reg_0_5[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[3]),
        .O(LineBuf_val_V_2_d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__1
       (.I0(ram_reg_0_5[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[2]),
        .O(LineBuf_val_V_2_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_0_5[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[1]),
        .O(LineBuf_val_V_2_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_0_5[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[0]),
        .O(LineBuf_val_V_2_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_0_3[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[7]),
        .O(LineBuf_val_V_2_d0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_2_d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_1__0
       (.I0(ram_reg_1_1[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[7]),
        .O(LineBuf_val_V_2_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_2__0
       (.I0(ram_reg_1_1[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[6]),
        .O(LineBuf_val_V_2_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_3__0
       (.I0(ram_reg_1_1[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[5]),
        .O(LineBuf_val_V_2_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_4__0
       (.I0(ram_reg_1_1[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[4]),
        .O(LineBuf_val_V_2_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_5__0
       (.I0(ram_reg_1_1[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[3]),
        .O(LineBuf_val_V_2_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_6__0
       (.I0(ram_reg_1_1[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[2]),
        .O(LineBuf_val_V_2_d0[18]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_47
   (D,
    q1,
    ram_reg_0_0,
    ram_reg_0_1,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] ,
    ap_clk,
    we0,
    ce1,
    Q,
    ram_reg_0_2,
    WEA,
    ram_reg_0_3,
    ram_reg_1_0,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_1,
    ram_reg_1_2);
  output [7:0]D;
  output [23:0]q1;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_0_1;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ;
  input [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] ;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]Q;
  input [10:0]ram_reg_0_2;
  input [0:0]WEA;
  input [7:0]ram_reg_0_3;
  input ram_reg_1_0;
  input [7:0]ram_reg_0_4;
  input [7:0]ram_reg_0_5;
  input [7:0]ram_reg_0_6;
  input [7:0]ram_reg_1_1;
  input [7:0]ram_reg_1_2;

  wire [7:0]D;
  wire [23:0]LineBuf_val_V_1_d0;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] ;
  wire ce1;
  wire [23:0]q1;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire [7:0]ram_reg_0_5;
  wire [7:0]ram_reg_0_6;
  wire ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [0]),
        .O(ram_reg_0_1[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[1]_i_1 
       (.I0(q1[1]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [1]),
        .O(ram_reg_0_1[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[2]_i_1 
       (.I0(q1[2]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [2]),
        .O(ram_reg_0_1[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[3]_i_1 
       (.I0(q1[3]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [3]),
        .O(ram_reg_0_1[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[4]_i_1 
       (.I0(q1[4]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [4]),
        .O(ram_reg_0_1[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[5]_i_1 
       (.I0(q1[5]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [5]),
        .O(ram_reg_0_1[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[6]_i_1 
       (.I0(q1[6]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [6]),
        .O(ram_reg_0_1[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[7]_i_1 
       (.I0(q1[7]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [7]),
        .O(ram_reg_0_1[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[0]_i_1 
       (.I0(q1[8]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [8]),
        .O(ram_reg_0_0[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[1]_i_1 
       (.I0(q1[9]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [9]),
        .O(ram_reg_0_0[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[2]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [10]),
        .O(ram_reg_0_0[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[3]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [11]),
        .O(ram_reg_0_0[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[4]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [12]),
        .O(ram_reg_0_0[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[5]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [13]),
        .O(ram_reg_0_0[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[6]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [14]),
        .O(ram_reg_0_0[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[7]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [15]),
        .O(ram_reg_0_0[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[0]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [16]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[1]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [17]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[2]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [18]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[3]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [19]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[4]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [20]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[5]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [21]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[6]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [22]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[7]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7] [23]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_1_d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,LineBuf_val_V_1_d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10
       (.I0(ram_reg_0_3[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[7]),
        .O(LineBuf_val_V_1_d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11
       (.I0(ram_reg_0_3[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[6]),
        .O(LineBuf_val_V_1_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12
       (.I0(ram_reg_0_3[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[5]),
        .O(LineBuf_val_V_1_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0_3[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[4]),
        .O(LineBuf_val_V_1_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14
       (.I0(ram_reg_0_3[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[3]),
        .O(LineBuf_val_V_1_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_3[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[2]),
        .O(LineBuf_val_V_1_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_3[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[1]),
        .O(LineBuf_val_V_1_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17
       (.I0(ram_reg_0_3[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_4[0]),
        .O(LineBuf_val_V_1_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18
       (.I0(ram_reg_1_1[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[1]),
        .O(LineBuf_val_V_1_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_19
       (.I0(ram_reg_1_1[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[0]),
        .O(LineBuf_val_V_1_d0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_0_5[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[7]),
        .O(LineBuf_val_V_1_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_0_5[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[6]),
        .O(LineBuf_val_V_1_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_5[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[5]),
        .O(LineBuf_val_V_1_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0_5[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[4]),
        .O(LineBuf_val_V_1_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_0_5[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[3]),
        .O(LineBuf_val_V_1_d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7
       (.I0(ram_reg_0_5[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[2]),
        .O(LineBuf_val_V_1_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8
       (.I0(ram_reg_0_5[1]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[1]),
        .O(LineBuf_val_V_1_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9
       (.I0(ram_reg_0_5[0]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_0_6[0]),
        .O(LineBuf_val_V_1_d0[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBuf_val_V_1_d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1_1[7]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[7]),
        .O(LineBuf_val_V_1_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1_1[6]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[6]),
        .O(LineBuf_val_V_1_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_3
       (.I0(ram_reg_1_1[5]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[5]),
        .O(LineBuf_val_V_1_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_4
       (.I0(ram_reg_1_1[4]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[4]),
        .O(LineBuf_val_V_1_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_5
       (.I0(ram_reg_1_1[3]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[3]),
        .O(LineBuf_val_V_1_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_6
       (.I0(ram_reg_1_1[2]),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_2[2]),
        .O(LineBuf_val_V_1_d0[18]));
endmodule

(* ORIG_REF_NAME = "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_48
   (ce0,
    D,
    q1,
    ram_reg_0_0,
    ram_reg_0_1,
    \cmp81_i_reg_2095_reg[0] ,
    \cmp81_i_reg_2095_reg[0]_0 ,
    ram_reg_0_2,
    ram_reg_1_0,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    Q,
    ap_block_pp1_stage0_11001,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ,
    cmp81_i_reg_2095,
    d0,
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] ,
    ap_clk,
    we0,
    ce1,
    ram_reg_0_6,
    ram_reg_0_7);
  output ce0;
  output [7:0]D;
  output [23:0]q1;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_0_1;
  output [7:0]\cmp81_i_reg_2095_reg[0] ;
  output [7:0]\cmp81_i_reg_2095_reg[0]_0 ;
  output [7:0]ram_reg_0_2;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_0_3;
  output [7:0]ram_reg_0_4;
  input ram_reg_0_5;
  input [0:0]Q;
  input ap_block_pp1_stage0_11001;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ;
  input \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ;
  input cmp81_i_reg_2095;
  input [23:0]d0;
  input [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] ;
  input ap_clk;
  input we0;
  input ce1;
  input [10:0]ram_reg_0_6;
  input [10:0]ram_reg_0_7;

  wire [7:0]D;
  wire [0:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ;
  wire \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] ;
  wire ce0;
  wire ce1;
  wire cmp81_i_reg_2095;
  wire [7:0]\cmp81_i_reg_2095_reg[0] ;
  wire [7:0]\cmp81_i_reg_2095_reg[0]_0 ;
  wire [23:0]d0;
  wire [23:0]q1;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_0_3;
  wire [7:0]ram_reg_0_4;
  wire ram_reg_0_5;
  wire [10:0]ram_reg_0_6;
  wire [10:0]ram_reg_0_7;
  wire [7:0]ram_reg_1_0;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[0]),
        .O(ram_reg_0_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[1]_i_1 
       (.I0(q1[1]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[1]),
        .O(ram_reg_0_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[2]_i_1 
       (.I0(q1[2]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[2]),
        .O(ram_reg_0_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[3]_i_1 
       (.I0(q1[3]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[3]),
        .O(ram_reg_0_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[4]_i_1 
       (.I0(q1[4]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[4]),
        .O(ram_reg_0_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[5]_i_1 
       (.I0(q1[5]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[5]),
        .O(ram_reg_0_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[6]_i_1 
       (.I0(q1[6]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[6]),
        .O(ram_reg_0_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_0_reg_641[7]_i_1 
       (.I0(q1[7]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[7]),
        .O(ram_reg_0_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[0]_i_1 
       (.I0(q1[8]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[8]),
        .O(ram_reg_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[1]_i_1 
       (.I0(q1[9]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[9]),
        .O(ram_reg_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[2]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[10]),
        .O(ram_reg_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[3]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[11]),
        .O(ram_reg_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[4]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[12]),
        .O(ram_reg_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[5]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[13]),
        .O(ram_reg_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[6]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[14]),
        .O(ram_reg_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_1_reg_631[7]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[15]),
        .O(ram_reg_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[0]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[16]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[1]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[17]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[2]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[18]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[3]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[19]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[4]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[20]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[5]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[21]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[6]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[22]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArray_val_V_5_2_0_i_reg_621[7]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(cmp81_i_reg_2095),
        .I4(d0[23]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [0]),
        .O(ram_reg_0_4[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[1]_i_1 
       (.I0(q1[1]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [1]),
        .O(ram_reg_0_4[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[2]_i_1 
       (.I0(q1[2]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [2]),
        .O(ram_reg_0_4[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[3]_i_1 
       (.I0(q1[3]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [3]),
        .O(ram_reg_0_4[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[4]_i_1 
       (.I0(q1[4]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [4]),
        .O(ram_reg_0_4[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[5]_i_1 
       (.I0(q1[5]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [5]),
        .O(ram_reg_0_4[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[6]_i_1 
       (.I0(q1[6]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [6]),
        .O(ram_reg_0_4[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[7]_i_1 
       (.I0(q1[7]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [7]),
        .O(ram_reg_0_4[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[0]_i_1 
       (.I0(q1[8]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [8]),
        .O(ram_reg_0_3[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[1]_i_1 
       (.I0(q1[9]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [9]),
        .O(ram_reg_0_3[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[2]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [10]),
        .O(ram_reg_0_3[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[3]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [11]),
        .O(ram_reg_0_3[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[4]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [12]),
        .O(ram_reg_0_3[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[5]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [13]),
        .O(ram_reg_0_3[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[6]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [14]),
        .O(ram_reg_0_3[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[7]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [15]),
        .O(ram_reg_0_3[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[0]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [16]),
        .O(ram_reg_1_0[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[1]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [17]),
        .O(ram_reg_1_0[1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[2]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [18]),
        .O(ram_reg_1_0[2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[3]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [19]),
        .O(ram_reg_1_0[3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[4]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [20]),
        .O(ram_reg_1_0[4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[5]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [21]),
        .O(ram_reg_1_0[5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[6]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [22]),
        .O(ram_reg_1_0[6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[7]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7] [23]),
        .O(ram_reg_1_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[0]_i_1 
       (.I0(d0[0]),
        .I1(q1[0]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[1]_i_1 
       (.I0(d0[1]),
        .I1(q1[1]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[2]_i_1 
       (.I0(d0[2]),
        .I1(q1[2]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[3]_i_1 
       (.I0(d0[3]),
        .I1(q1[3]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[4]_i_1 
       (.I0(d0[4]),
        .I1(q1[4]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[5]_i_1 
       (.I0(d0[5]),
        .I1(q1[5]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[6]_i_1 
       (.I0(d0[6]),
        .I1(q1[6]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[7]_i_1 
       (.I0(d0[7]),
        .I1(q1[7]),
        .I2(cmp81_i_reg_2095),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I4(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .O(ram_reg_0_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[0]_i_1 
       (.I0(d0[8]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[8]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[1]_i_1 
       (.I0(d0[9]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[9]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[2]_i_1 
       (.I0(d0[10]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[10]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[3]_i_1 
       (.I0(d0[11]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[11]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[4]_i_1 
       (.I0(d0[12]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[12]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[5]_i_1 
       (.I0(d0[13]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[13]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[6]_i_1 
       (.I0(d0[14]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[14]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[7]_i_1 
       (.I0(d0[15]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[15]),
        .O(\cmp81_i_reg_2095_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[0]_i_1 
       (.I0(d0[16]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[16]),
        .O(\cmp81_i_reg_2095_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[1]_i_1 
       (.I0(d0[17]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[17]),
        .O(\cmp81_i_reg_2095_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[2]_i_1 
       (.I0(d0[18]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[18]),
        .O(\cmp81_i_reg_2095_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[3]_i_1 
       (.I0(d0[19]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[19]),
        .O(\cmp81_i_reg_2095_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[4]_i_1 
       (.I0(d0[20]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[20]),
        .O(\cmp81_i_reg_2095_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[5]_i_1 
       (.I0(d0[21]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[21]),
        .O(\cmp81_i_reg_2095_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[6]_i_1 
       (.I0(d0[22]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[22]),
        .O(\cmp81_i_reg_2095_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00BF0080)) 
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[7]_i_1 
       (.I0(d0[23]),
        .I1(cmp81_i_reg_2095),
        .I2(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7] ),
        .I4(q1[23]),
        .O(\cmp81_i_reg_2095_reg[0] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_0_6,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_7,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ce0,ce0,ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_3
       (.I0(ram_reg_0_5),
        .I1(Q),
        .I2(ap_block_pp1_stage0_11001),
        .O(ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({ram_reg_0_6,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_7,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
