INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/logical_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/b_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/mux2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/carry_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/first_carry_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module first_carry_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_128bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_128_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vu/Documents/Fall 2016/EECS 31L/alu_128bit/alu_128bit.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
