<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Keyfob: Peripheral_Registers_Bits_Definition</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Keyfob
   &#160;<span id="projectnumber">eco</span>
   </div>
   <div id="projectbrief">Smart RFID and RF-Remote based Access Controller System</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d5/dab/group___peripheral___registers___bits___definition.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral_Registers_Bits_Definition<div class="ingroups"><a class="el" href="../../db/d59/group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="../../dc/dc1/group__stm32f030x6.html">Stm32f030x6</a> &raquo; <a class="el" href="../../da/dfb/group___exported__constants.html">Exported_constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad19c4fef6f7378b0add98d47391bb9cd"><td class="memItemLeft" align="right" valign="top"><a id="gad19c4fef6f7378b0add98d47391bb9cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_ADRDY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad19c4fef6f7378b0add98d47391bb9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_ADRDY_Pos)</td></tr>
<tr class="separator:ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">ADC_ISR_ADRDY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a></td></tr>
<tr class="separator:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d6d7f86820ba6a5601ce928859372"><td class="memItemLeft" align="right" valign="top"><a id="gaad6d6d7f86820ba6a5601ce928859372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_EOSMP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaad6d6d7f86820ba6a5601ce928859372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aca01f1e94e9cb20a24476342581e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOSMP_Pos)</td></tr>
<tr class="separator:ga0aca01f1e94e9cb20a24476342581e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8d87957a25e701a13575d635628d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">ADC_ISR_EOSMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a></td></tr>
<tr class="separator:ga0e8d87957a25e701a13575d635628d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0383b50a0b7c34b07143b4babf541f4a"><td class="memItemLeft" align="right" valign="top"><a id="ga0383b50a0b7c34b07143b4babf541f4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_EOC_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0383b50a0b7c34b07143b4babf541f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a1b6e32741acec254760c4114270a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOC_Pos)</td></tr>
<tr class="separator:ga7d3a1b6e32741acec254760c4114270a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949681e78b978c1ccd680f11137a1550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a></td></tr>
<tr class="separator:ga949681e78b978c1ccd680f11137a1550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2abd0a8f62130cb6ad98665158cfd5c"><td class="memItemLeft" align="right" valign="top"><a id="gae2abd0a8f62130cb6ad98665158cfd5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_EOS_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae2abd0a8f62130cb6ad98665158cfd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b497e9260ad2be98c5ce124848a58d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">ADC_ISR_EOS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOS_Pos)</td></tr>
<tr class="separator:ga5b497e9260ad2be98c5ce124848a58d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">ADC_ISR_EOS_Msk</a></td></tr>
<tr class="separator:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memItemLeft" align="right" valign="top"><a id="ga3cdbc3d6b8db4b5680d83ad61b6484d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_OVR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b28033954399020afcf36b016cc081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_OVR_Pos)</td></tr>
<tr class="separator:gab0b28033954399020afcf36b016cc081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f58970a53712eed20aaac04c6a6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">ADC_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a></td></tr>
<tr class="separator:ga66f58970a53712eed20aaac04c6a6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec99e5d3bc6d63237978753b8f4e5fb"><td class="memItemLeft" align="right" valign="top"><a id="ga4ec99e5d3bc6d63237978753b8f4e5fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_AWD1_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga4ec99e5d3bc6d63237978753b8f4e5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047f1bb1d356fbb1398c15601b82fa18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_AWD1_Pos)</td></tr>
<tr class="separator:ga047f1bb1d356fbb1398c15601b82fa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a11e5b28a1002826ef26b0b272b239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">ADC_ISR_AWD1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a></td></tr>
<tr class="separator:ga83a11e5b28a1002826ef26b0b272b239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memItemLeft" align="right" valign="top"><a id="ga7e6b127a64fba5b26f7e118f2c1bc461"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_AWD</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">ADC_ISR_AWD1</a>)</td></tr>
<tr class="separator:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memItemLeft" align="right" valign="top"><a id="ga2250856b1a5661a7e778b90ca52e92c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_EOSEQ</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>)</td></tr>
<tr class="separator:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccda127223b6b216f423d43b9467c3a"><td class="memItemLeft" align="right" valign="top"><a id="gaeccda127223b6b216f423d43b9467c3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_ADRDYIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeccda127223b6b216f423d43b9467c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c5b62b488d346911cb6865b767cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_ADRDYIE_Pos)</td></tr>
<tr class="separator:gae81c5b62b488d346911cb6865b767cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a></td></tr>
<tr class="separator:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memItemLeft" align="right" valign="top"><a id="ga38b4712f97cc8cb749debb6ecb09c69c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSMPIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31989175e19559ccda01b8632318e2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOSMPIE_Pos)</td></tr>
<tr class="separator:ga31989175e19559ccda01b8632318e2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe38c621f1e8239fefbb8585911d2138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a></td></tr>
<tr class="separator:gafe38c621f1e8239fefbb8585911d2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memItemLeft" align="right" valign="top"><a id="gada2e1b245365e1e24c2e7659a0b6f65c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOCIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOCIE_Pos)</td></tr>
<tr class="separator:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367429f3a07068668ffefd84c7c60985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a></td></tr>
<tr class="separator:ga367429f3a07068668ffefd84c7c60985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memItemLeft" align="right" valign="top"><a id="ga3b2bd2c0f26782ff0dd2177f329ced50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSIE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54252f722bf811578202880a17727763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOSIE_Pos)</td></tr>
<tr class="separator:ga54252f722bf811578202880a17727763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a></td></tr>
<tr class="separator:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memItemLeft" align="right" valign="top"><a id="ga1a3d46ce8771a632ba8371bbf060ffc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_OVRIE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_OVRIE_Pos)</td></tr>
<tr class="separator:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e154d48f6069e324aa642ec30f107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a></td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f24b791120130865b6bd81bb051350c"><td class="memItemLeft" align="right" valign="top"><a id="ga2f24b791120130865b6bd81bb051350c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD1IE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2f24b791120130865b6bd81bb051350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_AWD1IE_Pos)</td></tr>
<tr class="separator:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e70aa6f498afb91d459327c314c8f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a></td></tr>
<tr class="separator:ga2e70aa6f498afb91d459327c314c8f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e3e81e48728060a8815256bb7e555d"><td class="memItemLeft" align="right" valign="top"><a id="gab5e3e81e48728060a8815256bb7e555d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWDIE</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>)</td></tr>
<tr class="separator:gab5e3e81e48728060a8815256bb7e555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memItemLeft" align="right" valign="top"><a id="gaa35cb3b8d136e2f793e02ecf91f6fc05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSEQIE</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>)</td></tr>
<tr class="separator:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb1708515c068f7551691c855032e1"><td class="memItemLeft" align="right" valign="top"><a id="gababb1708515c068f7551691c855032e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gababb1708515c068f7551691c855032e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADEN_Pos)</td></tr>
<tr class="separator:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a></td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memItemLeft" align="right" valign="top"><a id="ga7fd40135f101178cb34f7b44cfa70d20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADDIS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502e95251db602e283746c432535f335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADDIS_Pos)</td></tr>
<tr class="separator:ga502e95251db602e283746c432535f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a></td></tr>
<tr class="separator:gad99494f414a25f32a5f00ea39ea2150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memItemLeft" align="right" valign="top"><a id="ga91ee3b14e6b8c22f2abf7b4990d12181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADSTART_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953c154b7b2b18679ed80a7839c908f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADSTART_Pos)</td></tr>
<tr class="separator:ga953c154b7b2b18679ed80a7839c908f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25021284fb6bfad3e8448edc6ef81218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a></td></tr>
<tr class="separator:ga25021284fb6bfad3e8448edc6ef81218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memItemLeft" align="right" valign="top"><a id="ga85ffa93cc8555d8d083dc9c0f34b3b81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADSTP_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADSTP_Pos)</td></tr>
<tr class="separator:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a></td></tr>
<tr class="separator:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4930e9200637ddd5530b0b56f7667874"><td class="memItemLeft" align="right" valign="top"><a id="ga4930e9200637ddd5530b0b56f7667874"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADCAL_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga4930e9200637ddd5530b0b56f7667874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADCAL_Pos)</td></tr>
<tr class="separator:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a></td></tr>
<tr class="separator:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf353641c15a19c5580ba68b903a17ce9"><td class="memItemLeft" align="right" valign="top"><a id="gaf353641c15a19c5580ba68b903a17ce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_DMAEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf353641c15a19c5580ba68b903a17ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f5b4a43c49576c2cf94ee945f1bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">ADC_CFGR1_DMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_DMAEN_Pos)</td></tr>
<tr class="separator:ga87f5b4a43c49576c2cf94ee945f1bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">ADC_CFGR1_DMAEN_Msk</a></td></tr>
<tr class="separator:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836d6591db0cae6a1e93358b452b0fc"><td class="memItemLeft" align="right" valign="top"><a id="ga2836d6591db0cae6a1e93358b452b0fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_DMACFG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2836d6591db0cae6a1e93358b452b0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a2d12984ea98654c3ba5ee3dbde924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">ADC_CFGR1_DMACFG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_DMACFG_Pos)</td></tr>
<tr class="separator:ga20a2d12984ea98654c3ba5ee3dbde924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698a32d964b2c094ba4d42931c21068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">ADC_CFGR1_DMACFG_Msk</a></td></tr>
<tr class="separator:gab698a32d964b2c094ba4d42931c21068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc34a24052ed0a9419951c5f80223bcc"><td class="memItemLeft" align="right" valign="top"><a id="gadc34a24052ed0a9419951c5f80223bcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_SCANDIR_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadc34a24052ed0a9419951c5f80223bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414db6f840ab53499a7ccca07ea07bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">ADC_CFGR1_SCANDIR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_SCANDIR_Pos)</td></tr>
<tr class="separator:ga414db6f840ab53499a7ccca07ea07bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">ADC_CFGR1_SCANDIR_Msk</a></td></tr>
<tr class="separator:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981ff45e8474ae53e42ef2858887d25e"><td class="memItemLeft" align="right" valign="top"><a id="ga981ff45e8474ae53e42ef2858887d25e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_RES_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga981ff45e8474ae53e42ef2858887d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa236546999710afa33d9210b96723489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">ADC_CFGR1_RES_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR1_RES_Pos)</td></tr>
<tr class="separator:gaa236546999710afa33d9210b96723489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5676c559f66561a86e6236ba803f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">ADC_CFGR1_RES_Msk</a></td></tr>
<tr class="separator:ga9d5676c559f66561a86e6236ba803f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">ADC_CFGR1_RES_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_RES_Pos)</td></tr>
<tr class="separator:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">ADC_CFGR1_RES_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR1_RES_Pos)</td></tr>
<tr class="separator:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf10e4fc871ad35c69f3ca9c16934d46"><td class="memItemLeft" align="right" valign="top"><a id="gacf10e4fc871ad35c69f3ca9c16934d46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_ALIGN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacf10e4fc871ad35c69f3ca9c16934d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa426b1457baaefc8d6e9eedd0f4f9b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">ADC_CFGR1_ALIGN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_ALIGN_Pos)</td></tr>
<tr class="separator:gaa426b1457baaefc8d6e9eedd0f4f9b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">ADC_CFGR1_ALIGN_Msk</a></td></tr>
<tr class="separator:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162680bbcf7a916e2a9ee9b4fe44dfad"><td class="memItemLeft" align="right" valign="top"><a id="ga162680bbcf7a916e2a9ee9b4fe44dfad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_EXTSEL_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga162680bbcf7a916e2a9ee9b4fe44dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bf4fd10475fc722aaa40e42c2e57ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">ADC_CFGR1_EXTSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td></tr>
<tr class="separator:gaf5bf4fd10475fc722aaa40e42c2e57ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01460f832e7bd04e150f86425aa922dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">ADC_CFGR1_EXTSEL_Msk</a></td></tr>
<tr class="separator:ga01460f832e7bd04e150f86425aa922dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">ADC_CFGR1_EXTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td></tr>
<tr class="separator:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">ADC_CFGR1_EXTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td></tr>
<tr class="separator:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">ADC_CFGR1_EXTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td></tr>
<tr class="separator:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7343627bda8eba05a3a91813e81912"><td class="memItemLeft" align="right" valign="top"><a id="ga4f7343627bda8eba05a3a91813e81912"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_EXTEN_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4f7343627bda8eba05a3a91813e81912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d8e6d4b42e73e1d753b1340dc76499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">ADC_CFGR1_EXTEN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR1_EXTEN_Pos)</td></tr>
<tr class="separator:ga17d8e6d4b42e73e1d753b1340dc76499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc48e957d935d791a767c763b9225832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">ADC_CFGR1_EXTEN_Msk</a></td></tr>
<tr class="separator:gafc48e957d935d791a767c763b9225832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd587c78699a50b76f5e33f867285c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">ADC_CFGR1_EXTEN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_EXTEN_Pos)</td></tr>
<tr class="separator:ga7bd587c78699a50b76f5e33f867285c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">ADC_CFGR1_EXTEN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR1_EXTEN_Pos)</td></tr>
<tr class="separator:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f77aa2a6bf622f0da6787ce30524b3"><td class="memItemLeft" align="right" valign="top"><a id="ga06f77aa2a6bf622f0da6787ce30524b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_OVRMOD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga06f77aa2a6bf622f0da6787ce30524b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e34c3acc2cc1cca03427bd9fabb53a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">ADC_CFGR1_OVRMOD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_OVRMOD_Pos)</td></tr>
<tr class="separator:ga0e34c3acc2cc1cca03427bd9fabb53a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd980c2b24383afb370bfe69860064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">ADC_CFGR1_OVRMOD_Msk</a></td></tr>
<tr class="separator:gadbd980c2b24383afb370bfe69860064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d526f71d005912ada748371aec6843"><td class="memItemLeft" align="right" valign="top"><a id="ga72d526f71d005912ada748371aec6843"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_CONT_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga72d526f71d005912ada748371aec6843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599ae2f682f21f719d888080fee9fdc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">ADC_CFGR1_CONT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_CONT_Pos)</td></tr>
<tr class="separator:ga599ae2f682f21f719d888080fee9fdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">ADC_CFGR1_CONT_Msk</a></td></tr>
<tr class="separator:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d73b0d6253711bbe135364a80db887"><td class="memItemLeft" align="right" valign="top"><a id="ga29d73b0d6253711bbe135364a80db887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_WAIT_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga29d73b0d6253711bbe135364a80db887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3149a99b68b2ac694e1875a74e312e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">ADC_CFGR1_WAIT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_WAIT_Pos)</td></tr>
<tr class="separator:gaea3149a99b68b2ac694e1875a74e312e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe986e2a65282b01053839f8c0877a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">ADC_CFGR1_WAIT_Msk</a></td></tr>
<tr class="separator:ga2fe986e2a65282b01053839f8c0877a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fcdd459cb72e91916c99b10cf3f3d4"><td class="memItemLeft" align="right" valign="top"><a id="ga58fcdd459cb72e91916c99b10cf3f3d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AUTOFF_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga58fcdd459cb72e91916c99b10cf3f3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224daf2e65e108b177316de51f1c4128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">ADC_CFGR1_AUTOFF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_AUTOFF_Pos)</td></tr>
<tr class="separator:ga224daf2e65e108b177316de51f1c4128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff56271bc473179a89b075fda664512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">ADC_CFGR1_AUTOFF_Msk</a></td></tr>
<tr class="separator:ga2ff56271bc473179a89b075fda664512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1790fef0e8babfe323926e319ddd2383"><td class="memItemLeft" align="right" valign="top"><a id="ga1790fef0e8babfe323926e319ddd2383"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_DISCEN_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1790fef0e8babfe323926e319ddd2383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbef648fff668b8ef05c1f4453fbc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">ADC_CFGR1_DISCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_DISCEN_Pos)</td></tr>
<tr class="separator:gacdbef648fff668b8ef05c1f4453fbc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26a4779335193192049e1d58e3b2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">ADC_CFGR1_DISCEN_Msk</a></td></tr>
<tr class="separator:gae26a4779335193192049e1d58e3b2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70661171b8f495104da9615b59bc262b"><td class="memItemLeft" align="right" valign="top"><a id="ga70661171b8f495104da9615b59bc262b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWD1SGL_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga70661171b8f495104da9615b59bc262b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfc565e78991b785ab151925d49983e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">ADC_CFGR1_AWD1SGL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_AWD1SGL_Pos)</td></tr>
<tr class="separator:ga6bfc565e78991b785ab151925d49983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697af08860622dd7b88c9d3038456ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">ADC_CFGR1_AWD1SGL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">ADC_CFGR1_AWD1SGL_Msk</a></td></tr>
<tr class="separator:ga697af08860622dd7b88c9d3038456ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c739291479827235c77f00b5245703"><td class="memItemLeft" align="right" valign="top"><a id="gae6c739291479827235c77f00b5245703"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWD1EN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae6c739291479827235c77f00b5245703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44dced71b82895b090a7fb69ebe2caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">ADC_CFGR1_AWD1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_AWD1EN_Pos)</td></tr>
<tr class="separator:gaf44dced71b82895b090a7fb69ebe2caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9773f646ed95db8219dc935e15bffa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">ADC_CFGR1_AWD1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">ADC_CFGR1_AWD1EN_Msk</a></td></tr>
<tr class="separator:gaa9773f646ed95db8219dc935e15bffa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8a98a582609586d0ab71205ac9d6fb"><td class="memItemLeft" align="right" valign="top"><a id="gadd8a98a582609586d0ab71205ac9d6fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWD1CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gadd8a98a582609586d0ab71205ac9d6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dac7fe90fe780d6751f0ba461df49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">ADC_CFGR1_AWD1CH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td></tr>
<tr class="separator:ga39dac7fe90fe780d6751f0ba461df49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806d97ed9f53a934977b9cf445358c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">ADC_CFGR1_AWD1CH</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">ADC_CFGR1_AWD1CH_Msk</a></td></tr>
<tr class="separator:gad806d97ed9f53a934977b9cf445358c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c83c3b6679def98fbf913d63349fb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">ADC_CFGR1_AWD1CH_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td></tr>
<tr class="separator:ga6c83c3b6679def98fbf913d63349fb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ba31e1f4b86c28064b65207c93aebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">ADC_CFGR1_AWD1CH_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td></tr>
<tr class="separator:gab1ba31e1f4b86c28064b65207c93aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17bc65dbcb2831367b0ba9ae576d399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">ADC_CFGR1_AWD1CH_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td></tr>
<tr class="separator:gaa17bc65dbcb2831367b0ba9ae576d399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a4d73c4e0f2618a3f96ed466ae21de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">ADC_CFGR1_AWD1CH_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td></tr>
<tr class="separator:ga19a4d73c4e0f2618a3f96ed466ae21de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bcca7b89fce298d3556714882f6e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">ADC_CFGR1_AWD1CH_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td></tr>
<tr class="separator:gad8bcca7b89fce298d3556714882f6e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memItemLeft" align="right" valign="top"><a id="ga88cba4b5835e6defb1b6888c9640eeb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AUTDLY</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>)</td></tr>
<tr class="separator:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memItemLeft" align="right" valign="top"><a id="gabfab18aa9b57f8ed8979f62d5d3900d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDSGL</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">ADC_CFGR1_AWD1SGL</a>)</td></tr>
<tr class="separator:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee9f0fa04e0201a43856080e37c4508"><td class="memItemLeft" align="right" valign="top"><a id="gafee9f0fa04e0201a43856080e37c4508"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDEN</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">ADC_CFGR1_AWD1EN</a>)</td></tr>
<tr class="separator:gafee9f0fa04e0201a43856080e37c4508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memItemLeft" align="right" valign="top"><a id="gaf2eb115721c8054f7a2ba23c21bc68e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDCH</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">ADC_CFGR1_AWD1CH</a>)</td></tr>
<tr class="separator:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memItemLeft" align="right" valign="top"><a id="gae55f1b109f8a2cc3f9dcd9e37cd455a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDCH_0</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">ADC_CFGR1_AWD1CH_0</a>)</td></tr>
<tr class="separator:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memItemLeft" align="right" valign="top"><a id="gaccd0138148d02fe1d1d5b42ac69cfc2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDCH_1</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">ADC_CFGR1_AWD1CH_1</a>)</td></tr>
<tr class="separator:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509379e152bb99b3f2337e205b015b0c"><td class="memItemLeft" align="right" valign="top"><a id="ga509379e152bb99b3f2337e205b015b0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDCH_2</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">ADC_CFGR1_AWD1CH_2</a>)</td></tr>
<tr class="separator:ga509379e152bb99b3f2337e205b015b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memItemLeft" align="right" valign="top"><a id="ga8016aaa2a77a3613067b46c41ecbc1d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDCH_3</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">ADC_CFGR1_AWD1CH_3</a>)</td></tr>
<tr class="separator:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b490a8080d933fb8e0e77bd06d396"><td class="memItemLeft" align="right" valign="top"><a id="ga373b490a8080d933fb8e0e77bd06d396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR1_AWDCH_4</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">ADC_CFGR1_AWD1CH_4</a>)</td></tr>
<tr class="separator:ga373b490a8080d933fb8e0e77bd06d396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f73124957abb109ed3bc1d8360aac3"><td class="memItemLeft" align="right" valign="top"><a id="ga24f73124957abb109ed3bc1d8360aac3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR2_CKMODE_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga24f73124957abb109ed3bc1d8360aac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53371bbd6f4a55732ba953e91cb83e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">ADC_CFGR2_CKMODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR2_CKMODE_Pos)</td></tr>
<tr class="separator:ga53371bbd6f4a55732ba953e91cb83e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">ADC_CFGR2_CKMODE_Msk</a></td></tr>
<tr class="separator:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR2_CKMODE_Pos)</td></tr>
<tr class="separator:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR2_CKMODE_Pos)</td></tr>
<tr class="separator:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd2fcfbed5ce42f548598253e2760be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadcd2fcfbed5ce42f548598253e2760be">ADC_CFGR2_JITOFFDIV4</a>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>)</td></tr>
<tr class="separator:gadcd2fcfbed5ce42f548598253e2760be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f696c99b9b4addf75b47035223e0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8f696c99b9b4addf75b47035223e0d1">ADC_CFGR2_JITOFFDIV2</a>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>)</td></tr>
<tr class="separator:gaa8f696c99b9b4addf75b47035223e0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8680bfe122defcd56b511bce04e1035"><td class="memItemLeft" align="right" valign="top"><a id="gae8680bfe122defcd56b511bce04e1035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR_SMP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae8680bfe122defcd56b511bce04e1035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d11cd6cdfa801c872dd0948b437d43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">ADC_SMPR_SMP_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR_SMP_Pos)</td></tr>
<tr class="separator:ga7d11cd6cdfa801c872dd0948b437d43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">ADC_SMPR_SMP_Msk</a></td></tr>
<tr class="separator:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR_SMP_Pos)</td></tr>
<tr class="separator:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR_SMP_Pos)</td></tr>
<tr class="separator:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR_SMP_Pos)</td></tr>
<tr class="separator:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b01bfd0523da47456ba831cc68dc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29b01bfd0523da47456ba831cc68dc95">ADC_SMPR1_SMPR</a>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>)</td></tr>
<tr class="separator:ga29b01bfd0523da47456ba831cc68dc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9cd8ff8dfaf9d4abd8151d213cae78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec9cd8ff8dfaf9d4abd8151d213cae78">ADC_SMPR1_SMPR_0</a>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a>)</td></tr>
<tr class="separator:gaec9cd8ff8dfaf9d4abd8151d213cae78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f428f0a1aa53d93766479a36951db97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f428f0a1aa53d93766479a36951db97">ADC_SMPR1_SMPR_1</a>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a>)</td></tr>
<tr class="separator:ga0f428f0a1aa53d93766479a36951db97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefffe59508c4f2748446371e9b791add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefffe59508c4f2748446371e9b791add">ADC_SMPR1_SMPR_2</a>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a>)</td></tr>
<tr class="separator:gaefffe59508c4f2748446371e9b791add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff008dca1619ebb07b82861fb9003b02"><td class="memItemLeft" align="right" valign="top"><a id="gaff008dca1619ebb07b82861fb9003b02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR1_LT1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaff008dca1619ebb07b82861fb9003b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae8c5196727979bfdb50a35d4d18545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">ADC_TR1_LT1_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga0ae8c5196727979bfdb50a35d4d18545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">ADC_TR1_LT1_Msk</a></td></tr>
<tr class="separator:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">ADC_TR1_LT1_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">ADC_TR1_LT1_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">ADC_TR1_LT1_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">ADC_TR1_LT1_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b491b417bf3c634fa457479cf60d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">ADC_TR1_LT1_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gac7b491b417bf3c634fa457479cf60d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">ADC_TR1_LT1_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">ADC_TR1_LT1_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">ADC_TR1_LT1_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928806f57017847b5e7339a0a5f12dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">ADC_TR1_LT1_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga928806f57017847b5e7339a0a5f12dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">ADC_TR1_LT1_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed073de1c8c1750e2b7bf83f433add0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">ADC_TR1_LT1_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gabed073de1c8c1750e2b7bf83f433add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">ADC_TR1_LT1_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb876d83bea9a745b6dd32d9efc46d00"><td class="memItemLeft" align="right" valign="top"><a id="gafb876d83bea9a745b6dd32d9efc46d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR1_HT1_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafb876d83bea9a745b6dd32d9efc46d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa397c121d125dcbe3a686585064873b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">ADC_TR1_HT1_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaa397c121d125dcbe3a686585064873b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ad1cfd78eff67df0be5c4925676819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">ADC_TR1_HT1_Msk</a></td></tr>
<tr class="separator:ga90ad1cfd78eff67df0be5c4925676819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">ADC_TR1_HT1_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">ADC_TR1_HT1_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">ADC_TR1_HT1_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">ADC_TR1_HT1_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3273f19057accc4fa63f243c778f306a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">ADC_TR1_HT1_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga3273f19057accc4fa63f243c778f306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">ADC_TR1_HT1_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">ADC_TR1_HT1_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5b90376957036f86287ff09a5a7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">ADC_TR1_HT1_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaed5b90376957036f86287ff09a5a7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">ADC_TR1_HT1_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778c964be610134e2f6ce2c7b7165512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">ADC_TR1_HT1_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga778c964be610134e2f6ce2c7b7165512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">ADC_TR1_HT1_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf69af30215febb5942d58939fed114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">ADC_TR1_HT1_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gabcf69af30215febb5942d58939fed114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memItemLeft" align="right" valign="top"><a id="ga17fba2a9cb9dac07a81afc606a3c742a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR_HT</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>)</td></tr>
<tr class="separator:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256ca600edc7d15a8f5123730822667b"><td class="memItemLeft" align="right" valign="top"><a id="ga256ca600edc7d15a8f5123730822667b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR_LT</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>)</td></tr>
<tr class="separator:ga256ca600edc7d15a8f5123730822667b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top"><a id="gad685f031174465e636ef75a5bd7b637d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_HTR_HT</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>)</td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top"><a id="gac7ac18b970378acf726f04ae68232c24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_LTR_LT</b>&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>)</td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d7d7277652dd4c2f070106dd993ee4"><td class="memItemLeft" align="right" valign="top"><a id="ga18d7d7277652dd4c2f070106dd993ee4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga18d7d7277652dd4c2f070106dd993ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b59d55fef67e80101e5c2a1772ec50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">ADC_CHSELR_CHSEL_Msk</a>&#160;&#160;&#160;(0x7FFFFU &lt;&lt; ADC_CHSELR_CHSEL_Pos)</td></tr>
<tr class="separator:ga5b59d55fef67e80101e5c2a1772ec50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca21fba6d475be2101310ee709e3434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">ADC_CHSELR_CHSEL_Msk</a></td></tr>
<tr class="separator:ga9ca21fba6d475be2101310ee709e3434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bb17ae180a315348377c1027e1e93c"><td class="memItemLeft" align="right" valign="top"><a id="gaa2bb17ae180a315348377c1027e1e93c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa2bb17ae180a315348377c1027e1e93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1c98512c1e24e5f71c5da63e304573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">ADC_CHSELR_CHSEL18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL18_Pos)</td></tr>
<tr class="separator:gafa1c98512c1e24e5f71c5da63e304573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8056645767f844ce037f2a45fdb54ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">ADC_CHSELR_CHSEL18_Msk</a></td></tr>
<tr class="separator:ga8056645767f844ce037f2a45fdb54ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b18ec9ebd4c9e95efd1a300f7c4cde"><td class="memItemLeft" align="right" valign="top"><a id="gaf6b18ec9ebd4c9e95efd1a300f7c4cde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf6b18ec9ebd4c9e95efd1a300f7c4cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46d6cc9802bd5df7500709d562bc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">ADC_CHSELR_CHSEL17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL17_Pos)</td></tr>
<tr class="separator:ga6b46d6cc9802bd5df7500709d562bc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0461a534becec3c117d67abeb386b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">ADC_CHSELR_CHSEL17_Msk</a></td></tr>
<tr class="separator:gaec0461a534becec3c117d67abeb386b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04830d32a93a58406b973870165d79ff"><td class="memItemLeft" align="right" valign="top"><a id="ga04830d32a93a58406b973870165d79ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga04830d32a93a58406b973870165d79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cd489db1657f1ae26345e3ebcaa162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">ADC_CHSELR_CHSEL16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL16_Pos)</td></tr>
<tr class="separator:ga91cd489db1657f1ae26345e3ebcaa162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">ADC_CHSELR_CHSEL16_Msk</a></td></tr>
<tr class="separator:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478c951d01f1db2222c62298a4e4b00f"><td class="memItemLeft" align="right" valign="top"><a id="ga478c951d01f1db2222c62298a4e4b00f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga478c951d01f1db2222c62298a4e4b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f2987b60396f53ee2968a18fbfbf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">ADC_CHSELR_CHSEL15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL15_Pos)</td></tr>
<tr class="separator:ga12f2987b60396f53ee2968a18fbfbf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84928f30f310c5995fda17d09356caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">ADC_CHSELR_CHSEL15_Msk</a></td></tr>
<tr class="separator:gab84928f30f310c5995fda17d09356caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac594f5ffe6a55d45a0c2421c847f0b70"><td class="memItemLeft" align="right" valign="top"><a id="gac594f5ffe6a55d45a0c2421c847f0b70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac594f5ffe6a55d45a0c2421c847f0b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f6c6ae7886562fb1ee5c74e5dcebcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">ADC_CHSELR_CHSEL14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL14_Pos)</td></tr>
<tr class="separator:gad7f6c6ae7886562fb1ee5c74e5dcebcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">ADC_CHSELR_CHSEL14_Msk</a></td></tr>
<tr class="separator:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9712cbe5717263afd082e605ad256d"><td class="memItemLeft" align="right" valign="top"><a id="gabf9712cbe5717263afd082e605ad256d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabf9712cbe5717263afd082e605ad256d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f05a1fce3fb5a476a3d6a1efa7e0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">ADC_CHSELR_CHSEL13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL13_Pos)</td></tr>
<tr class="separator:ga24f05a1fce3fb5a476a3d6a1efa7e0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">ADC_CHSELR_CHSEL13_Msk</a></td></tr>
<tr class="separator:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa94fa077e46b5c294a27bc24a81dc94"><td class="memItemLeft" align="right" valign="top"><a id="gafa94fa077e46b5c294a27bc24a81dc94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafa94fa077e46b5c294a27bc24a81dc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066545b519da65f4dee67b20ddd43bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">ADC_CHSELR_CHSEL12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL12_Pos)</td></tr>
<tr class="separator:ga066545b519da65f4dee67b20ddd43bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835b5a1068e5b4746a61a637831a6add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">ADC_CHSELR_CHSEL12_Msk</a></td></tr>
<tr class="separator:ga835b5a1068e5b4746a61a637831a6add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a96bfb55e4ac0b7b5fd512dc8c5c07"><td class="memItemLeft" align="right" valign="top"><a id="ga37a96bfb55e4ac0b7b5fd512dc8c5c07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37a96bfb55e4ac0b7b5fd512dc8c5c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad672dcfeb5d382e77dc94d280d77f2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">ADC_CHSELR_CHSEL11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL11_Pos)</td></tr>
<tr class="separator:gad672dcfeb5d382e77dc94d280d77f2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">ADC_CHSELR_CHSEL11_Msk</a></td></tr>
<tr class="separator:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5cb0ea5c509e683f24c444e3fe262a"><td class="memItemLeft" align="right" valign="top"><a id="gaad5cb0ea5c509e683f24c444e3fe262a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaad5cb0ea5c509e683f24c444e3fe262a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c09f86005172696eaeb796fcffd041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">ADC_CHSELR_CHSEL10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL10_Pos)</td></tr>
<tr class="separator:gad0c09f86005172696eaeb796fcffd041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">ADC_CHSELR_CHSEL10_Msk</a></td></tr>
<tr class="separator:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b8cbaabfdb773f7bc9b4385ca3133e"><td class="memItemLeft" align="right" valign="top"><a id="ga34b8cbaabfdb773f7bc9b4385ca3133e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga34b8cbaabfdb773f7bc9b4385ca3133e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06703614fbccb72f2abc8a1a3d80647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">ADC_CHSELR_CHSEL9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL9_Pos)</td></tr>
<tr class="separator:gab06703614fbccb72f2abc8a1a3d80647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfdf93021c4aa68f312f6f58c437091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">ADC_CHSELR_CHSEL9_Msk</a></td></tr>
<tr class="separator:gaacfdf93021c4aa68f312f6f58c437091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74deb460b9d900fb3d97d81d440a586"><td class="memItemLeft" align="right" valign="top"><a id="gae74deb460b9d900fb3d97d81d440a586"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae74deb460b9d900fb3d97d81d440a586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148cef813445cc4506d6f89fb0409156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">ADC_CHSELR_CHSEL8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL8_Pos)</td></tr>
<tr class="separator:ga148cef813445cc4506d6f89fb0409156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e1d27f5eba18a59660d7b32611f068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">ADC_CHSELR_CHSEL8_Msk</a></td></tr>
<tr class="separator:ga01e1d27f5eba18a59660d7b32611f068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8253f2d8c6cd7523422e0ff35998b94c"><td class="memItemLeft" align="right" valign="top"><a id="ga8253f2d8c6cd7523422e0ff35998b94c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8253f2d8c6cd7523422e0ff35998b94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac566c041a57836d75b217dcf2466f5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">ADC_CHSELR_CHSEL7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL7_Pos)</td></tr>
<tr class="separator:gac566c041a57836d75b217dcf2466f5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">ADC_CHSELR_CHSEL7_Msk</a></td></tr>
<tr class="separator:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496c3b47d45f280844cc9057a67f4a8f"><td class="memItemLeft" align="right" valign="top"><a id="ga496c3b47d45f280844cc9057a67f4a8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga496c3b47d45f280844cc9057a67f4a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9627edf91b62eb894a5d713898aeb84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">ADC_CHSELR_CHSEL6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL6_Pos)</td></tr>
<tr class="separator:ga9627edf91b62eb894a5d713898aeb84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">ADC_CHSELR_CHSEL6_Msk</a></td></tr>
<tr class="separator:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaf8620842807c83a2fc58b57dd1423"><td class="memItemLeft" align="right" valign="top"><a id="gaeaaf8620842807c83a2fc58b57dd1423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaeaaf8620842807c83a2fc58b57dd1423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c246993f940904e9c44cbdabba150e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">ADC_CHSELR_CHSEL5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL5_Pos)</td></tr>
<tr class="separator:ga4c246993f940904e9c44cbdabba150e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">ADC_CHSELR_CHSEL5_Msk</a></td></tr>
<tr class="separator:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b81185c921897c7de18340cef3b91d"><td class="memItemLeft" align="right" valign="top"><a id="ga78b81185c921897c7de18340cef3b91d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga78b81185c921897c7de18340cef3b91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b66d105354c14511b62cb75fd8117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">ADC_CHSELR_CHSEL4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL4_Pos)</td></tr>
<tr class="separator:ga2c2b66d105354c14511b62cb75fd8117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">ADC_CHSELR_CHSEL4_Msk</a></td></tr>
<tr class="separator:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4033868b74b19544304e5f202e47972"><td class="memItemLeft" align="right" valign="top"><a id="gaf4033868b74b19544304e5f202e47972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf4033868b74b19544304e5f202e47972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a4437436d6391d03ea0b46605164b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">ADC_CHSELR_CHSEL3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL3_Pos)</td></tr>
<tr class="separator:ga43a4437436d6391d03ea0b46605164b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">ADC_CHSELR_CHSEL3_Msk</a></td></tr>
<tr class="separator:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b5a6c1d562c5cdaa2560aba5af92c5"><td class="memItemLeft" align="right" valign="top"><a id="ga44b5a6c1d562c5cdaa2560aba5af92c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga44b5a6c1d562c5cdaa2560aba5af92c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d705d015fd20a8e5328ed49d6fcc355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">ADC_CHSELR_CHSEL2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL2_Pos)</td></tr>
<tr class="separator:ga1d705d015fd20a8e5328ed49d6fcc355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828269a978a7bee65fc836de87b422d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">ADC_CHSELR_CHSEL2_Msk</a></td></tr>
<tr class="separator:ga828269a978a7bee65fc836de87b422d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c351e86765207a289da47a7ba12261"><td class="memItemLeft" align="right" valign="top"><a id="ga81c351e86765207a289da47a7ba12261"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga81c351e86765207a289da47a7ba12261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb6189343dc80a0b0f88c27cbcd8188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">ADC_CHSELR_CHSEL1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL1_Pos)</td></tr>
<tr class="separator:gaafb6189343dc80a0b0f88c27cbcd8188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617214deca9d2d1fe358e7012de53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">ADC_CHSELR_CHSEL1_Msk</a></td></tr>
<tr class="separator:ga2617214deca9d2d1fe358e7012de53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc468021a66564b9f9255c9a33fc46f3"><td class="memItemLeft" align="right" valign="top"><a id="gafc468021a66564b9f9255c9a33fc46f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHSELR_CHSEL0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc468021a66564b9f9255c9a33fc46f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bfc56437a61398d433d775549c7d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">ADC_CHSELR_CHSEL0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL0_Pos)</td></tr>
<tr class="separator:gab6bfc56437a61398d433d775549c7d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab167e83ae3042f3041d4da630d58ccc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">ADC_CHSELR_CHSEL0_Msk</a></td></tr>
<tr class="separator:gab167e83ae3042f3041d4da630d58ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memItemLeft" align="right" valign="top"><a id="ga84a231db4b53876ee3823b0ea3c92a06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_DR_DATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939e7a0780b9759e6c3f344553797101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga939e7a0780b9759e6c3f344553797101">ADC_DR_DATA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga939e7a0780b9759e6c3f344553797101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae696f0e147022ffcb55785e4fb7878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacae696f0e147022ffcb55785e4fb7878">ADC_DR_DATA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gacae696f0e147022ffcb55785e4fb7878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc56241e0b3ab0798a981b14d3e302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfc56241e0b3ab0798a981b14d3e302f">ADC_DR_DATA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gabfc56241e0b3ab0798a981b14d3e302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab730b1087788f3ab18ec6145d84597d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab730b1087788f3ab18ec6145d84597d3">ADC_DR_DATA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gab730b1087788f3ab18ec6145d84597d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3f982a8420ece922b3f8684226307c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f3f982a8420ece922b3f8684226307c">ADC_DR_DATA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga5f3f982a8420ece922b3f8684226307c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6596f4834f2dd7e2604d4492135a4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6596f4834f2dd7e2604d4492135a4e3">ADC_DR_DATA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gad6596f4834f2dd7e2604d4492135a4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c27e67b6170a6873797fbf7e5c337fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c27e67b6170a6873797fbf7e5c337fe">ADC_DR_DATA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga7c27e67b6170a6873797fbf7e5c337fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0869cc00218b560ced2a4cf19770e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1f0869cc00218b560ced2a4cf19770e5">ADC_DR_DATA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga1f0869cc00218b560ced2a4cf19770e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d8950acc2211570da7c927ae77886b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00d8950acc2211570da7c927ae77886b">ADC_DR_DATA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga00d8950acc2211570da7c927ae77886b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ec727a1d5e3c082f49cead8dfac6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa">ADC_DR_DATA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gab5ec727a1d5e3c082f49cead8dfac6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b611b9e68b09cf5a4f08cc0935b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52">ADC_DR_DATA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga8d2b611b9e68b09cf5a4f08cc0935b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d8797443083b98d499e701de0c86ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7d8797443083b98d499e701de0c86ff">ADC_DR_DATA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gad7d8797443083b98d499e701de0c86ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfab758993417e28973d15df01d2186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9bfab758993417e28973d15df01d2186">ADC_DR_DATA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga9bfab758993417e28973d15df01d2186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8172b28fabb7022660cc1779da9547f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8172b28fabb7022660cc1779da9547f0">ADC_DR_DATA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga8172b28fabb7022660cc1779da9547f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae936291a38f1ecda447e0bf63c3a4e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae936291a38f1ecda447e0bf63c3a4e96">ADC_DR_DATA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gae936291a38f1ecda447e0bf63c3a4e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59822569482aa21059cbb6b706fb8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac59822569482aa21059cbb6b706fb8c0">ADC_DR_DATA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:gac59822569482aa21059cbb6b706fb8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f090284807523a73618d65e544615e0"><td class="memItemLeft" align="right" valign="top"><a id="ga4f090284807523a73618d65e544615e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_VREFEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4f090284807523a73618d65e544615e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1002ffadbdbd09104840b4300c63c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_VREFEN_Pos)</td></tr>
<tr class="separator:ga7a1002ffadbdbd09104840b4300c63c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a></td></tr>
<tr class="separator:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d249828559456628051dfb177da1a"><td class="memItemLeft" align="right" valign="top"><a id="ga412d249828559456628051dfb177da1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_TSEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga412d249828559456628051dfb177da1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_TSEN_Pos)</td></tr>
<tr class="separator:ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec05330012f52f35421531c72819fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a></td></tr>
<tr class="separator:gaec05330012f52f35421531c72819fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top"><a id="ga3deebcf1cf5fae1957476154502b1fb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_DR_DR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)</td></tr>
<tr class="separator:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFFU)</td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top"><a id="ga7a12ab5306d6320069e08e63cd9a56f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_CR_RESET_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; CRC_CR_RESET_Pos)</td></tr>
<tr class="separator:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ec504b3e14150346370aa1c1c691a8"><td class="memItemLeft" align="right" valign="top"><a id="ga95ec504b3e14150346370aa1c1c691a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_CR_REV_IN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga95ec504b3e14150346370aa1c1c691a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06f0d41ead26a009a4dd09129f2fd5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">CRC_CR_REV_IN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; CRC_CR_REV_IN_Pos)</td></tr>
<tr class="separator:gaf06f0d41ead26a009a4dd09129f2fd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a">CRC_CR_REV_IN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">CRC_CR_REV_IN_Msk</a></td></tr>
<tr class="separator:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b">CRC_CR_REV_IN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; CRC_CR_REV_IN_Pos)</td></tr>
<tr class="separator:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef">CRC_CR_REV_IN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; CRC_CR_REV_IN_Pos)</td></tr>
<tr class="separator:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea775e87da619d420bfde9d7eb54e22"><td class="memItemLeft" align="right" valign="top"><a id="gaeea775e87da619d420bfde9d7eb54e22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_CR_REV_OUT_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaeea775e87da619d420bfde9d7eb54e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af78df77ce172d08e399e34c5ded959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">CRC_CR_REV_OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; CRC_CR_REV_OUT_Pos)</td></tr>
<tr class="separator:ga2af78df77ce172d08e399e34c5ded959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7">CRC_CR_REV_OUT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">CRC_CR_REV_OUT_Msk</a></td></tr>
<tr class="separator:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d94ab2c2c2e91e49d8a1bed2c64f070"><td class="memItemLeft" align="right" valign="top"><a id="ga0d94ab2c2c2e91e49d8a1bed2c64f070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_INIT_INIT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0d94ab2c2c2e91e49d8a1bed2c64f070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebf0e8c81cc54aeb79c3489b5ebf542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">CRC_INIT_INIT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; CRC_INIT_INIT_Pos)</td></tr>
<tr class="separator:ga1ebf0e8c81cc54aeb79c3489b5ebf542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2">CRC_INIT_INIT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">CRC_INIT_INIT_Msk</a></td></tr>
<tr class="separator:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05a229877e557798dfbabe7188d7a54"><td class="memItemLeft" align="right" valign="top"><a id="gad05a229877e557798dfbabe7188d7a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_IDCODE_DEV_ID_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad05a229877e557798dfbabe7188d7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos)</td></tr>
<tr class="separator:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a></td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memItemLeft" align="right" valign="top"><a id="ga6e98f7579d16c36cbf6a09b04f2ee170"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_IDCODE_REV_ID_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a></td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memItemLeft" align="right" valign="top"><a id="ga998b25ffd43297001c2f20ebb04fbcc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_STOP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd122085cdadba462f9e251ac35349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)</td></tr>
<tr class="separator:ga71cd122085cdadba462f9e251ac35349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a></td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memItemLeft" align="right" valign="top"><a id="ga74521b2e06cd16f46ea5987d82f9ff19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_STANDBY_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos)</td></tr>
<tr class="separator:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a></td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd5fd9c34fd75ddb5c77d526f8f53a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab210ab764b68711904243c0d11631b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)</td></tr>
<tr class="separator:gaab210ab764b68711904243c0d11631b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a></td></tr>
<tr class="separator:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf940f736a0f2e4531d141e53257e4e6d"><td class="memItemLeft" align="right" valign="top"><a id="gaf940f736a0f2e4531d141e53257e4e6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf940f736a0f2e4531d141e53257e4e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec836ee0ced45ad06aa4b025f13987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeec836ee0ced45ad06aa4b025f13987e">DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)</td></tr>
<tr class="separator:gaeec836ee0ced45ad06aa4b025f13987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3acb3e632c74e326da7016073c7871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871">DBGMCU_APB1_FZ_DBG_TIM14_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeec836ee0ced45ad06aa4b025f13987e">DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk</a></td></tr>
<tr class="separator:gafd3acb3e632c74e326da7016073c7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004684cb88ffb723509a9ca4193e78ec"><td class="memItemLeft" align="right" valign="top"><a id="ga004684cb88ffb723509a9ca4193e78ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga004684cb88ffb723509a9ca4193e78ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fefeace05cb28675d23037f7b3966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)</td></tr>
<tr class="separator:gaf7fefeace05cb28675d23037f7b3966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a></td></tr>
<tr class="separator:ga1e20246d389229ff46006b405bb56b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memItemLeft" align="right" valign="top"><a id="gaaad459d6930c29babb7672cd26d0ea9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f24695b718a52f4a91297ee3c512db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)</td></tr>
<tr class="separator:ga0f24695b718a52f4a91297ee3c512db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memItemLeft" align="right" valign="top"><a id="ga3bb0a55a4b7c9c3deeb61568b9c7e85c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)</td></tr>
<tr class="separator:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a></td></tr>
<tr class="separator:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303e9dea0617bb3f03a8cc825005d6ce"><td class="memItemLeft" align="right" valign="top"><a id="ga303e9dea0617bb3f03a8cc825005d6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga303e9dea0617bb3f03a8cc825005d6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202de646d5890eec98b04ad2be808604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)</td></tr>
<tr class="separator:ga202de646d5890eec98b04ad2be808604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b30844d430324cfe63e4932275a6978"><td class="memItemLeft" align="right" valign="top"><a id="ga2b30844d430324cfe63e4932275a6978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2b30844d430324cfe63e4932275a6978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cb9644d7d1eaf1a71254121f926169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)</td></tr>
<tr class="separator:ga74cb9644d7d1eaf1a71254121f926169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</a></td></tr>
<tr class="separator:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4516198deae592962731a98c30572d92"><td class="memItemLeft" align="right" valign="top"><a id="ga4516198deae592962731a98c30572d92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga4516198deae592962731a98c30572d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46191a9439df1148711e1621967e1e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46191a9439df1148711e1621967e1e99">DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos)</td></tr>
<tr class="separator:ga46191a9439df1148711e1621967e1e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d13128d2d698508c1b5f1a4d1fa48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3d13128d2d698508c1b5f1a4d1fa48c">DBGMCU_APB2_FZ_DBG_TIM16_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46191a9439df1148711e1621967e1e99">DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk</a></td></tr>
<tr class="separator:gab3d13128d2d698508c1b5f1a4d1fa48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec995f5903516f38788f70277569f041"><td class="memItemLeft" align="right" valign="top"><a id="gaec995f5903516f38788f70277569f041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaec995f5903516f38788f70277569f041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e208179baf503990210bf56a4abb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0e208179baf503990210bf56a4abb38">DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos)</td></tr>
<tr class="separator:gaa0e208179baf503990210bf56a4abb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e155f1b61cdbe5d873eb00ecbe3265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0e155f1b61cdbe5d873eb00ecbe3265">DBGMCU_APB2_FZ_DBG_TIM17_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0e208179baf503990210bf56a4abb38">DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk</a></td></tr>
<tr class="separator:gaf0e155f1b61cdbe5d873eb00ecbe3265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087ec211a08c8241dad366d1785cda52"><td class="memItemLeft" align="right" valign="top"><a id="ga087ec211a08c8241dad366d1785cda52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga087ec211a08c8241dad366d1785cda52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF1_Pos)</td></tr>
<tr class="separator:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a></td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memItemLeft" align="right" valign="top"><a id="gac085bfd33abd74b8fea8fdb2c0d50281"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF1_Pos)</td></tr>
<tr class="separator:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a></td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memItemLeft" align="right" valign="top"><a id="gadca211fa8d7b7129ebee6385bfe3c74b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cf7d467ec0d235311f50e8d8162295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF1_Pos)</td></tr>
<tr class="separator:ga31cf7d467ec0d235311f50e8d8162295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a></td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memItemLeft" align="right" valign="top"><a id="ga0b01017e80e2ef95bf33e48cd5f1c464"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF1_Pos)</td></tr>
<tr class="separator:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a></td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0012c596aa1189cfe65548fe251335ed"><td class="memItemLeft" align="right" valign="top"><a id="ga0012c596aa1189cfe65548fe251335ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0012c596aa1189cfe65548fe251335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF2_Pos)</td></tr>
<tr class="separator:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a></td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab069ba1399d2868037f766a08dbe1e4a"><td class="memItemLeft" align="right" valign="top"><a id="gab069ba1399d2868037f766a08dbe1e4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab069ba1399d2868037f766a08dbe1e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF2_Pos)</td></tr>
<tr class="separator:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a></td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memItemLeft" align="right" valign="top"><a id="gad85456b2273dd7dfbb08fe92ac61b1e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF2_Pos)</td></tr>
<tr class="separator:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a></td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memItemLeft" align="right" valign="top"><a id="ga0cdbf8d2aa171d79890a087f1c43dbd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF2_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50a2f5189928f8033af127152c40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF2_Pos)</td></tr>
<tr class="separator:gaa50a2f5189928f8033af127152c40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a></td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fef9be564548137ad7c2445b20c335"><td class="memItemLeft" align="right" valign="top"><a id="ga54fef9be564548137ad7c2445b20c335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF3_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54fef9be564548137ad7c2445b20c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888129f3fae78a9763597f14b7a48a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF3_Pos)</td></tr>
<tr class="separator:ga888129f3fae78a9763597f14b7a48a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a></td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memItemLeft" align="right" valign="top"><a id="gaf1479bcdda36f67b6337b034b920fc6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434871909597255878953a0e27b1a432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF3_Pos)</td></tr>
<tr class="separator:ga434871909597255878953a0e27b1a432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a></td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memItemLeft" align="right" valign="top"><a id="ga126264bff9e43ab1e8f833762fe83c1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF3_Pos)</td></tr>
<tr class="separator:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a></td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memItemLeft" align="right" valign="top"><a id="ga248a455a5f3c5fee0cc45ab365d7b516"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF3_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF3_Pos)</td></tr>
<tr class="separator:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a></td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a333a9204a12b733075b76fe405e073"><td class="memItemLeft" align="right" valign="top"><a id="ga3a333a9204a12b733075b76fe405e073"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3a333a9204a12b733075b76fe405e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF4_Pos)</td></tr>
<tr class="separator:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a></td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c55dfd31b2060f1fb68338588a859e"><td class="memItemLeft" align="right" valign="top"><a id="ga29c55dfd31b2060f1fb68338588a859e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF4_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29c55dfd31b2060f1fb68338588a859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e49d2553c1157e974dea31e518512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF4_Pos)</td></tr>
<tr class="separator:ga542e49d2553c1157e974dea31e518512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a></td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memItemLeft" align="right" valign="top"><a id="ga2fa14ca3e688cfacb5f01b8e236b2dc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa109d5a133cd65d183be685a163647d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF4_Pos)</td></tr>
<tr class="separator:gaa109d5a133cd65d183be685a163647d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a></td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memItemLeft" align="right" valign="top"><a id="ga4d5a506abd056cdecd143aa6b453a3c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF4_Pos)</td></tr>
<tr class="separator:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a></td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memItemLeft" align="right" valign="top"><a id="gaaf2a17e91ebc38899d49756cb90bf4ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF5_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169d06cc9417604632ffa031928f358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF5_Pos)</td></tr>
<tr class="separator:ga169d06cc9417604632ffa031928f358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a></td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3df7a4b5b5522c858efb983e147e521"><td class="memItemLeft" align="right" valign="top"><a id="gaa3df7a4b5b5522c858efb983e147e521"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF5_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa3df7a4b5b5522c858efb983e147e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473fad688ae2575d0b4ab15264175f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF5_Pos)</td></tr>
<tr class="separator:ga473fad688ae2575d0b4ab15264175f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a></td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memItemLeft" align="right" valign="top"><a id="ga9052b436400d7e915f8f5bfff90f90e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF5_Pos)</td></tr>
<tr class="separator:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a></td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c21cfd99b9042aae0c09646f194400d"><td class="memItemLeft" align="right" valign="top"><a id="ga6c21cfd99b9042aae0c09646f194400d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF5_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6c21cfd99b9042aae0c09646f194400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab126644e992e1bef28e92be896ed1fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF5_Pos)</td></tr>
<tr class="separator:gab126644e992e1bef28e92be896ed1fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a></td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384a232196033f388924f3f598f63777"><td class="memItemLeft" align="right" valign="top"><a id="ga384a232196033f388924f3f598f63777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga384a232196033f388924f3f598f63777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81339ca59945af094e77a64b662a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos)</td></tr>
<tr class="separator:gaafca81339ca59945af094e77a64b662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a></td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4602952d83692098965c92eb075ba8f2"><td class="memItemLeft" align="right" valign="top"><a id="ga4602952d83692098965c92eb075ba8f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4602952d83692098965c92eb075ba8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220bbe162cb8ddb8e73cbb535546893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos)</td></tr>
<tr class="separator:gad220bbe162cb8ddb8e73cbb535546893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a></td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memItemLeft" align="right" valign="top"><a id="ga429ea8f924228f3c9c769a1dd10fccd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos)</td></tr>
<tr class="separator:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a></td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae398bd469325b42df8d631c2c7648c03"><td class="memItemLeft" align="right" valign="top"><a id="gae398bd469325b42df8d631c2c7648c03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae398bd469325b42df8d631c2c7648c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos)</td></tr>
<tr class="separator:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a></td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memItemLeft" align="right" valign="top"><a id="ga1a87eeb6e68e40c01607eb3055b2c802"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71192de2619477e600004737575fdadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos)</td></tr>
<tr class="separator:ga71192de2619477e600004737575fdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a></td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memItemLeft" align="right" valign="top"><a id="gacfd856f903bc2bb83b5e33bdcfbb72a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos)</td></tr>
<tr class="separator:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a></td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memItemLeft" align="right" valign="top"><a id="ga5ae42f9ec920fc45409fca256fc1c094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos)</td></tr>
<tr class="separator:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a></td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memItemLeft" align="right" valign="top"><a id="ga2c81071e0ad5e28ca23e87a3bef63f78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF2_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4739de2a7cb002b64c620a8c96fac104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos)</td></tr>
<tr class="separator:ga4739de2a7cb002b64c620a8c96fac104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a></td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8abc8c7851622f66870e25e698befa2"><td class="memItemLeft" align="right" valign="top"><a id="gae8abc8c7851622f66870e25e698befa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF3_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae8abc8c7851622f66870e25e698befa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629d1c4d7f7168ce1f41f76461033705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos)</td></tr>
<tr class="separator:ga629d1c4d7f7168ce1f41f76461033705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a></td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memItemLeft" align="right" valign="top"><a id="gafa340e56f4bfd8bf669b3cb636940a21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2127474579593af9d87b1407265d2fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos)</td></tr>
<tr class="separator:ga2127474579593af9d87b1407265d2fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a></td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9188b1e168f052779be66773b2132d6"><td class="memItemLeft" align="right" valign="top"><a id="gaa9188b1e168f052779be66773b2132d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa9188b1e168f052779be66773b2132d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos)</td></tr>
<tr class="separator:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a></td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57eb58cc21d13c4e954049cffe43853a"><td class="memItemLeft" align="right" valign="top"><a id="ga57eb58cc21d13c4e954049cffe43853a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF3_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga57eb58cc21d13c4e954049cffe43853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28803defcca6317abbaeccc5605cf8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos)</td></tr>
<tr class="separator:ga28803defcca6317abbaeccc5605cf8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a></td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c91830b4d46fcd53d414a91735273"><td class="memItemLeft" align="right" valign="top"><a id="gaad4c91830b4d46fcd53d414a91735273"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaad4c91830b4d46fcd53d414a91735273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559688e76f9ea0d0097398dfc1675e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos)</td></tr>
<tr class="separator:ga559688e76f9ea0d0097398dfc1675e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a></td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f092ea2c52ba0b5137c06702776f95"><td class="memItemLeft" align="right" valign="top"><a id="ga44f092ea2c52ba0b5137c06702776f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF4_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga44f092ea2c52ba0b5137c06702776f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos)</td></tr>
<tr class="separator:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a></td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8373c904a0574577398d22fe2d1872"><td class="memItemLeft" align="right" valign="top"><a id="ga8a8373c904a0574577398d22fe2d1872"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8a8373c904a0574577398d22fe2d1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos)</td></tr>
<tr class="separator:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a></td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memItemLeft" align="right" valign="top"><a id="ga30cfe132853ae9bea3b745104f6c6bf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4822afffc3effe5915ef34bd2b63a544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos)</td></tr>
<tr class="separator:ga4822afffc3effe5915ef34bd2b63a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a></td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3885a548a01240f4b093215c9940ef70"><td class="memItemLeft" align="right" valign="top"><a id="ga3885a548a01240f4b093215c9940ef70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF5_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3885a548a01240f4b093215c9940ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcd140135e230eb7269bc76765d382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos)</td></tr>
<tr class="separator:gabbcd140135e230eb7269bc76765d382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a></td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd6618430fcc0515973f1335ea1cd7"><td class="memItemLeft" align="right" valign="top"><a id="gacccd6618430fcc0515973f1335ea1cd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF5_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacccd6618430fcc0515973f1335ea1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f172003a70896fc632ee13e577bc684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos)</td></tr>
<tr class="separator:ga6f172003a70896fc632ee13e577bc684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a></td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memItemLeft" align="right" valign="top"><a id="gac4ff720ba13ea5f68b85d13cf881798a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos)</td></tr>
<tr class="separator:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a></td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memItemLeft" align="right" valign="top"><a id="ga9f212a62195d09ebbdfcdf2811a3798a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF5_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2c3111dd90e84f62722510e32697e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos)</td></tr>
<tr class="separator:ga9f2c3111dd90e84f62722510e32697e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a></td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4112f52d39f2b8046af889c49c504c"><td class="memItemLeft" align="right" valign="top"><a id="ga7f4112f52d39f2b8046af889c49c504c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f4112f52d39f2b8046af889c49c504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_EN_Pos)</td></tr>
<tr class="separator:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a></td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b07726862ce6f3a0007de1553330a"><td class="memItemLeft" align="right" valign="top"><a id="gabe3b07726862ce6f3a0007de1553330a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_TCIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe3b07726862ce6f3a0007de1553330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_TCIE_Pos)</td></tr>
<tr class="separator:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a></td></tr>
<tr class="separator:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memItemLeft" align="right" valign="top"><a id="ga5675e39ff8c23a18657c52281efc4c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_HTIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf0cff13434afd29515a971b42a37f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_HTIE_Pos)</td></tr>
<tr class="separator:ga0cf0cff13434afd29515a971b42a37f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a></td></tr>
<tr class="separator:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2744612a297431a80718a67c7c79f19"><td class="memItemLeft" align="right" valign="top"><a id="gab2744612a297431a80718a67c7c79f19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_TEIE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab2744612a297431a80718a67c7c79f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_TEIE_Pos)</td></tr>
<tr class="separator:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a></td></tr>
<tr class="separator:ga3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memItemLeft" align="right" valign="top"><a id="ga9fcc441150b42892a6ae5a4ae784d85e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_DIR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_DIR_Pos)</td></tr>
<tr class="separator:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a></td></tr>
<tr class="separator:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memItemLeft" align="right" valign="top"><a id="ga66a4138896fef96641f9ad5eb269f4c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_CIRC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae193971f396ec153ee7b0548a3c48b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_CIRC_Pos)</td></tr>
<tr class="separator:gae193971f396ec153ee7b0548a3c48b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a></td></tr>
<tr class="separator:ga445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165bb032ce1148af49048daec69508e9"><td class="memItemLeft" align="right" valign="top"><a id="ga165bb032ce1148af49048daec69508e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_PINC_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga165bb032ce1148af49048daec69508e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b94c11e212ec0d02a1c318909033437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PINC_Pos)</td></tr>
<tr class="separator:ga5b94c11e212ec0d02a1c318909033437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a></td></tr>
<tr class="separator:ga028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memItemLeft" align="right" valign="top"><a id="gaf2f07a706a1a1b3b351151aff8b48be2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_MINC_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2ca356e4f635c16849392655d3b9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MINC_Pos)</td></tr>
<tr class="separator:gabb2ca356e4f635c16849392655d3b9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a></td></tr>
<tr class="separator:gaa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73550e263e014a80ba68b9d44d335a83"><td class="memItemLeft" align="right" valign="top"><a id="ga73550e263e014a80ba68b9d44d335a83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_PSIZE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga73550e263e014a80ba68b9d44d335a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a></td></tr>
<tr class="separator:ga1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memItemLeft" align="right" valign="top"><a id="gafd0ff14a5994586ebdeba33fde4a2c36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_MSIZE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c808385ecd238b095a02d85298c9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:gaa3c808385ecd238b095a02d85298c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a></td></tr>
<tr class="separator:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49ebf3f4035ea2357b791da026846b"><td class="memItemLeft" align="right" valign="top"><a id="ga6f49ebf3f4035ea2357b791da026846b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_PL_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga6f49ebf3f4035ea2357b791da026846b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a></td></tr>
<tr class="separator:ga97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:gaa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:ga82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memItemLeft" align="right" valign="top"><a id="gae5d87d39e76e413ecfd4135d1d069aa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_MEM2MEM_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97140fa074f33a93bcbd77519b5eb383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos)</td></tr>
<tr class="separator:ga97140fa074f33a93bcbd77519b5eb383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87a41026384e25fe2312d03af76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a></td></tr>
<tr class="separator:ga5c87a41026384e25fe2312d03af76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96337334b23e814de339a9697b8cfe52"><td class="memItemLeft" align="right" valign="top"><a id="ga96337334b23e814de339a9697b8cfe52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CNDTR_NDT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga96337334b23e814de339a9697b8cfe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fb27883d05db94d55f910f05d5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos)</td></tr>
<tr class="separator:ga40fb27883d05db94d55f910f05d5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a></td></tr>
<tr class="separator:gad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbe38bfd0952b6490a0517143030eb0"><td class="memItemLeft" align="right" valign="top"><a id="gaedbe38bfd0952b6490a0517143030eb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CPAR_PA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaedbe38bfd0952b6490a0517143030eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27c56cf129fefefab11773b3f40100a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos)</td></tr>
<tr class="separator:gac27c56cf129fefefab11773b3f40100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a></td></tr>
<tr class="separator:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memItemLeft" align="right" valign="top"><a id="gaf8680eed5bbb2c59ececcacbdb9cdd5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CMAR_MA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586545e18a7bb57d01798ae3376cf6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos)</td></tr>
<tr class="separator:ga586545e18a7bb57d01798ae3376cf6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a></td></tr>
<tr class="separator:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4702ca255bab973cffa5dd240594a7a3"><td class="memItemLeft" align="right" valign="top"><a id="ga4702ca255bab973cffa5dd240594a7a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4702ca255bab973cffa5dd240594a7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR0_Pos)</td></tr>
<tr class="separator:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a></td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eb2217e842fa69573590793a1e6b38"><td class="memItemLeft" align="right" valign="top"><a id="ga27eb2217e842fa69573590793a1e6b38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga27eb2217e842fa69573590793a1e6b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc6566dd71406d2d516785c4b776bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR1_Pos)</td></tr>
<tr class="separator:gacadc6566dd71406d2d516785c4b776bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a></td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58855e17d769f246e7422b3f875c85a2"><td class="memItemLeft" align="right" valign="top"><a id="ga58855e17d769f246e7422b3f875c85a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga58855e17d769f246e7422b3f875c85a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR2_Pos)</td></tr>
<tr class="separator:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a></td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memItemLeft" align="right" valign="top"><a id="gad0b0d4c04570bfe939843d7cb5bf15f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6badc25c27d6185c0e560454384a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR3_Pos)</td></tr>
<tr class="separator:ga9f6badc25c27d6185c0e560454384a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a></td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18a7ef85db4597309170659c7ff1e6c"><td class="memItemLeft" align="right" valign="top"><a id="gae18a7ef85db4597309170659c7ff1e6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae18a7ef85db4597309170659c7ff1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dbc3def48abe258dd1e1ecce481086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR4_Pos)</td></tr>
<tr class="separator:ga64dbc3def48abe258dd1e1ecce481086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a></td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memItemLeft" align="right" valign="top"><a id="ga01f6ecdcfdf234180e99e7d9c02affc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR5_Pos)</td></tr>
<tr class="separator:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a></td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6874ec52a6b876dd48842a28d219ba"><td class="memItemLeft" align="right" valign="top"><a id="gabc6874ec52a6b876dd48842a28d219ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc6874ec52a6b876dd48842a28d219ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR6_Pos)</td></tr>
<tr class="separator:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a></td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memItemLeft" align="right" valign="top"><a id="gad1b52dd9408a254ec3ba436ede0e42fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41e117f93d5e426758ee40bd7d45755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR7_Pos)</td></tr>
<tr class="separator:gae41e117f93d5e426758ee40bd7d45755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a></td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memItemLeft" align="right" valign="top"><a id="gad1ad8042623ea52664eb00b43e35dcb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a618dd052d47d30cadf578ee58e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR8_Pos)</td></tr>
<tr class="separator:ga02a618dd052d47d30cadf578ee58e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a></td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memItemLeft" align="right" valign="top"><a id="ga8b9b5e7500420b3ce5a2b711ed73fa50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR9_Pos)</td></tr>
<tr class="separator:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a></td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memItemLeft" align="right" valign="top"><a id="ga0f8a8f8245716f96dde7049e27435f9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR10_Pos)</td></tr>
<tr class="separator:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a></td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memItemLeft" align="right" valign="top"><a id="ga29cc04d8d5116420b5b63c2f7c6b98e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR11_Pos)</td></tr>
<tr class="separator:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a></td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memItemLeft" align="right" valign="top"><a id="gaddd5fe4e39d5ff13ad5d3a051ffd2b73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR12_Pos)</td></tr>
<tr class="separator:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a></td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memItemLeft" align="right" valign="top"><a id="ga3658584854eb1f7c9ad43934e5cb9f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR13_Pos)</td></tr>
<tr class="separator:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a></td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cb292831097d4790e00b89987cf5bb"><td class="memItemLeft" align="right" valign="top"><a id="ga05cb292831097d4790e00b89987cf5bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga05cb292831097d4790e00b89987cf5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052609a42da3b6c6895f006e50c12ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR14_Pos)</td></tr>
<tr class="separator:ga052609a42da3b6c6895f006e50c12ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a></td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memItemLeft" align="right" valign="top"><a id="ga84e87a9c94dd2cdf7ea1851c2af7727b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27011a5c7488ed0273c821804ef6a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR15_Pos)</td></tr>
<tr class="separator:ga27011a5c7488ed0273c821804ef6a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a></td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memItemLeft" align="right" valign="top"><a id="gabbc90bbbbc4137c8af29df2fc0162ae5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR17_Pos)</td></tr>
<tr class="separator:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a></td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9084142db0eac80226038ced74846aa8"><td class="memItemLeft" align="right" valign="top"><a id="ga9084142db0eac80226038ced74846aa8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9084142db0eac80226038ced74846aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR18_Pos)</td></tr>
<tr class="separator:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a></td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d1beae3a87cd1515fd1104bb2e0ac5"><td class="memItemLeft" align="right" valign="top"><a id="ga92d1beae3a87cd1515fd1104bb2e0ac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR19_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga92d1beae3a87cd1515fd1104bb2e0ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55fbb64891a3120b3d5c53984abe6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR19_Pos)</td></tr>
<tr class="separator:gab55fbb64891a3120b3d5c53984abe6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a></td></tr>
<tr class="separator:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2973f034a994068aa3e9ba20bc3e95c8"><td class="memItemLeft" align="right" valign="top"><a id="ga2973f034a994068aa3e9ba20bc3e95c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR23_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2973f034a994068aa3e9ba20bc3e95c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208224c30cd771d0e35d28e6584ac9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5">EXTI_IMR_MR23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR23_Pos)</td></tr>
<tr class="separator:ga208224c30cd771d0e35d28e6584ac9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5">EXTI_IMR_MR23_Msk</a></td></tr>
<tr class="separator:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top"><a id="gae43e6abdba2e7d7b7eaa07b268f288b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a></td></tr>
<tr class="separator:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top"><a id="ga1498c6a9cb8eb9842b83a2e91b3c290d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a></td></tr>
<tr class="separator:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top"><a id="ga10013221a5de01374bb63623ca68d5a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a></td></tr>
<tr class="separator:ga10013221a5de01374bb63623ca68d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top"><a id="ga7a7e8e899926ae962ae34dc9d143fd09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a></td></tr>
<tr class="separator:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top"><a id="gadad3c244ed0a107b5c4f96470a914348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a></td></tr>
<tr class="separator:gadad3c244ed0a107b5c4f96470a914348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top"><a id="ga91070bca3731cbe48e7bc97de97631a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a></td></tr>
<tr class="separator:ga91070bca3731cbe48e7bc97de97631a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top"><a id="ga2ab55682980062f57cdb981aa649fbf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a></td></tr>
<tr class="separator:ga2ab55682980062f57cdb981aa649fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top"><a id="gabd6ee214b24d450efe0c52d0b1dae0f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a></td></tr>
<tr class="separator:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc41defd6bd026adde49d44ad1e8a5c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a></td></tr>
<tr class="separator:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a></td></tr>
<tr class="separator:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top"><a id="ga6e31c6dd167542dc8660c7dd6f31e0e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a></td></tr>
<tr class="separator:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top"><a id="ga5441a9f074c104d67a7629467724f3a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a></td></tr>
<tr class="separator:ga5441a9f074c104d67a7629467724f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top"><a id="gab736b78d54e4ae9b5f1ee0bebbda1e4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a></td></tr>
<tr class="separator:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top"><a id="ga1b835eee91599273c334d6bed80bdaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a></td></tr>
<tr class="separator:ga1b835eee91599273c334d6bed80bdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top"><a id="ga933e1e28d08958b9800cbfbea953b9e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a></td></tr>
<tr class="separator:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top"><a id="ga16ac63565a42896a10eb5b56d45df7f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a></td></tr>
<tr class="separator:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top"><a id="ga0db46755679e595721057e90574b1434"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM17</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></td></tr>
<tr class="separator:ga0db46755679e595721057e90574b1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top"><a id="ga0f0a2063e564c44ba51733e0fcf25745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM18</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a></td></tr>
<tr class="separator:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memItemLeft" align="right" valign="top"><a id="ga8cc8bc70fd30f54311218abe6c52c21c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM19</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a></td></tr>
<tr class="separator:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf008e923f14d37d5fefc433384184e12"><td class="memItemLeft" align="right" valign="top"><a id="gaf008e923f14d37d5fefc433384184e12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM23</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a></td></tr>
<tr class="separator:gaf008e923f14d37d5fefc433384184e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memItemLeft" align="right" valign="top"><a id="ga1fe01103a449e5f81a25c733a3c1a03c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eeb49b799d40a72140618195e6a55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a>&#160;&#160;&#160;(0x8EFFFFU &lt;&lt; EXTI_IMR_IM_Pos)</td></tr>
<tr class="separator:ga06eeb49b799d40a72140618195e6a55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f23236f2d0bb9ed886556064714c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a></td></tr>
<tr class="separator:gae4f23236f2d0bb9ed886556064714c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memItemLeft" align="right" valign="top"><a id="gaf10ad3eba24a4fadc9e58e9b81c17494"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c23b6c1164758878753e14201fdbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR0_Pos)</td></tr>
<tr class="separator:ga016c23b6c1164758878753e14201fdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a></td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2891b4a57f827defecd2ebb2cac457b"><td class="memItemLeft" align="right" valign="top"><a id="gab2891b4a57f827defecd2ebb2cac457b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab2891b4a57f827defecd2ebb2cac457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa419f81a443fd7eac16ac340c971dc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR1_Pos)</td></tr>
<tr class="separator:gaa419f81a443fd7eac16ac340c971dc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a></td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memItemLeft" align="right" valign="top"><a id="ga09e8782d37f1f13cc30d86c2c3a02576"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR2_Pos)</td></tr>
<tr class="separator:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a></td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac760511bc46050ceb4ece479ead54b"><td class="memItemLeft" align="right" valign="top"><a id="gaeac760511bc46050ceb4ece479ead54b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeac760511bc46050ceb4ece479ead54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR3_Pos)</td></tr>
<tr class="separator:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a></td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memItemLeft" align="right" valign="top"><a id="ga4a337713821f1ea29a953eee7a2a6d2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR4_Pos)</td></tr>
<tr class="separator:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a></td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memItemLeft" align="right" valign="top"><a id="ga79e7760224986ab31fc06f5d84aa3b7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR5_Pos)</td></tr>
<tr class="separator:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a></td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3210ae740c584799c07b1e7995e4252"><td class="memItemLeft" align="right" valign="top"><a id="gaf3210ae740c584799c07b1e7995e4252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf3210ae740c584799c07b1e7995e4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR6_Pos)</td></tr>
<tr class="separator:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a></td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memItemLeft" align="right" valign="top"><a id="gafafbf203c2dae41123f2eaf6565bb2f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6755a5d4b361648f0b2c76a0b32282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR7_Pos)</td></tr>
<tr class="separator:gace6755a5d4b361648f0b2c76a0b32282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a></td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3349563ae0947ec6c441fe912fb0ede"><td class="memItemLeft" align="right" valign="top"><a id="gae3349563ae0947ec6c441fe912fb0ede"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae3349563ae0947ec6c441fe912fb0ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00700896523030015c081b6caa3b72b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR8_Pos)</td></tr>
<tr class="separator:ga00700896523030015c081b6caa3b72b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a></td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42d64759efd55a329c207a31c7e3033"><td class="memItemLeft" align="right" valign="top"><a id="gac42d64759efd55a329c207a31c7e3033"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac42d64759efd55a329c207a31c7e3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR9_Pos)</td></tr>
<tr class="separator:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a></td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead96297678ea28e56765731de3f8511"><td class="memItemLeft" align="right" valign="top"><a id="gaead96297678ea28e56765731de3f8511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaead96297678ea28e56765731de3f8511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef7af204b6807cb09f10a11f774889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR10_Pos)</td></tr>
<tr class="separator:ga3ef7af204b6807cb09f10a11f774889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a></td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744443e18392efb9d31ceeabc2ba9786"><td class="memItemLeft" align="right" valign="top"><a id="ga744443e18392efb9d31ceeabc2ba9786"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga744443e18392efb9d31ceeabc2ba9786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1a0c32eb56c845232f07d6e1498633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR11_Pos)</td></tr>
<tr class="separator:gabb1a0c32eb56c845232f07d6e1498633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a></td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memItemLeft" align="right" valign="top"><a id="gacdf200c3d4abdc44356ff3bfc66c136e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR12_Pos)</td></tr>
<tr class="separator:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a></td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memItemLeft" align="right" valign="top"><a id="gaacf17cbe9663809770d498fe8d28a6e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06991d09dc3fd7373da2375b7e196452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR13_Pos)</td></tr>
<tr class="separator:ga06991d09dc3fd7373da2375b7e196452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a></td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memItemLeft" align="right" valign="top"><a id="gae0dd6f7d71f00964f930cba3e7fc9d14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR14_Pos)</td></tr>
<tr class="separator:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a></td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memItemLeft" align="right" valign="top"><a id="ga4ee0004caa46c2946bb05305cd93baa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1778406979e6566a10b085f1146a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR15_Pos)</td></tr>
<tr class="separator:gaaa1778406979e6566a10b085f1146a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a></td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memItemLeft" align="right" valign="top"><a id="gad853ef0d4af0ed5b68581464a067e1ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889175528233c464f6c0a5f8a901a06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR17_Pos)</td></tr>
<tr class="separator:ga889175528233c464f6c0a5f8a901a06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a></td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edb364e6ab767686e3c40b177489f00"><td class="memItemLeft" align="right" valign="top"><a id="ga7edb364e6ab767686e3c40b177489f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7edb364e6ab767686e3c40b177489f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e89686fa4e8fe58365b684331f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR18_Pos)</td></tr>
<tr class="separator:ga3e6e89686fa4e8fe58365b684331f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a></td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f832c2588cb200a51d52c5dc8c8a"><td class="memItemLeft" align="right" valign="top"><a id="ga8990f832c2588cb200a51d52c5dc8c8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR19_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8990f832c2588cb200a51d52c5dc8c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514f26dc55f8e37ec8ac8bef9dfcadd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR19_Pos)</td></tr>
<tr class="separator:ga514f26dc55f8e37ec8ac8bef9dfcadd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a></td></tr>
<tr class="separator:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d08797081d9cb9ecead99371a645bc3"><td class="memItemLeft" align="right" valign="top"><a id="ga1d08797081d9cb9ecead99371a645bc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR23_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1d08797081d9cb9ecead99371a645bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdea5a531978f3bf6b7de4472bd54e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6">EXTI_EMR_MR23_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR23_Pos)</td></tr>
<tr class="separator:gafcdea5a531978f3bf6b7de4472bd54e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08ac6b29d8a15fc593950600753b8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6">EXTI_EMR_MR23_Msk</a></td></tr>
<tr class="separator:gab08ac6b29d8a15fc593950600753b8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top"><a id="gaf972d7547ed83843150667c301a9d348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="separator:gaf972d7547ed83843150667c301a9d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top"><a id="ga07843e6ff5b4ddd02bcf6c66a08cac93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a></td></tr>
<tr class="separator:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top"><a id="ga703c31569533b3b6d76f99da69b4d168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a></td></tr>
<tr class="separator:ga703c31569533b3b6d76f99da69b4d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top"><a id="ga6f2bd51b6a0981492a29436ef2b53344"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a></td></tr>
<tr class="separator:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top"><a id="ga7a3f176db76b4eb2cc1400f76afc967a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a></td></tr>
<tr class="separator:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top"><a id="gacc0210d29dceb5682d01786b6fcf47fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a></td></tr>
<tr class="separator:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top"><a id="ga1c05702eec349cbbcce9b7bc825e2fd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a></td></tr>
<tr class="separator:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top"><a id="gaf04b9ef7548fb0564beae69739bdea72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a></td></tr>
<tr class="separator:gaf04b9ef7548fb0564beae69739bdea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top"><a id="ga7af57b60f4623e5a65011519dd707991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a></td></tr>
<tr class="separator:ga7af57b60f4623e5a65011519dd707991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top"><a id="ga3757f0da147b7bb49719cb69096b5bc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a></td></tr>
<tr class="separator:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top"><a id="gad548185c3c99b69f3eaec50067999112"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a></td></tr>
<tr class="separator:gad548185c3c99b69f3eaec50067999112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top"><a id="gad5d0782c45b8b0951c8bbb5e7037a52b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a></td></tr>
<tr class="separator:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top"><a id="gaef9eaec30663289e66b9d9b40682910f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a></td></tr>
<tr class="separator:gaef9eaec30663289e66b9d9b40682910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top"><a id="gad2fc88afc4ba8231f4368527cc983d50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a></td></tr>
<tr class="separator:gad2fc88afc4ba8231f4368527cc983d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top"><a id="gaaf3c10c55ef88bb255f899d0d0939c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a></td></tr>
<tr class="separator:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top"><a id="gaa3690bd10db8f6505368f84d1d360d83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a></td></tr>
<tr class="separator:gaa3690bd10db8f6505368f84d1d360d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top"><a id="ga0f640eaa67ff0f9e3e849fdc65f7f34e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM17</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a></td></tr>
<tr class="separator:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top"><a id="ga7162c4422ad98bec692f15dda4e011eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM18</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a></td></tr>
<tr class="separator:ga7162c4422ad98bec692f15dda4e011eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memItemLeft" align="right" valign="top"><a id="ga96076632bf23a1dfb53cfada4008d7b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM19</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a></td></tr>
<tr class="separator:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91695431bc9d35db5f1771358c22ddbe"><td class="memItemLeft" align="right" valign="top"><a id="ga91695431bc9d35db5f1771358c22ddbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM23</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a></td></tr>
<tr class="separator:ga91695431bc9d35db5f1771358c22ddbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa359160d5aba50c4aff40330fd99d426"><td class="memItemLeft" align="right" valign="top"><a id="gaa359160d5aba50c4aff40330fd99d426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa359160d5aba50c4aff40330fd99d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR0_Pos)</td></tr>
<tr class="separator:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a></td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memItemLeft" align="right" valign="top"><a id="ga099233be3061fa5c0e44cbf3e20b6394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR1_Pos)</td></tr>
<tr class="separator:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a></td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memItemLeft" align="right" valign="top"><a id="ga22b2187bec09d19b2b79382c25ff3b4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbecd9a805326155030f357bc2d70046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR2_Pos)</td></tr>
<tr class="separator:gadbecd9a805326155030f357bc2d70046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memItemLeft" align="right" valign="top"><a id="gaeae95954e4c5e25f225d3cad0e2b2362"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560d856b177ddb7b90e101caf3ce66be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR3_Pos)</td></tr>
<tr class="separator:ga560d856b177ddb7b90e101caf3ce66be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memItemLeft" align="right" valign="top"><a id="gaa95865d62fde25381efad4f0c38cd8bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR4_Pos)</td></tr>
<tr class="separator:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a></td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29eade4e6218042bad165fd8cb162662"><td class="memItemLeft" align="right" valign="top"><a id="ga29eade4e6218042bad165fd8cb162662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga29eade4e6218042bad165fd8cb162662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR5_Pos)</td></tr>
<tr class="separator:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a></td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5fd949f067c605127932367ba4dad5"><td class="memItemLeft" align="right" valign="top"><a id="ga7a5fd949f067c605127932367ba4dad5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7a5fd949f067c605127932367ba4dad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR6_Pos)</td></tr>
<tr class="separator:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a></td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memItemLeft" align="right" valign="top"><a id="ga79f320ed539b225c1e4f50e3cfb43100"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR7_Pos)</td></tr>
<tr class="separator:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a></td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memItemLeft" align="right" valign="top"><a id="ga1f9bcf9229eced0f5101842fd9585e40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR8_Pos)</td></tr>
<tr class="separator:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memItemLeft" align="right" valign="top"><a id="ga3f3c856ba7076de4742cea9494d2d97b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b28a010f7937178112dd11c7edf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR9_Pos)</td></tr>
<tr class="separator:ga394b28a010f7937178112dd11c7edf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19c55236009d4d88273be1fe6d17b69"><td class="memItemLeft" align="right" valign="top"><a id="gaf19c55236009d4d88273be1fe6d17b69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf19c55236009d4d88273be1fe6d17b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12717df4fef207dd689f240bbb23cedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR10_Pos)</td></tr>
<tr class="separator:ga12717df4fef207dd689f240bbb23cedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a></td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f11477d08556852c4cf210f75d11920"><td class="memItemLeft" align="right" valign="top"><a id="ga7f11477d08556852c4cf210f75d11920"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f11477d08556852c4cf210f75d11920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a3f679be0d89926b127c4b293111e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR11_Pos)</td></tr>
<tr class="separator:ga36a3f679be0d89926b127c4b293111e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memItemLeft" align="right" valign="top"><a id="gaf8b0314682ff50f85bd8d5570fb6935a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4507125ae8a435b97fe643f73e6492e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR12_Pos)</td></tr>
<tr class="separator:gab4507125ae8a435b97fe643f73e6492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20176d8fa4181b22a833e1598e96b153"><td class="memItemLeft" align="right" valign="top"><a id="ga20176d8fa4181b22a833e1598e96b153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga20176d8fa4181b22a833e1598e96b153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR13_Pos)</td></tr>
<tr class="separator:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memItemLeft" align="right" valign="top"><a id="ga2e76cfdc7657907d423ba90dcac7bc90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR14_Pos)</td></tr>
<tr class="separator:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memItemLeft" align="right" valign="top"><a id="gaa62a698b0b47384cd72f49ebb9f17f4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR15_Pos)</td></tr>
<tr class="separator:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c280314b145321c6a62ce2764d1fd59"><td class="memItemLeft" align="right" valign="top"><a id="ga5c280314b145321c6a62ce2764d1fd59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5c280314b145321c6a62ce2764d1fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad883a3a53902664492c684a6dd435d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR16_Pos)</td></tr>
<tr class="separator:gad883a3a53902664492c684a6dd435d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a></td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memItemLeft" align="right" valign="top"><a id="ga47fa1d5d96ea124413c3b81b9c10f75f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42283a804716a4de1910afd032b87681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR17_Pos)</td></tr>
<tr class="separator:ga42283a804716a4de1910afd032b87681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a></td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9bfa9cb8df10ec1e3c2dd50235231c"><td class="memItemLeft" align="right" valign="top"><a id="gaef9bfa9cb8df10ec1e3c2dd50235231c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR19_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaef9bfa9cb8df10ec1e3c2dd50235231c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab40d59af38c6adbe9621b8ab68dbdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR19_Pos)</td></tr>
<tr class="separator:gaab40d59af38c6adbe9621b8ab68dbdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a></td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade996606f4ecfb99bfbd885995dabcb2"><td class="memItemLeft" align="right" valign="top"><a id="gade996606f4ecfb99bfbd885995dabcb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a></td></tr>
<tr class="separator:gade996606f4ecfb99bfbd885995dabcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a193b7168b2cfafcc233f692808c6"><td class="memItemLeft" align="right" valign="top"><a id="ga105a193b7168b2cfafcc233f692808c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a></td></tr>
<tr class="separator:ga105a193b7168b2cfafcc233f692808c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memItemLeft" align="right" valign="top"><a id="gaf8cd1d16738c353cfa130dcf89b0014b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a></td></tr>
<tr class="separator:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memItemLeft" align="right" valign="top"><a id="ga3d07f42f4967fe0714b8c015a5626eae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a></td></tr>
<tr class="separator:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a227db84617ef946085cb7d92af824"><td class="memItemLeft" align="right" valign="top"><a id="ga46a227db84617ef946085cb7d92af824"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a></td></tr>
<tr class="separator:ga46a227db84617ef946085cb7d92af824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memItemLeft" align="right" valign="top"><a id="ga7ec73c264e9daefed6f6ab5d6fa5b256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a></td></tr>
<tr class="separator:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817e04dd704204e3e59624b04cd90ef9"><td class="memItemLeft" align="right" valign="top"><a id="ga817e04dd704204e3e59624b04cd90ef9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a></td></tr>
<tr class="separator:ga817e04dd704204e3e59624b04cd90ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833907ee685681c2354eef94c3b9aac"><td class="memItemLeft" align="right" valign="top"><a id="ga8833907ee685681c2354eef94c3b9aac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a></td></tr>
<tr class="separator:ga8833907ee685681c2354eef94c3b9aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memItemLeft" align="right" valign="top"><a id="gaf6123d1c5b5ae9898e35c326e91ec8d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a></td></tr>
<tr class="separator:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memItemLeft" align="right" valign="top"><a id="gab3388bbfa1fecb8968b3df4b8e4cea68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a></td></tr>
<tr class="separator:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f7f15156743871c0e7db2f7272dc91"><td class="memItemLeft" align="right" valign="top"><a id="ga75f7f15156743871c0e7db2f7272dc91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a></td></tr>
<tr class="separator:ga75f7f15156743871c0e7db2f7272dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8847c64747b7b8239d59531c1500b5e5"><td class="memItemLeft" align="right" valign="top"><a id="ga8847c64747b7b8239d59531c1500b5e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a></td></tr>
<tr class="separator:ga8847c64747b7b8239d59531c1500b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memItemLeft" align="right" valign="top"><a id="gaf937ad487f1b00b7aadb958de8f10ec0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a></td></tr>
<tr class="separator:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192076dfb3813cde09a4d963ee264642"><td class="memItemLeft" align="right" valign="top"><a id="ga192076dfb3813cde09a4d963ee264642"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a></td></tr>
<tr class="separator:ga192076dfb3813cde09a4d963ee264642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25400decc47ad8c5dd644837d944c75f"><td class="memItemLeft" align="right" valign="top"><a id="ga25400decc47ad8c5dd644837d944c75f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a></td></tr>
<tr class="separator:ga25400decc47ad8c5dd644837d944c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e124438b8592519e189ee8a539b56cf"><td class="memItemLeft" align="right" valign="top"><a id="ga9e124438b8592519e189ee8a539b56cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a></td></tr>
<tr class="separator:ga9e124438b8592519e189ee8a539b56cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memItemLeft" align="right" valign="top"><a id="ga12c20c700b8ae5bba65ebf6a4b2023df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT16</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a></td></tr>
<tr class="separator:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f9ab1c8a2f42518c48e54a95a226ba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT17</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a></td></tr>
<tr class="separator:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memItemLeft" align="right" valign="top"><a id="gae2554d090075ee3f1eefdbcd3e9aa1a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT19</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a></td></tr>
<tr class="separator:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a92993932aa377be10ff0376f600b9f"><td class="memItemLeft" align="right" valign="top"><a id="ga0a92993932aa377be10ff0376f600b9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a92993932aa377be10ff0376f600b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd5afa140faff4e562142dc289387cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR0_Pos)</td></tr>
<tr class="separator:ga6fd5afa140faff4e562142dc289387cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a></td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memItemLeft" align="right" valign="top"><a id="gadf26d85ea048d7c483094a9eebaa7aba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR1_Pos)</td></tr>
<tr class="separator:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a></td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e560479e3bcf114aca570bd170079"><td class="memItemLeft" align="right" valign="top"><a id="ga425e560479e3bcf114aca570bd170079"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga425e560479e3bcf114aca570bd170079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR2_Pos)</td></tr>
<tr class="separator:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memItemLeft" align="right" valign="top"><a id="gaaf7f91925c2ac9c267480ed6b9fc1a04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR3_Pos)</td></tr>
<tr class="separator:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa295a76e5ee487856be1dde365373f5d"><td class="memItemLeft" align="right" valign="top"><a id="gaa295a76e5ee487856be1dde365373f5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa295a76e5ee487856be1dde365373f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR4_Pos)</td></tr>
<tr class="separator:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a></td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3affd9eee854acf6d5e1d820421532"><td class="memItemLeft" align="right" valign="top"><a id="ga8f3affd9eee854acf6d5e1d820421532"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8f3affd9eee854acf6d5e1d820421532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeffba32b6b0854a232493dc2e2634d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR5_Pos)</td></tr>
<tr class="separator:gafeffba32b6b0854a232493dc2e2634d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a></td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5995bc6ec7301b6623c8014fd9db711"><td class="memItemLeft" align="right" valign="top"><a id="gac5995bc6ec7301b6623c8014fd9db711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac5995bc6ec7301b6623c8014fd9db711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6590e0e011792337a19831a0ea2df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR6_Pos)</td></tr>
<tr class="separator:gaa6590e0e011792337a19831a0ea2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a></td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memItemLeft" align="right" valign="top"><a id="gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR7_Pos)</td></tr>
<tr class="separator:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a></td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memItemLeft" align="right" valign="top"><a id="gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR8_Pos)</td></tr>
<tr class="separator:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165ac2e2e46e32debc7efd99e258e608"><td class="memItemLeft" align="right" valign="top"><a id="ga165ac2e2e46e32debc7efd99e258e608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga165ac2e2e46e32debc7efd99e258e608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898047db88343aeac8c05f39c4bc63e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR9_Pos)</td></tr>
<tr class="separator:ga898047db88343aeac8c05f39c4bc63e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0592581c7bd1ea908087aa319528fdae"><td class="memItemLeft" align="right" valign="top"><a id="ga0592581c7bd1ea908087aa319528fdae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0592581c7bd1ea908087aa319528fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR10_Pos)</td></tr>
<tr class="separator:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a></td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memItemLeft" align="right" valign="top"><a id="ga32ce99e8292f13831e1c8eaa79dc3554"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac985e7db4d6a853c4411544878fd0551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR11_Pos)</td></tr>
<tr class="separator:gac985e7db4d6a853c4411544878fd0551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memItemLeft" align="right" valign="top"><a id="ga49f1f39d43c981697a040fc94abbbfc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR12_Pos)</td></tr>
<tr class="separator:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd86158859c108fbe911aff6498eb15b"><td class="memItemLeft" align="right" valign="top"><a id="gabd86158859c108fbe911aff6498eb15b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabd86158859c108fbe911aff6498eb15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89275d329ff466aee9a8b226376eb9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR13_Pos)</td></tr>
<tr class="separator:ga89275d329ff466aee9a8b226376eb9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memItemLeft" align="right" valign="top"><a id="gaffd9b96b99f65602a7d5285d62b8c0ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR14_Pos)</td></tr>
<tr class="separator:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memItemLeft" align="right" valign="top"><a id="gaa5a3ca20b1ac9fdf5794fe609a3fe333"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b78c01259464833376dbc4755fefc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR15_Pos)</td></tr>
<tr class="separator:ga7b78c01259464833376dbc4755fefc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memItemLeft" align="right" valign="top"><a id="ga5b123b9f8f09d0d1fcb29f846279ce21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c9167b3d4af750254db5efaf97aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR16_Pos)</td></tr>
<tr class="separator:gad43c9167b3d4af750254db5efaf97aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a></td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memItemLeft" align="right" valign="top"><a id="gacf5a7f78ce681c3f1b7afbaf3471d1f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170e25ad439045d2372d1e052cea88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR17_Pos)</td></tr>
<tr class="separator:ga3170e25ad439045d2372d1e052cea88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a></td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf317413191ad372394192996edebfcb3"><td class="memItemLeft" align="right" valign="top"><a id="gaf317413191ad372394192996edebfcb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR19_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf317413191ad372394192996edebfcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a59ec9892e009f734e6c7703af85c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR19_Pos)</td></tr>
<tr class="separator:gaa1a59ec9892e009f734e6c7703af85c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a></td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e24d457b6263d098a448ac265ab507"><td class="memItemLeft" align="right" valign="top"><a id="gad4e24d457b6263d098a448ac265ab507"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a></td></tr>
<tr class="separator:gad4e24d457b6263d098a448ac265ab507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memItemLeft" align="right" valign="top"><a id="ga92fa926ba0a519efa170ddf7e8d1d762"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a></td></tr>
<tr class="separator:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memItemLeft" align="right" valign="top"><a id="gac53ad14516f7ff5b143bcf7e9f25c5dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a></td></tr>
<tr class="separator:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb46e1bc04a5b92cc3b4054799f2b84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a></td></tr>
<tr class="separator:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41861232228ba312dd7138d3104789"><td class="memItemLeft" align="right" valign="top"><a id="gaeb41861232228ba312dd7138d3104789"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a></td></tr>
<tr class="separator:gaeb41861232228ba312dd7138d3104789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memItemLeft" align="right" valign="top"><a id="ga439f9a437442982b33f1a1a4d96b93fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a></td></tr>
<tr class="separator:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memItemLeft" align="right" valign="top"><a id="gad533b3f29f33bca5abe0312f3d2fe7a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a></td></tr>
<tr class="separator:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memItemLeft" align="right" valign="top"><a id="gaa5a35ce0e6cde0f153a19b9af730c801"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a></td></tr>
<tr class="separator:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82485ebde5f76e720c96c8f14506756"><td class="memItemLeft" align="right" valign="top"><a id="gac82485ebde5f76e720c96c8f14506756"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a></td></tr>
<tr class="separator:gac82485ebde5f76e720c96c8f14506756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de5945627e67bda047e0398bb5d0b7"><td class="memItemLeft" align="right" valign="top"><a id="gae7de5945627e67bda047e0398bb5d0b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a></td></tr>
<tr class="separator:gae7de5945627e67bda047e0398bb5d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4969598084444af625d4eb046d21a6b6"><td class="memItemLeft" align="right" valign="top"><a id="ga4969598084444af625d4eb046d21a6b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a></td></tr>
<tr class="separator:ga4969598084444af625d4eb046d21a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memItemLeft" align="right" valign="top"><a id="ga701fe44026dd9b17c32f94079f40f1e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a></td></tr>
<tr class="separator:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fa152c220b1e7807a611f48cd225b6"><td class="memItemLeft" align="right" valign="top"><a id="ga69fa152c220b1e7807a611f48cd225b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a></td></tr>
<tr class="separator:ga69fa152c220b1e7807a611f48cd225b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memItemLeft" align="right" valign="top"><a id="gaa52d56ee98aefbe60c06a179d72853eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a></td></tr>
<tr class="separator:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memItemLeft" align="right" valign="top"><a id="ga31be5e7df3597ac8bef2dbe415126b35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a></td></tr>
<tr class="separator:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1337c43077e8704118fdda4329cb53"><td class="memItemLeft" align="right" valign="top"><a id="gadd1337c43077e8704118fdda4329cb53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a></td></tr>
<tr class="separator:gadd1337c43077e8704118fdda4329cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memItemLeft" align="right" valign="top"><a id="ga3933dd8f4a674072f26acc7cd9fb0613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT16</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a></td></tr>
<tr class="separator:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58099b920a04f61430f8251c387ec811"><td class="memItemLeft" align="right" valign="top"><a id="ga58099b920a04f61430f8251c387ec811"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT17</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a></td></tr>
<tr class="separator:ga58099b920a04f61430f8251c387ec811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memItemLeft" align="right" valign="top"><a id="ga9d10246d9ff2e7899aa874728d7206ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT19</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a></td></tr>
<tr class="separator:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memItemLeft" align="right" valign="top"><a id="ga47cfabfaaaf3453afad037f2b4ee959d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos)</td></tr>
<tr class="separator:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a></td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memItemLeft" align="right" valign="top"><a id="gadf7afd1d1f63c7a76bae06e5c5d86e96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b28416d9efdd9464c175f594ff0490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos)</td></tr>
<tr class="separator:ga43b28416d9efdd9464c175f594ff0490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a></td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memItemLeft" align="right" valign="top"><a id="ga6bc778d2738c9f6b76c560c98c0995c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos)</td></tr>
<tr class="separator:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a></td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadaa259d663aebd65a50639e1907e5c"><td class="memItemLeft" align="right" valign="top"><a id="gaaadaa259d663aebd65a50639e1907e5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaadaa259d663aebd65a50639e1907e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos)</td></tr>
<tr class="separator:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a></td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c17eacb283557123595fb08107d9f5"><td class="memItemLeft" align="right" valign="top"><a id="ga93c17eacb283557123595fb08107d9f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga93c17eacb283557123595fb08107d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos)</td></tr>
<tr class="separator:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a></td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memItemLeft" align="right" valign="top"><a id="ga626a1b735d1a60ffd3490c307dce91e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bb6ac1da4531f229770893e8803226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos)</td></tr>
<tr class="separator:gab9bb6ac1da4531f229770893e8803226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a></td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memItemLeft" align="right" valign="top"><a id="gaac5de035fe3b407ebd937d15b85bb8a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos)</td></tr>
<tr class="separator:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a></td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9dd65850bb89ff5205240324494035"><td class="memItemLeft" align="right" valign="top"><a id="ga0d9dd65850bb89ff5205240324494035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0d9dd65850bb89ff5205240324494035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac444748417965f0a263e4a3f99c81c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos)</td></tr>
<tr class="separator:gac444748417965f0a263e4a3f99c81c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a></td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606f473204836b050515446b252877c5"><td class="memItemLeft" align="right" valign="top"><a id="ga606f473204836b050515446b252877c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga606f473204836b050515446b252877c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584d2b8877c26e45231b2194baba055a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos)</td></tr>
<tr class="separator:ga584d2b8877c26e45231b2194baba055a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a></td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memItemLeft" align="right" valign="top"><a id="ga1d7f6e0def3861e207f4affc4f9755d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b275083074cfd7a32fc9af85b56509b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos)</td></tr>
<tr class="separator:ga2b275083074cfd7a32fc9af85b56509b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a></td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memItemLeft" align="right" valign="top"><a id="gaea5b7316b4b5dde162c9acd4e1d1a441"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64deb2466771c956d1e912ea09166925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos)</td></tr>
<tr class="separator:ga64deb2466771c956d1e912ea09166925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a></td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memItemLeft" align="right" valign="top"><a id="ga37276792859bdf50b5bc358b78d4fbbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace4933cca50b04988d34d48c7b659c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos)</td></tr>
<tr class="separator:gaace4933cca50b04988d34d48c7b659c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a></td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28ccd43920facdbbb974c9e37c40961"><td class="memItemLeft" align="right" valign="top"><a id="gab28ccd43920facdbbb974c9e37c40961"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab28ccd43920facdbbb974c9e37c40961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos)</td></tr>
<tr class="separator:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a></td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73603dbe0418523c2c83957265e7e65d"><td class="memItemLeft" align="right" valign="top"><a id="ga73603dbe0418523c2c83957265e7e65d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga73603dbe0418523c2c83957265e7e65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos)</td></tr>
<tr class="separator:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a></td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4295bced15121047e453c21f0b32c4de"><td class="memItemLeft" align="right" valign="top"><a id="ga4295bced15121047e453c21f0b32c4de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4295bced15121047e453c21f0b32c4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405d264956ba9e06788545e2ad87413e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos)</td></tr>
<tr class="separator:ga405d264956ba9e06788545e2ad87413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a></td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3550ed355b125e7e32503596d47d3b"><td class="memItemLeft" align="right" valign="top"><a id="gafe3550ed355b125e7e32503596d47d3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe3550ed355b125e7e32503596d47d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos)</td></tr>
<tr class="separator:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a></td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2a375858bd09f73db412291d9672c5"><td class="memItemLeft" align="right" valign="top"><a id="gabb2a375858bd09f73db412291d9672c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabb2a375858bd09f73db412291d9672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos)</td></tr>
<tr class="separator:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a></td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memItemLeft" align="right" valign="top"><a id="ga9a0e994273bfe6b3bdf630b68c673ce7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos)</td></tr>
<tr class="separator:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a></td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87df3a3d69a14c70b19e1d69c00a7c6"><td class="memItemLeft" align="right" valign="top"><a id="gab87df3a3d69a14c70b19e1d69c00a7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER19_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab87df3a3d69a14c70b19e1d69c00a7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fddcdc43381e5daa122589d1a769c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos)</td></tr>
<tr class="separator:ga5fddcdc43381e5daa122589d1a769c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a></td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72212492fc15f4add39039221fc930e"><td class="memItemLeft" align="right" valign="top"><a id="gac72212492fc15f4add39039221fc930e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a></td></tr>
<tr class="separator:gac72212492fc15f4add39039221fc930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memItemLeft" align="right" valign="top"><a id="gabb6effec044086fabbe1ee674f7d6fd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a></td></tr>
<tr class="separator:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memItemLeft" align="right" valign="top"><a id="gaa3d713c523d05ff9bf5a42f8568c1f45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a></td></tr>
<tr class="separator:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memItemLeft" align="right" valign="top"><a id="ga4ca91c7f22a9cd37a51ed57419a0c752"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a></td></tr>
<tr class="separator:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memItemLeft" align="right" valign="top"><a id="ga4ffd0b4a1679b8812582fdd442dca11b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a></td></tr>
<tr class="separator:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b00bc50c98b5ccda290069f553c7302"><td class="memItemLeft" align="right" valign="top"><a id="ga1b00bc50c98b5ccda290069f553c7302"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a></td></tr>
<tr class="separator:ga1b00bc50c98b5ccda290069f553c7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25872c89a34384821e39692c3d2ed89"><td class="memItemLeft" align="right" valign="top"><a id="gae25872c89a34384821e39692c3d2ed89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a></td></tr>
<tr class="separator:gae25872c89a34384821e39692c3d2ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f4768902be3f7463677ec61f3279d"><td class="memItemLeft" align="right" valign="top"><a id="ga2a9f4768902be3f7463677ec61f3279d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a></td></tr>
<tr class="separator:ga2a9f4768902be3f7463677ec61f3279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memItemLeft" align="right" valign="top"><a id="ga37f62d60ec7e63c381e1edc98f14f5d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a></td></tr>
<tr class="separator:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedf6ed43b670c247bc507ee66576b7a"><td class="memItemLeft" align="right" valign="top"><a id="gabedf6ed43b670c247bc507ee66576b7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a></td></tr>
<tr class="separator:gabedf6ed43b670c247bc507ee66576b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2229844b665717a3b1f2d08c1d256afd"><td class="memItemLeft" align="right" valign="top"><a id="ga2229844b665717a3b1f2d08c1d256afd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a></td></tr>
<tr class="separator:ga2229844b665717a3b1f2d08c1d256afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memItemLeft" align="right" valign="top"><a id="gaae0eded32a34f28caf0798ba8325c4a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a></td></tr>
<tr class="separator:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc754c5830e07924ba9ad55b858a7003"><td class="memItemLeft" align="right" valign="top"><a id="gafc754c5830e07924ba9ad55b858a7003"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a></td></tr>
<tr class="separator:gafc754c5830e07924ba9ad55b858a7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memItemLeft" align="right" valign="top"><a id="gae17fd16d3b44f3834a0bab7ef1c57137"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a></td></tr>
<tr class="separator:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memItemLeft" align="right" valign="top"><a id="ga4cbdd7f20aa1c168b27e66c542b5ccac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a></td></tr>
<tr class="separator:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e4d08f65cf593c642e27c7423ac00"><td class="memItemLeft" align="right" valign="top"><a id="ga302e4d08f65cf593c642e27c7423ac00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a></td></tr>
<tr class="separator:ga302e4d08f65cf593c642e27c7423ac00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c48aed3090f01b7adde780e34a8036"><td class="memItemLeft" align="right" valign="top"><a id="ga82c48aed3090f01b7adde780e34a8036"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI16</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a></td></tr>
<tr class="separator:ga82c48aed3090f01b7adde780e34a8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memItemLeft" align="right" valign="top"><a id="ga5cee3ef75832cc0a62c46e8c98d536e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI17</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a></td></tr>
<tr class="separator:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1b04be5270a79348e26be05f3dae82"><td class="memItemLeft" align="right" valign="top"><a id="ga9a1b04be5270a79348e26be05f3dae82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI19</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a></td></tr>
<tr class="separator:ga9a1b04be5270a79348e26be05f3dae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memItemLeft" align="right" valign="top"><a id="gad67b1832b8c6ebd37c07d774bf7b79c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e52c51a9d888231a788288e42bb8596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR0_Pos)</td></tr>
<tr class="separator:ga6e52c51a9d888231a788288e42bb8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a></td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7adebcc32984cb835d47179d34206eb"><td class="memItemLeft" align="right" valign="top"><a id="gac7adebcc32984cb835d47179d34206eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac7adebcc32984cb835d47179d34206eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ea95730ba8514076cc76945a01d850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR1_Pos)</td></tr>
<tr class="separator:gaa0ea95730ba8514076cc76945a01d850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a></td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa65f5976eeb883b977b391e3fbb690"><td class="memItemLeft" align="right" valign="top"><a id="gaefa65f5976eeb883b977b391e3fbb690"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaefa65f5976eeb883b977b391e3fbb690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR2_Pos)</td></tr>
<tr class="separator:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a></td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memItemLeft" align="right" valign="top"><a id="gad56d3f9d10fd4c75bf4ba756e3778ea0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR3_Pos)</td></tr>
<tr class="separator:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a></td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58443521d982443a49db3fb2c273f5e4"><td class="memItemLeft" align="right" valign="top"><a id="ga58443521d982443a49db3fb2c273f5e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga58443521d982443a49db3fb2c273f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465307df267001826deb47a946dab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR4_Pos)</td></tr>
<tr class="separator:ga9465307df267001826deb47a946dab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a></td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memItemLeft" align="right" valign="top"><a id="gab011cd54f79dd8093ed093c53f9a69f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR5_Pos)</td></tr>
<tr class="separator:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a></td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memItemLeft" align="right" valign="top"><a id="ga348bfafc8c5751e74b93c27f2ddce116"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae216f090307338513e0c48b792ff4380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR6_Pos)</td></tr>
<tr class="separator:gae216f090307338513e0c48b792ff4380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a></td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fd7463743a65921d47e3e888e22fbf"><td class="memItemLeft" align="right" valign="top"><a id="ga41fd7463743a65921d47e3e888e22fbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga41fd7463743a65921d47e3e888e22fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR7_Pos)</td></tr>
<tr class="separator:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a></td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e264ce486fde316beef4d01b07377d"><td class="memItemLeft" align="right" valign="top"><a id="ga06e264ce486fde316beef4d01b07377d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga06e264ce486fde316beef4d01b07377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf15f6df00912ea82ed99154c1824543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR8_Pos)</td></tr>
<tr class="separator:gabf15f6df00912ea82ed99154c1824543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a></td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df770efeeac2a51b21229994b265e8"><td class="memItemLeft" align="right" valign="top"><a id="ga74df770efeeac2a51b21229994b265e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga74df770efeeac2a51b21229994b265e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR9_Pos)</td></tr>
<tr class="separator:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a></td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f38ede7f65d599654716b9c70119997"><td class="memItemLeft" align="right" valign="top"><a id="ga3f38ede7f65d599654716b9c70119997"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3f38ede7f65d599654716b9c70119997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR10_Pos)</td></tr>
<tr class="separator:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a></td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b7515b407f5831dc120540379ab0ee"><td class="memItemLeft" align="right" valign="top"><a id="gaf0b7515b407f5831dc120540379ab0ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf0b7515b407f5831dc120540379ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR11_Pos)</td></tr>
<tr class="separator:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a></td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memItemLeft" align="right" valign="top"><a id="gabe319cbf2bf25f1854993b7e9a88c02e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a607029be3ca6159090afbf66b84d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR12_Pos)</td></tr>
<tr class="separator:ga0a607029be3ca6159090afbf66b84d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a></td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memItemLeft" align="right" valign="top"><a id="gaa74c6b6143b3874744573c9ab8f30f65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b3cd3e008be5d766a085378dbde61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR13_Pos)</td></tr>
<tr class="separator:ga46b3cd3e008be5d766a085378dbde61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a></td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memItemLeft" align="right" valign="top"><a id="gada52a67e5e44c06a2e40c3d4c721b345"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845983f32b8eccfafede2ece6a9371a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR14_Pos)</td></tr>
<tr class="separator:ga845983f32b8eccfafede2ece6a9371a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a></td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memItemLeft" align="right" valign="top"><a id="ga9d396fd4e0a34ebb0d44d2eb53daa753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR15_Pos)</td></tr>
<tr class="separator:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a></td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810ea68a9e4297e245dacdfe77855a"><td class="memItemLeft" align="right" valign="top"><a id="ga71810ea68a9e4297e245dacdfe77855a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga71810ea68a9e4297e245dacdfe77855a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR16_Pos)</td></tr>
<tr class="separator:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a></td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42d3340997c553862f81db64944af9"><td class="memItemLeft" align="right" valign="top"><a id="ga6c42d3340997c553862f81db64944af9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6c42d3340997c553862f81db64944af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b0021b076cb2e50a546abdc74ff497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR17_Pos)</td></tr>
<tr class="separator:ga60b0021b076cb2e50a546abdc74ff497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a></td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"><td class="memItemLeft" align="right" valign="top"><a id="ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR19_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b3167c29bb083e4c0e025846069a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR19_Pos)</td></tr>
<tr class="separator:gae2b3167c29bb083e4c0e025846069a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a></td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e61172594497bc98d7618afda5d1a5"><td class="memItemLeft" align="right" valign="top"><a id="ga94e61172594497bc98d7618afda5d1a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a></td></tr>
<tr class="separator:ga94e61172594497bc98d7618afda5d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fa1e26581323fb92a102129fea6cc1"><td class="memItemLeft" align="right" valign="top"><a id="gab1fa1e26581323fb92a102129fea6cc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a></td></tr>
<tr class="separator:gab1fa1e26581323fb92a102129fea6cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memItemLeft" align="right" valign="top"><a id="ga62c614636ea1ba38b2c5fa6d727de719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a></td></tr>
<tr class="separator:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memItemLeft" align="right" valign="top"><a id="gadf21c846e3ed8d01562a48f379e94cf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a></td></tr>
<tr class="separator:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memItemLeft" align="right" valign="top"><a id="gacb25dc53dd6e1ebcb9ff3eb122bafaa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a></td></tr>
<tr class="separator:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memItemLeft" align="right" valign="top"><a id="gab5681c77b17cfd664ac859e8dcdaf853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a></td></tr>
<tr class="separator:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d0d098708c4604d50724479f53722"><td class="memItemLeft" align="right" valign="top"><a id="ga926d0d098708c4604d50724479f53722"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a></td></tr>
<tr class="separator:ga926d0d098708c4604d50724479f53722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396a95873380107e44ea8ebf3917101b"><td class="memItemLeft" align="right" valign="top"><a id="ga396a95873380107e44ea8ebf3917101b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a></td></tr>
<tr class="separator:ga396a95873380107e44ea8ebf3917101b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768906e566332933fbafc3be7a0ec316"><td class="memItemLeft" align="right" valign="top"><a id="ga768906e566332933fbafc3be7a0ec316"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a></td></tr>
<tr class="separator:ga768906e566332933fbafc3be7a0ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memItemLeft" align="right" valign="top"><a id="ga4d00763abbc7e4aa5fde5cf870c561e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a></td></tr>
<tr class="separator:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad274c8176debfe13d12966bebd962150"><td class="memItemLeft" align="right" valign="top"><a id="gad274c8176debfe13d12966bebd962150"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a></td></tr>
<tr class="separator:gad274c8176debfe13d12966bebd962150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memItemLeft" align="right" valign="top"><a id="gabc4dbd010478228eee7a8d9ddb24f392"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a></td></tr>
<tr class="separator:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memItemLeft" align="right" valign="top"><a id="ga29ffb168354d0bccb1cd18ad9e4067cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a></td></tr>
<tr class="separator:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memItemLeft" align="right" valign="top"><a id="gab22f9bfde0a01c8bc453dc6e18625a50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a></td></tr>
<tr class="separator:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memItemLeft" align="right" valign="top"><a id="ga7cc8ed2cb4b1c30b77931d9303954e04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a></td></tr>
<tr class="separator:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memItemLeft" align="right" valign="top"><a id="ga7333aceaf98ecd5d07b612fb06b602bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a></td></tr>
<tr class="separator:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memItemLeft" align="right" valign="top"><a id="gad809b47b726068ccbb2ea7c1ed72c193"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF16</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a></td></tr>
<tr class="separator:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00422cb319a203bb176a9b0f81ca1580"><td class="memItemLeft" align="right" valign="top"><a id="ga00422cb319a203bb176a9b0f81ca1580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF17</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a></td></tr>
<tr class="separator:ga00422cb319a203bb176a9b0f81ca1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59388b8ab2753a145947de5853d4f7de"><td class="memItemLeft" align="right" valign="top"><a id="ga59388b8ab2753a145947de5853d4f7de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF19</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a></td></tr>
<tr class="separator:ga59388b8ab2753a145947de5853d4f7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memItemLeft" align="right" valign="top"><a id="gacd27f57311268ed1ad0ddb1a207ce9a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)</td></tr>
<tr class="separator:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288f4e0368a7d8d18e626a54caf995a9"><td class="memItemLeft" align="right" valign="top"><a id="ga288f4e0368a7d8d18e626a54caf995a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_PRFTBE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga288f4e0368a7d8d18e626a54caf995a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1640c1d9ecb35a7fdadfed6549f24bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9">FLASH_ACR_PRFTBE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_PRFTBE_Pos)</td></tr>
<tr class="separator:ga1640c1d9ecb35a7fdadfed6549f24bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5285ab198307213dce0629f9b7c6fc86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9">FLASH_ACR_PRFTBE_Msk</a></td></tr>
<tr class="separator:ga5285ab198307213dce0629f9b7c6fc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8998834e7fc4fa0855cf5e7424b7abea"><td class="memItemLeft" align="right" valign="top"><a id="ga8998834e7fc4fa0855cf5e7424b7abea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_PRFTBS_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8998834e7fc4fa0855cf5e7424b7abea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340d43b152f1f3fd9b357ffc7f73932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a">FLASH_ACR_PRFTBS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_PRFTBS_Pos)</td></tr>
<tr class="separator:ga340d43b152f1f3fd9b357ffc7f73932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a">FLASH_ACR_PRFTBS_Msk</a></td></tr>
<tr class="separator:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eff8e9f9bc12caf41721266b209cf8b"><td class="memItemLeft" align="right" valign="top"><a id="ga9eff8e9f9bc12caf41721266b209cf8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_KEYR_FKEYR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9eff8e9f9bc12caf41721266b209cf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33eb12d541927bf107399dbf42bcb86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e">FLASH_KEYR_FKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_KEYR_FKEYR_Pos)</td></tr>
<tr class="separator:ga33eb12d541927bf107399dbf42bcb86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e">FLASH_KEYR_FKEYR_Msk</a></td></tr>
<tr class="separator:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memItemLeft" align="right" valign="top"><a id="ga64748d2e0929700cbc6bf0ae619e72c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTKEYR_OPTKEYR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos)</td></tr>
<tr class="separator:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a></td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf885e10a215139ecfc8bb5faa5e01a"><td class="memItemLeft" align="right" valign="top"><a id="gabdf885e10a215139ecfc8bb5faa5e01a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_KEY1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabdf885e10a215139ecfc8bb5faa5e01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537fb8ad6ef7109b9bf1149f46abd338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338">FLASH_KEY1_Msk</a>&#160;&#160;&#160;(0x45670123U &lt;&lt; FLASH_KEY1_Pos)</td></tr>
<tr class="separator:ga537fb8ad6ef7109b9bf1149f46abd338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd77e7bf91765d891ce63e2f0084b019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338">FLASH_KEY1_Msk</a></td></tr>
<tr class="separator:gafd77e7bf91765d891ce63e2f0084b019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565a82217f16a8ef783b649af039e0c1"><td class="memItemLeft" align="right" valign="top"><a id="ga565a82217f16a8ef783b649af039e0c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_KEY2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga565a82217f16a8ef783b649af039e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93ad44e0f998a855f5bed0caabf57dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd">FLASH_KEY2_Msk</a>&#160;&#160;&#160;(0xCDEF89ABU &lt;&lt; FLASH_KEY2_Pos)</td></tr>
<tr class="separator:gaa93ad44e0f998a855f5bed0caabf57dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee83d0f557e158da52f4a205db6b60a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd">FLASH_KEY2_Msk</a></td></tr>
<tr class="separator:gaee83d0f557e158da52f4a205db6b60a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f5d4fc6e2ab622c6306a2f3f0f440"><td class="memItemLeft" align="right" valign="top"><a id="ga618f5d4fc6e2ab622c6306a2f3f0f440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTKEY1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga618f5d4fc6e2ab622c6306a2f3f0f440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cf4f4e013c23b519f056ee79602d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0cf4f4e013c23b519f056ee79602d61">FLASH_OPTKEY1_Msk</a>&#160;&#160;&#160;(0x45670123U &lt;&lt; FLASH_OPTKEY1_Pos)</td></tr>
<tr class="separator:gaa0cf4f4e013c23b519f056ee79602d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1630c4f338daf2741daa1273f657164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f">FLASH_OPTKEY1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0cf4f4e013c23b519f056ee79602d61">FLASH_OPTKEY1_Msk</a></td></tr>
<tr class="separator:ga1630c4f338daf2741daa1273f657164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0204adef4287bf761d62e5952816e25"><td class="memItemLeft" align="right" valign="top"><a id="gaf0204adef4287bf761d62e5952816e25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTKEY2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf0204adef4287bf761d62e5952816e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771257103ce3be5b7190e42c51853cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga771257103ce3be5b7190e42c51853cdd">FLASH_OPTKEY2_Msk</a>&#160;&#160;&#160;(0xCDEF89ABU &lt;&lt; FLASH_OPTKEY2_Pos)</td></tr>
<tr class="separator:ga771257103ce3be5b7190e42c51853cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d">FLASH_OPTKEY2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga771257103ce3be5b7190e42c51853cdd">FLASH_OPTKEY2_Msk</a></td></tr>
<tr class="separator:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memItemLeft" align="right" valign="top"><a id="ga1fff488dcd0ba14694a05d8c061441e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_BSY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_BSY_Pos)</td></tr>
<tr class="separator:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a></td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade46f1b130b188d41613fc87661a8815"><td class="memItemLeft" align="right" valign="top"><a id="gade46f1b130b188d41613fc87661a8815"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_PGERR_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gade46f1b130b188d41613fc87661a8815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a81dd644b636f16716399010e646714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714">FLASH_SR_PGERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_PGERR_Pos)</td></tr>
<tr class="separator:ga9a81dd644b636f16716399010e646714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714">FLASH_SR_PGERR_Msk</a></td></tr>
<tr class="separator:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd56872fd365b645d51c217e901958f6"><td class="memItemLeft" align="right" valign="top"><a id="gabd56872fd365b645d51c217e901958f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_WRPRTERR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gabd56872fd365b645d51c217e901958f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e08ec1f30003524a295eaeac30426a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7">FLASH_SR_WRPRTERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_WRPRTERR_Pos)</td></tr>
<tr class="separator:ga4e08ec1f30003524a295eaeac30426a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7">FLASH_SR_WRPRTERR_Msk</a></td></tr>
<tr class="separator:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2013e875c4c210b820e502feea6c9fb1"><td class="memItemLeft" align="right" valign="top"><a id="ga2013e875c4c210b820e502feea6c9fb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_EOP_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2013e875c4c210b820e502feea6c9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386f68b5d2c3622b29811577932360ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_EOP_Pos)</td></tr>
<tr class="separator:ga386f68b5d2c3622b29811577932360ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a></td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memItemLeft" align="right" valign="top"><a id="ga0a5addaa1ee5049b0c99023d91dd4a70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_PG_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_PG_Pos)</td></tr>
<tr class="separator:ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a></td></tr>
<tr class="separator:ga47754b39bd7a7c79c251d6376f97f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae43572c697cddd88e48b945828c526"><td class="memItemLeft" align="right" valign="top"><a id="ga4ae43572c697cddd88e48b945828c526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_PER_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4ae43572c697cddd88e48b945828c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebb9718882d5ced359b67417421da6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_PER_Pos)</td></tr>
<tr class="separator:ga5ebb9718882d5ced359b67417421da6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad845355ade49d56cf70ad0ff09595a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</a></td></tr>
<tr class="separator:gad845355ade49d56cf70ad0ff09595a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0627fa13f9e31a0250d6917e4d2ecbc1"><td class="memItemLeft" align="right" valign="top"><a id="ga0627fa13f9e31a0250d6917e4d2ecbc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_MER_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0627fa13f9e31a0250d6917e4d2ecbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1b8b67a6173c11f950347f09e63888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_MER_Pos)</td></tr>
<tr class="separator:ga3f1b8b67a6173c11f950347f09e63888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a287aa5a625125301306a02fb69c53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a></td></tr>
<tr class="separator:ga4a287aa5a625125301306a02fb69c53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0371da9e5f8f8e95b038107426ce6f"><td class="memItemLeft" align="right" valign="top"><a id="ga3f0371da9e5f8f8e95b038107426ce6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_OPTPG_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3f0371da9e5f8f8e95b038107426ce6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a94f4bf8453aae2d98d3e4465b5195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195">FLASH_CR_OPTPG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OPTPG_Pos)</td></tr>
<tr class="separator:ga25a94f4bf8453aae2d98d3e4465b5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195">FLASH_CR_OPTPG_Msk</a></td></tr>
<tr class="separator:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89abf0177ab4bcf030984073b74a182"><td class="memItemLeft" align="right" valign="top"><a id="gae89abf0177ab4bcf030984073b74a182"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_OPTER_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae89abf0177ab4bcf030984073b74a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c77052daf608eb7d7f6cedfd3c996ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef">FLASH_CR_OPTER_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OPTER_Pos)</td></tr>
<tr class="separator:ga2c77052daf608eb7d7f6cedfd3c996ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef">FLASH_CR_OPTER_Msk</a></td></tr>
<tr class="separator:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7925df36a4d15838d8cb457f671e7532"><td class="memItemLeft" align="right" valign="top"><a id="ga7925df36a4d15838d8cb457f671e7532"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_STRT_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7925df36a4d15838d8cb457f671e7532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce773f84ec7782c408a8d9cef09f496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_STRT_Pos)</td></tr>
<tr class="separator:ga1ce773f84ec7782c408a8d9cef09f496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a></td></tr>
<tr class="separator:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74509adc6db3db66803966b25423cae"><td class="memItemLeft" align="right" valign="top"><a id="gaa74509adc6db3db66803966b25423cae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_LOCK_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa74509adc6db3db66803966b25423cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954a2bc4dd25495e8c164454817a966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_LOCK_Pos)</td></tr>
<tr class="separator:ga7954a2bc4dd25495e8c164454817a966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a></td></tr>
<tr class="separator:gab25f1fa4127fa015361b61a6f3180784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cdcb203f948b1d30cba476001d9074"><td class="memItemLeft" align="right" valign="top"><a id="gaa6cdcb203f948b1d30cba476001d9074"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_OPTWRE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa6cdcb203f948b1d30cba476001d9074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4a5e6297b7507e1b62419d3a623390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390">FLASH_CR_OPTWRE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OPTWRE_Pos)</td></tr>
<tr class="separator:gaff4a5e6297b7507e1b62419d3a623390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390">FLASH_CR_OPTWRE_Msk</a></td></tr>
<tr class="separator:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab075c4eeff509cfe0f34040c29edfb05"><td class="memItemLeft" align="right" valign="top"><a id="gab075c4eeff509cfe0f34040c29edfb05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_ERRIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab075c4eeff509cfe0f34040c29edfb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f1e535996ab89de1ca07a32a11e526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_ERRIE_Pos)</td></tr>
<tr class="separator:gac9f1e535996ab89de1ca07a32a11e526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a></td></tr>
<tr class="separator:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e162a7fa45cb85ba0df0942a2519478"><td class="memItemLeft" align="right" valign="top"><a id="ga4e162a7fa45cb85ba0df0942a2519478"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_EOPIE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4e162a7fa45cb85ba0df0942a2519478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_EOPIE_Pos)</td></tr>
<tr class="separator:gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a></td></tr>
<tr class="separator:gab9e69856f654ec430a42791a34799db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8231d4e01a380967de158db5eccbcb2c"><td class="memItemLeft" align="right" valign="top"><a id="ga8231d4e01a380967de158db5eccbcb2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_OBL_LAUNCH_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga8231d4e01a380967de158db5eccbcb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d932ff27f0cdc1a36e8af25d369081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081">FLASH_CR_OBL_LAUNCH_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos)</td></tr>
<tr class="separator:gaa8d932ff27f0cdc1a36e8af25d369081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39d20c1cf47080881d5c054146e8863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863">FLASH_CR_OBL_LAUNCH</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081">FLASH_CR_OBL_LAUNCH_Msk</a></td></tr>
<tr class="separator:gae39d20c1cf47080881d5c054146e8863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a157edb20903a57b2d5ebd0efa66f2"><td class="memItemLeft" align="right" valign="top"><a id="ga17a157edb20903a57b2d5ebd0efa66f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_AR_FAR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga17a157edb20903a57b2d5ebd0efa66f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9ac121eb59edceae2f53fcd6d291b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b">FLASH_AR_FAR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_AR_FAR_Pos)</td></tr>
<tr class="separator:gaffd9ac121eb59edceae2f53fcd6d291b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc00fde8118ce03602d00d34a80fec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b">FLASH_AR_FAR_Msk</a></td></tr>
<tr class="separator:gaafc00fde8118ce03602d00d34a80fec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bfb7f45709e6f143c64857b5150565"><td class="memItemLeft" align="right" valign="top"><a id="ga97bfb7f45709e6f143c64857b5150565"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_OPTERR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga97bfb7f45709e6f143c64857b5150565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">FLASH_OBR_OPTERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_OPTERR_Pos)</td></tr>
<tr class="separator:ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">FLASH_OBR_OPTERR_Msk</a></td></tr>
<tr class="separator:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455a7f96c204877dee77d25e72097241"><td class="memItemLeft" align="right" valign="top"><a id="ga455a7f96c204877dee77d25e72097241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_RDPRT1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga455a7f96c204877dee77d25e72097241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56f3a136d0c35c98d98ae5a6c6bb0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa56f3a136d0c35c98d98ae5a6c6bb0dc">FLASH_OBR_RDPRT1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_RDPRT1_Pos)</td></tr>
<tr class="separator:gaa56f3a136d0c35c98d98ae5a6c6bb0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1987d73729b5b293d3f5dce12083700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1987d73729b5b293d3f5dce12083700">FLASH_OBR_RDPRT1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa56f3a136d0c35c98d98ae5a6c6bb0dc">FLASH_OBR_RDPRT1_Msk</a></td></tr>
<tr class="separator:gaf1987d73729b5b293d3f5dce12083700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595aa6d6abf2370d38ec0ecf58cb1af7"><td class="memItemLeft" align="right" valign="top"><a id="ga595aa6d6abf2370d38ec0ecf58cb1af7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_RDPRT2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga595aa6d6abf2370d38ec0ecf58cb1af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398cbb0ec0c74d8371c543df8b71b681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga398cbb0ec0c74d8371c543df8b71b681">FLASH_OBR_RDPRT2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_RDPRT2_Pos)</td></tr>
<tr class="separator:ga398cbb0ec0c74d8371c543df8b71b681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082dadf65a17879022887aaf1b2d10e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga082dadf65a17879022887aaf1b2d10e6">FLASH_OBR_RDPRT2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga398cbb0ec0c74d8371c543df8b71b681">FLASH_OBR_RDPRT2_Msk</a></td></tr>
<tr class="separator:ga082dadf65a17879022887aaf1b2d10e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefde313300f0e954d27f87e6256274b4"><td class="memItemLeft" align="right" valign="top"><a id="gaefde313300f0e954d27f87e6256274b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_USER_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaefde313300f0e954d27f87e6256274b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e68fa3437ad3429abe48f86782967e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</a>&#160;&#160;&#160;(0x77U &lt;&lt; FLASH_OBR_USER_Pos)</td></tr>
<tr class="separator:ga8e68fa3437ad3429abe48f86782967e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1585552c59923cb1e1979cdfdc77b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</a></td></tr>
<tr class="separator:ga1585552c59923cb1e1979cdfdc77b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbe1ea23971f9fb8bb378e537226c62"><td class="memItemLeft" align="right" valign="top"><a id="ga9bbe1ea23971f9fb8bb378e537226c62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_IWDG_SW_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9bbe1ea23971f9fb8bb378e537226c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce987133feb2311067ac98fec8e126e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_IWDG_SW_Pos)</td></tr>
<tr class="separator:ga7ce987133feb2311067ac98fec8e126e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb0d905783c45eedfcc51230f9226b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</a></td></tr>
<tr class="separator:gaecbb0d905783c45eedfcc51230f9226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe76187f7a680eada873692c374dd8a"><td class="memItemLeft" align="right" valign="top"><a id="ga4fe76187f7a680eada873692c374dd8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_nRST_STOP_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4fe76187f7a680eada873692c374dd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e122c9fc8103644e310bef58ed57fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nRST_STOP_Pos)</td></tr>
<tr class="separator:gad1e122c9fc8103644e310bef58ed57fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84d6c706420de2335619043a06760d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</a></td></tr>
<tr class="separator:ga8e84d6c706420de2335619043a06760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ea8ff1064cb8b277daa7150d3d1d57"><td class="memItemLeft" align="right" valign="top"><a id="ga08ea8ff1064cb8b277daa7150d3d1d57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_nRST_STDBY_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga08ea8ff1064cb8b277daa7150d3d1d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbf2bf2e4c6cab17c7eb7f226184f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)</td></tr>
<tr class="separator:gaddbf2bf2e4c6cab17c7eb7f226184f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d863a776a1d5a136e267bac209f6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</a></td></tr>
<tr class="separator:ga3d863a776a1d5a136e267bac209f6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadde25332e13ffe399b7bdbeb414f6bc"><td class="memItemLeft" align="right" valign="top"><a id="gaadde25332e13ffe399b7bdbeb414f6bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_nBOOT1_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaadde25332e13ffe399b7bdbeb414f6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d2aa4ddcbebc64931028e5a3cf23cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1d2aa4ddcbebc64931028e5a3cf23cc">FLASH_OBR_nBOOT1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nBOOT1_Pos)</td></tr>
<tr class="separator:gac1d2aa4ddcbebc64931028e5a3cf23cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ebc84ae17c1bd9ca7a31f0439f85ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae">FLASH_OBR_nBOOT1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1d2aa4ddcbebc64931028e5a3cf23cc">FLASH_OBR_nBOOT1_Msk</a></td></tr>
<tr class="separator:ga59ebc84ae17c1bd9ca7a31f0439f85ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a35493ea6dd31cc1701b94d0b2d357"><td class="memItemLeft" align="right" valign="top"><a id="ga10a35493ea6dd31cc1701b94d0b2d357"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_VDDA_MONITOR_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga10a35493ea6dd31cc1701b94d0b2d357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9521be1f729c3fcd0242cdcfb5ee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e9521be1f729c3fcd0242cdcfb5ee09">FLASH_OBR_VDDA_MONITOR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_VDDA_MONITOR_Pos)</td></tr>
<tr class="separator:ga1e9521be1f729c3fcd0242cdcfb5ee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7279dfeb50e357393a3270d816879f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f">FLASH_OBR_VDDA_MONITOR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e9521be1f729c3fcd0242cdcfb5ee09">FLASH_OBR_VDDA_MONITOR_Msk</a></td></tr>
<tr class="separator:gace7279dfeb50e357393a3270d816879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135afd48a014ef2c3f937953ed53c014"><td class="memItemLeft" align="right" valign="top"><a id="ga135afd48a014ef2c3f937953ed53c014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_RAM_PARITY_CHECK_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga135afd48a014ef2c3f937953ed53c014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e02206d647737909af16869f58ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42e02206d647737909af16869f58ccef">FLASH_OBR_RAM_PARITY_CHECK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_RAM_PARITY_CHECK_Pos)</td></tr>
<tr class="separator:ga42e02206d647737909af16869f58ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480034fa68984d8e717e4648896d29a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga480034fa68984d8e717e4648896d29a6">FLASH_OBR_RAM_PARITY_CHECK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42e02206d647737909af16869f58ccef">FLASH_OBR_RAM_PARITY_CHECK_Msk</a></td></tr>
<tr class="separator:ga480034fa68984d8e717e4648896d29a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80f2819c6ccc82904281ae5a94e3510"><td class="memItemLeft" align="right" valign="top"><a id="gae80f2819c6ccc82904281ae5a94e3510"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_DATA0_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae80f2819c6ccc82904281ae5a94e3510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc8395646781a1dac3c37e3410310e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8">FLASH_OBR_DATA0_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; FLASH_OBR_DATA0_Pos)</td></tr>
<tr class="separator:gabdc8395646781a1dac3c37e3410310e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9380684d6fc14b681adf7eb97964c0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf">FLASH_OBR_DATA0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8">FLASH_OBR_DATA0_Msk</a></td></tr>
<tr class="separator:ga9380684d6fc14b681adf7eb97964c0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1834e8cbbb8fbdea5b46c3bcd0d1dfca"><td class="memItemLeft" align="right" valign="top"><a id="ga1834e8cbbb8fbdea5b46c3bcd0d1dfca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_DATA1_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1834e8cbbb8fbdea5b46c3bcd0d1dfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758a49a002547e2d7536c7f6249347e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6">FLASH_OBR_DATA1_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; FLASH_OBR_DATA1_Pos)</td></tr>
<tr class="separator:ga758a49a002547e2d7536c7f6249347e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48a097cfc60d888756d3fda266d87c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9">FLASH_OBR_DATA1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6">FLASH_OBR_DATA1_Msk</a></td></tr>
<tr class="separator:gae48a097cfc60d888756d3fda266d87c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec73c9ad0cacd0f8ea06b335c7fa60e7"><td class="memItemLeft" align="right" valign="top"><a id="gaec73c9ad0cacd0f8ea06b335c7fa60e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_BOOT1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae">FLASH_OBR_nBOOT1</a></td></tr>
<tr class="separator:gaec73c9ad0cacd0f8ea06b335c7fa60e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4e140bca98e36d8e1850b337a2630b"><td class="memItemLeft" align="right" valign="top"><a id="ga0f4e140bca98e36d8e1850b337a2630b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_VDDA_ANALOG</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f">FLASH_OBR_VDDA_MONITOR</a></td></tr>
<tr class="separator:ga0f4e140bca98e36d8e1850b337a2630b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cba593e56feed77b6c08f544fd327b"><td class="memItemLeft" align="right" valign="top"><a id="gaa2cba593e56feed77b6c08f544fd327b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_WRPR_WRP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2cba593e56feed77b6c08f544fd327b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccbeafd9e71de3e99373fef601eacd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; FLASH_WRPR_WRP_Pos)</td></tr>
<tr class="separator:ga9ccbeafd9e71de3e99373fef601eacd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</a></td></tr>
<tr class="separator:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad978e9ed7356ee616d46422921df7fe1"><td class="memItemLeft" align="right" valign="top"><a id="gad978e9ed7356ee616d46422921df7fe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB_RDP_RDP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad978e9ed7356ee616d46422921df7fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ff90da5193ad4dd17f695e0bf336bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf">OB_RDP_RDP_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; OB_RDP_RDP_Pos)</td></tr>
<tr class="separator:ga27ff90da5193ad4dd17f695e0bf336bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9664a6f63a277c45008301ba1ab81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c">OB_RDP_RDP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf">OB_RDP_RDP_Msk</a></td></tr>
<tr class="separator:gadc9664a6f63a277c45008301ba1ab81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412eca338517af1921a5c82298fb208d"><td class="memItemLeft" align="right" valign="top"><a id="ga412eca338517af1921a5c82298fb208d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB_RDP_nRDP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga412eca338517af1921a5c82298fb208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6e45bfb74c1f8b1b23f94758627715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715">OB_RDP_nRDP_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; OB_RDP_nRDP_Pos)</td></tr>
<tr class="separator:gaaa6e45bfb74c1f8b1b23f94758627715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f80cde3382946afe41036b8634da9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd">OB_RDP_nRDP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715">OB_RDP_nRDP_Msk</a></td></tr>
<tr class="separator:ga8f80cde3382946afe41036b8634da9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d858c5a349aab3db21f3f2a2d090af"><td class="memItemLeft" align="right" valign="top"><a id="gab1d858c5a349aab3db21f3f2a2d090af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB_USER_USER_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab1d858c5a349aab3db21f3f2a2d090af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79289b410d8af96bc7b3b16b8c7929e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e">OB_USER_USER_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; OB_USER_USER_Pos)</td></tr>
<tr class="separator:gaa79289b410d8af96bc7b3b16b8c7929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe138dd9cd811a22c9365dfe84abf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43">OB_USER_USER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e">OB_USER_USER_Msk</a></td></tr>
<tr class="separator:ga6fe138dd9cd811a22c9365dfe84abf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56590f1b9152fff97fb948aa90c0d14"><td class="memItemLeft" align="right" valign="top"><a id="gaf56590f1b9152fff97fb948aa90c0d14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB_USER_nUSER_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaf56590f1b9152fff97fb948aa90c0d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451be2fda352b3fdbe36119542bafc85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85">OB_USER_nUSER_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; OB_USER_nUSER_Pos)</td></tr>
<tr class="separator:ga451be2fda352b3fdbe36119542bafc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ddbb380f89a494e0f5349a67ad70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b">OB_USER_nUSER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85">OB_USER_nUSER_Msk</a></td></tr>
<tr class="separator:ga5c2ddbb380f89a494e0f5349a67ad70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4bf85e9c03a497c2e02994b8feaac0"><td class="memItemLeft" align="right" valign="top"><a id="ga7d4bf85e9c03a497c2e02994b8feaac0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB_WRP0_WRP0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7d4bf85e9c03a497c2e02994b8feaac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d9c7e373386f65db32197e34d4f079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079">OB_WRP0_WRP0_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; OB_WRP0_WRP0_Pos)</td></tr>
<tr class="separator:ga80d9c7e373386f65db32197e34d4f079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d25a495ebadbcf4f71978ccf0d0ca99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99">OB_WRP0_WRP0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079">OB_WRP0_WRP0_Msk</a></td></tr>
<tr class="separator:ga7d25a495ebadbcf4f71978ccf0d0ca99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d22574f9ff1cad794d475879d8b70d1"><td class="memItemLeft" align="right" valign="top"><a id="ga4d22574f9ff1cad794d475879d8b70d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB_WRP0_nWRP0_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4d22574f9ff1cad794d475879d8b70d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c015d05fd597059734a5b07fbe2cca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2">OB_WRP0_nWRP0_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; OB_WRP0_nWRP0_Pos)</td></tr>
<tr class="separator:ga1c015d05fd597059734a5b07fbe2cca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1975d7a575c235f73529e1b4e094c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1">OB_WRP0_nWRP0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2">OB_WRP0_nWRP0_Msk</a></td></tr>
<tr class="separator:ga9e1975d7a575c235f73529e1b4e094c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2244aa753f0340359098d15944602258"><td class="memItemLeft" align="right" valign="top"><a id="ga2244aa753f0340359098d15944602258"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2244aa753f0340359098d15944602258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c7a73f891cc60cb11c8dc122fde9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)</td></tr>
<tr class="separator:ga44c7a73f891cc60cb11c8dc122fde9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memItemLeft" align="right" valign="top"><a id="ga7b64d47643f8d3c08c2be0722ff23b93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a></td></tr>
<tr class="separator:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9547fc54057db093f9ee4b846fcc4723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER0_Pos)</td></tr>
<tr class="separator:ga9547fc54057db093f9ee4b846fcc4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER0_Pos)</td></tr>
<tr class="separator:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1030dee3583ca3e42adbdfe515ff542"><td class="memItemLeft" align="right" valign="top"><a id="gae1030dee3583ca3e42adbdfe515ff542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae1030dee3583ca3e42adbdfe515ff542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b96dc64bbedb58b5a6fdcc3c97eab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)</td></tr>
<tr class="separator:ga3b96dc64bbedb58b5a6fdcc3c97eab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memItemLeft" align="right" valign="top"><a id="ga2e0597b084c911728ee92b5fc4a2ae5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a></td></tr>
<tr class="separator:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d85123ad7c77e052b542f2df47a1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER1_Pos)</td></tr>
<tr class="separator:ga5d85123ad7c77e052b542f2df47a1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f16759689b9ac61d9c68842ac49746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER1_Pos)</td></tr>
<tr class="separator:gad9f16759689b9ac61d9c68842ac49746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945f52c8af561a1c9a3358b0e8605ffc"><td class="memItemLeft" align="right" valign="top"><a id="ga945f52c8af561a1c9a3358b0e8605ffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga945f52c8af561a1c9a3358b0e8605ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c01a65d00f6b648984e34f71ce0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)</td></tr>
<tr class="separator:gaf6c01a65d00f6b648984e34f71ce0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06865341707bb4dd9671ce464d99ab2c"><td class="memItemLeft" align="right" valign="top"><a id="ga06865341707bb4dd9671ce464d99ab2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a></td></tr>
<tr class="separator:ga06865341707bb4dd9671ce464d99ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER2_Pos)</td></tr>
<tr class="separator:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f7959265384b2621288c8340990665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER2_Pos)</td></tr>
<tr class="separator:ga97f7959265384b2621288c8340990665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df2c02569d6b84757d70cd5ab99d262"><td class="memItemLeft" align="right" valign="top"><a id="ga0df2c02569d6b84757d70cd5ab99d262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0df2c02569d6b84757d70cd5ab99d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053851b8f1df3d358a7b07fe8f720a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)</td></tr>
<tr class="separator:ga053851b8f1df3d358a7b07fe8f720a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memItemLeft" align="right" valign="top"><a id="gae06c9d07a091fb64ab53d0c899a9dda5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a></td></tr>
<tr class="separator:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER3_Pos)</td></tr>
<tr class="separator:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc09e4958f306ddcb6107942504b45e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER3_Pos)</td></tr>
<tr class="separator:gafc09e4958f306ddcb6107942504b45e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7866ff150289c04d52c808607dabbf9e"><td class="memItemLeft" align="right" valign="top"><a id="ga7866ff150289c04d52c808607dabbf9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7866ff150289c04d52c808607dabbf9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0678135cc7fb1e00fe0de880d822fde5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)</td></tr>
<tr class="separator:ga0678135cc7fb1e00fe0de880d822fde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memItemLeft" align="right" valign="top"><a id="ga52cf9361d90c863c107cdeb859bd8b41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a></td></tr>
<tr class="separator:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67276f1aa615d1af388fef7232483795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER4_Pos)</td></tr>
<tr class="separator:ga67276f1aa615d1af388fef7232483795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5203150980865199911d58af22f49567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER4_Pos)</td></tr>
<tr class="separator:ga5203150980865199911d58af22f49567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f88cbf25e1defb5f9b99c95797f7ab"><td class="memItemLeft" align="right" valign="top"><a id="ga84f88cbf25e1defb5f9b99c95797f7ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga84f88cbf25e1defb5f9b99c95797f7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1827fce38f560f895e4486f1aacaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)</td></tr>
<tr class="separator:ga9f1827fce38f560f895e4486f1aacaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94ab55c126ff24572bbff0da5a3f360"><td class="memItemLeft" align="right" valign="top"><a id="gae94ab55c126ff24572bbff0da5a3f360"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a></td></tr>
<tr class="separator:gae94ab55c126ff24572bbff0da5a3f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER5_Pos)</td></tr>
<tr class="separator:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5096355e22b25bd4e6324399d5764630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER5_Pos)</td></tr>
<tr class="separator:ga5096355e22b25bd4e6324399d5764630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3fdecd37cce14983b42d28fc46d27"><td class="memItemLeft" align="right" valign="top"><a id="ga81c3fdecd37cce14983b42d28fc46d27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81c3fdecd37cce14983b42d28fc46d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)</td></tr>
<tr class="separator:ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memItemLeft" align="right" valign="top"><a id="ga97a85a1bb88cf8f730e0de38cb664282"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a></td></tr>
<tr class="separator:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45f41af21a000ab66da5b99b998deb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER6_Pos)</td></tr>
<tr class="separator:gaf45f41af21a000ab66da5b99b998deb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER6_Pos)</td></tr>
<tr class="separator:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf586709481b1450208dae7d9e53b9057"><td class="memItemLeft" align="right" valign="top"><a id="gaf586709481b1450208dae7d9e53b9057"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf586709481b1450208dae7d9e53b9057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae685da5b1c5c085e69be64ecf0b65ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)</td></tr>
<tr class="separator:gae685da5b1c5c085e69be64ecf0b65ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memItemLeft" align="right" valign="top"><a id="ga22dc08ecc39bceba020d8e5949b658e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a></td></tr>
<tr class="separator:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER7_Pos)</td></tr>
<tr class="separator:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER7_Pos)</td></tr>
<tr class="separator:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e5f1f7c986ee7f31178901cab442ab"><td class="memItemLeft" align="right" valign="top"><a id="ga80e5f1f7c986ee7f31178901cab442ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga80e5f1f7c986ee7f31178901cab442ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddfeb2d4f139bd00fdcd2ce538f2087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)</td></tr>
<tr class="separator:gaaddfeb2d4f139bd00fdcd2ce538f2087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f2174ef4444c685ea92da1258c678"><td class="memItemLeft" align="right" valign="top"><a id="gac41f2174ef4444c685ea92da1258c678"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a></td></tr>
<tr class="separator:gac41f2174ef4444c685ea92da1258c678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER8_Pos)</td></tr>
<tr class="separator:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0729411ccd74a91cdd0f23adada25782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER8_Pos)</td></tr>
<tr class="separator:ga0729411ccd74a91cdd0f23adada25782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf310164aef074cbdda2af5b0af223139"><td class="memItemLeft" align="right" valign="top"><a id="gaf310164aef074cbdda2af5b0af223139"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf310164aef074cbdda2af5b0af223139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcb7c58d623c51ababeb5917430132b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)</td></tr>
<tr class="separator:gafdcb7c58d623c51ababeb5917430132b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memItemLeft" align="right" valign="top"><a id="ga5d4ed9018bf72565bab1d08c476fed20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a></td></tr>
<tr class="separator:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER9_Pos)</td></tr>
<tr class="separator:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cd33689071b7af70ece64a371645df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER9_Pos)</td></tr>
<tr class="separator:gaa5cd33689071b7af70ece64a371645df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf36ddfa8971a143e722ca9897d6a554"><td class="memItemLeft" align="right" valign="top"><a id="gacf36ddfa8971a143e722ca9897d6a554"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gacf36ddfa8971a143e722ca9897d6a554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af602f158627d6d61a2fcf7149a6178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)</td></tr>
<tr class="separator:ga9af602f158627d6d61a2fcf7149a6178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memItemLeft" align="right" valign="top"><a id="gaacbdb241d7bebde85d7d0b42c2f35563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a></td></tr>
<tr class="separator:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER10_Pos)</td></tr>
<tr class="separator:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER10_Pos)</td></tr>
<tr class="separator:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60a554e688d63d15bce7240549d2ccb"><td class="memItemLeft" align="right" valign="top"><a id="gac60a554e688d63d15bce7240549d2ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac60a554e688d63d15bce7240549d2ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a8fa719e9f98d2a7b4fd00ad41927d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)</td></tr>
<tr class="separator:ga82a8fa719e9f98d2a7b4fd00ad41927d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bc295f7195fc050221287c4564474"><td class="memItemLeft" align="right" valign="top"><a id="gaf18bc295f7195fc050221287c4564474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a></td></tr>
<tr class="separator:gaf18bc295f7195fc050221287c4564474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4082cd576f50cd2687e45557b70d458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER11_Pos)</td></tr>
<tr class="separator:gaf4082cd576f50cd2687e45557b70d458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2f611ae75f3441bad03866550f6263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER11_Pos)</td></tr>
<tr class="separator:ga1b2f611ae75f3441bad03866550f6263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7b868a25af299e046b49b017c1114f"><td class="memItemLeft" align="right" valign="top"><a id="gaec7b868a25af299e046b49b017c1114f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaec7b868a25af299e046b49b017c1114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6d6390219a23c8420cc152901ca9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)</td></tr>
<tr class="separator:gabd6d6390219a23c8420cc152901ca9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63101c5c410b55b668ec190422dc3597"><td class="memItemLeft" align="right" valign="top"><a id="ga63101c5c410b55b668ec190422dc3597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a></td></tr>
<tr class="separator:ga63101c5c410b55b668ec190422dc3597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER12_Pos)</td></tr>
<tr class="separator:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER12_Pos)</td></tr>
<tr class="separator:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e91d26a428aa90b419bf51324491246"><td class="memItemLeft" align="right" valign="top"><a id="ga1e91d26a428aa90b419bf51324491246"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga1e91d26a428aa90b419bf51324491246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae7344fb7e360c013ae484a7b3ce06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)</td></tr>
<tr class="separator:ga3ae7344fb7e360c013ae484a7b3ce06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memItemLeft" align="right" valign="top"><a id="ga353af246bef5dca5aadfe6fe3fd695c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a></td></tr>
<tr class="separator:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER13_Pos)</td></tr>
<tr class="separator:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a30088f5475ae8774404ae7d41872e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER13_Pos)</td></tr>
<tr class="separator:ga71a30088f5475ae8774404ae7d41872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67c9470dc741033d3254a4041e3d320"><td class="memItemLeft" align="right" valign="top"><a id="gac67c9470dc741033d3254a4041e3d320"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac67c9470dc741033d3254a4041e3d320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd4d1526a36e0838bc8c9bab621aba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)</td></tr>
<tr class="separator:ga1fd4d1526a36e0838bc8c9bab621aba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a722f9682045c1d2460fedf32b02b1"><td class="memItemLeft" align="right" valign="top"><a id="ga18a722f9682045c1d2460fedf32b02b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a></td></tr>
<tr class="separator:ga18a722f9682045c1d2460fedf32b02b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER14_Pos)</td></tr>
<tr class="separator:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff3a914796db9625d86996b6f6f5288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER14_Pos)</td></tr>
<tr class="separator:ga0ff3a914796db9625d86996b6f6f5288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"><td class="memItemLeft" align="right" valign="top"><a id="gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ba0885b9dda0bec8202305bf9cf0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)</td></tr>
<tr class="separator:ga97ba0885b9dda0bec8202305bf9cf0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memItemLeft" align="right" valign="top"><a id="gaefc40e6fae78c1c5c857346793f9d4c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a></td></tr>
<tr class="separator:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER15_Pos)</td></tr>
<tr class="separator:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER15_Pos)</td></tr>
<tr class="separator:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f02eab04f88423789f532370680305"><td class="memItemLeft" align="right" valign="top"><a id="gaf2f02eab04f88423789f532370680305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_0</b>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf2f02eab04f88423789f532370680305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memItemLeft" align="right" valign="top"><a id="ga8a842ad8f83c21f019f2e1e08f104a7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_1</b>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3a246b6320fc51b39123249e1e6817"><td class="memItemLeft" align="right" valign="top"><a id="ga3d3a246b6320fc51b39123249e1e6817"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_2</b>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga3d3a246b6320fc51b39123249e1e6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memItemLeft" align="right" valign="top"><a id="gaef881bb4fa6b2dd9cecd4ee1385b6361"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_3</b>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memItemLeft" align="right" valign="top"><a id="ga8c3cc7a0b2c9b99212879cc8d7455258"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_4</b>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memItemLeft" align="right" valign="top"><a id="gaaa0dd76857b25ae35a785cee97c8403d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_5</b>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memItemLeft" align="right" valign="top"><a id="ga1dbea639fd4ffe59a706a11fb1ee104b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_6</b>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacead96dc3377342af4aa18adf6453e"><td class="memItemLeft" align="right" valign="top"><a id="gaaacead96dc3377342af4aa18adf6453e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_7</b>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaaacead96dc3377342af4aa18adf6453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memItemLeft" align="right" valign="top"><a id="ga5a1f64fdf2ab84c634c0fa8cb060a65f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_8</b>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c7deea3d764bb3999578030e3158aa"><td class="memItemLeft" align="right" valign="top"><a id="gaa5c7deea3d764bb3999578030e3158aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_9</b>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gaa5c7deea3d764bb3999578030e3158aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memItemLeft" align="right" valign="top"><a id="gadc1ef9cbe4226f9616c64bb641b44b3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_10</b>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memItemLeft" align="right" valign="top"><a id="gafd4fc33a12439fdf4ada19c04227dea7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_11</b>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memItemLeft" align="right" valign="top"><a id="ga24e978fcc3d4e87bed919511e1226f0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_12</b>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memItemLeft" align="right" valign="top"><a id="ga7c5d7751cfdfaf58782f01692d8c88e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_13</b>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memItemLeft" align="right" valign="top"><a id="ga6c26938a0e8c03d90a966fc33f186e50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_14</b>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memItemLeft" align="right" valign="top"><a id="ga51f153263d58a45fc2ef0734fc3f73eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_15</b>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd5b89a112e3dc1e63a1e311ed1c7ed"><td class="memItemLeft" align="right" valign="top"><a id="gaafd5b89a112e3dc1e63a1e311ed1c7ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaafd5b89a112e3dc1e63a1e311ed1c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d99cb61cdaa26f0afb480358f1b8abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d99cb61cdaa26f0afb480358f1b8abb">GPIO_OSPEEDR_OSPEEDR0_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)</td></tr>
<tr class="separator:ga2d99cb61cdaa26f0afb480358f1b8abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4f9ea9cbddae4c885b8dd682d3964e"><td class="memItemLeft" align="right" valign="top"><a id="gadc4f9ea9cbddae4c885b8dd682d3964e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d99cb61cdaa26f0afb480358f1b8abb">GPIO_OSPEEDR_OSPEEDR0_Msk</a></td></tr>
<tr class="separator:gadc4f9ea9cbddae4c885b8dd682d3964e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c333e59b15dbb1626188a593c69be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6">GPIO_OSPEEDR_OSPEEDR0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)</td></tr>
<tr class="separator:ga70c333e59b15dbb1626188a593c69be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33d0e8954f223763a717be4bfda61c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6">GPIO_OSPEEDR_OSPEEDR0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)</td></tr>
<tr class="separator:gaf33d0e8954f223763a717be4bfda61c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8abb23fcdceb60d79667cb1e265c7e"><td class="memItemLeft" align="right" valign="top"><a id="ga5d8abb23fcdceb60d79667cb1e265c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5d8abb23fcdceb60d79667cb1e265c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0174516d0f29df04c11061a4524337e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0174516d0f29df04c11061a4524337e">GPIO_OSPEEDR_OSPEEDR1_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)</td></tr>
<tr class="separator:gad0174516d0f29df04c11061a4524337e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de81aeec77153374d887e1b20308af7"><td class="memItemLeft" align="right" valign="top"><a id="ga3de81aeec77153374d887e1b20308af7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0174516d0f29df04c11061a4524337e">GPIO_OSPEEDR_OSPEEDR1_Msk</a></td></tr>
<tr class="separator:ga3de81aeec77153374d887e1b20308af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce8d609fb04613ac3b1001036cb8b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96">GPIO_OSPEEDR_OSPEEDR1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)</td></tr>
<tr class="separator:ga1ce8d609fb04613ac3b1001036cb8b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad590e4202b9ebb7b4dc6e09eae08b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2">GPIO_OSPEEDR_OSPEEDR1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)</td></tr>
<tr class="separator:gad590e4202b9ebb7b4dc6e09eae08b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6707ed4b7fae055a78b579130b03d2a8"><td class="memItemLeft" align="right" valign="top"><a id="ga6707ed4b7fae055a78b579130b03d2a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6707ed4b7fae055a78b579130b03d2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa659a5e4db1c2fe0a8731241373122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffa659a5e4db1c2fe0a8731241373122">GPIO_OSPEEDR_OSPEEDR2_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)</td></tr>
<tr class="separator:gaffa659a5e4db1c2fe0a8731241373122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38aa771d2afdacfff48d2b0aab908795"><td class="memItemLeft" align="right" valign="top"><a id="ga38aa771d2afdacfff48d2b0aab908795"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffa659a5e4db1c2fe0a8731241373122">GPIO_OSPEEDR_OSPEEDR2_Msk</a></td></tr>
<tr class="separator:ga38aa771d2afdacfff48d2b0aab908795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4545caca1ebf16671fda1af72c33421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421">GPIO_OSPEEDR_OSPEEDR2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)</td></tr>
<tr class="separator:gac4545caca1ebf16671fda1af72c33421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf60aafefadd8ca2d301b872da219e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4">GPIO_OSPEEDR_OSPEEDR2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)</td></tr>
<tr class="separator:ga2bf60aafefadd8ca2d301b872da219e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad759a3079c1c7af3410c0f305dfea608"><td class="memItemLeft" align="right" valign="top"><a id="gad759a3079c1c7af3410c0f305dfea608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR3_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad759a3079c1c7af3410c0f305dfea608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78ad1b671251e4e4793ebd499bc25d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae78ad1b671251e4e4793ebd499bc25d3">GPIO_OSPEEDR_OSPEEDR3_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)</td></tr>
<tr class="separator:gae78ad1b671251e4e4793ebd499bc25d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f4d37d7f0762618b5df0af29bb2547"><td class="memItemLeft" align="right" valign="top"><a id="ga72f4d37d7f0762618b5df0af29bb2547"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae78ad1b671251e4e4793ebd499bc25d3">GPIO_OSPEEDR_OSPEEDR3_Msk</a></td></tr>
<tr class="separator:ga72f4d37d7f0762618b5df0af29bb2547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf58614d8866fd704ec9e4795ab182ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba">GPIO_OSPEEDR_OSPEEDR3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)</td></tr>
<tr class="separator:gadf58614d8866fd704ec9e4795ab182ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5a11cb6c7a3566535e372ddc4f6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61">GPIO_OSPEEDR_OSPEEDR3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)</td></tr>
<tr class="separator:ga1e5a11cb6c7a3566535e372ddc4f6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741995a4fc1ecb5219cbc1a4329bb359"><td class="memItemLeft" align="right" valign="top"><a id="ga741995a4fc1ecb5219cbc1a4329bb359"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR4_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga741995a4fc1ecb5219cbc1a4329bb359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e149664b22af6849ee53e8c7dd828c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9e149664b22af6849ee53e8c7dd828c">GPIO_OSPEEDR_OSPEEDR4_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)</td></tr>
<tr class="separator:gae9e149664b22af6849ee53e8c7dd828c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004e014931c7fa3214c30feb5ba7cc4d"><td class="memItemLeft" align="right" valign="top"><a id="ga004e014931c7fa3214c30feb5ba7cc4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9e149664b22af6849ee53e8c7dd828c">GPIO_OSPEEDR_OSPEEDR4_Msk</a></td></tr>
<tr class="separator:ga004e014931c7fa3214c30feb5ba7cc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67281f129f5a76484a16fa95f6885be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0">GPIO_OSPEEDR_OSPEEDR4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)</td></tr>
<tr class="separator:ga67281f129f5a76484a16fa95f6885be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf053fe6cdc9c1c20159ea5ef2f30ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5">GPIO_OSPEEDR_OSPEEDR4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)</td></tr>
<tr class="separator:gabf053fe6cdc9c1c20159ea5ef2f30ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf472d9350df55c7096194f6e158bd014"><td class="memItemLeft" align="right" valign="top"><a id="gaf472d9350df55c7096194f6e158bd014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR5_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf472d9350df55c7096194f6e158bd014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2ddf9bf246451b057f73b356f3caea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e2ddf9bf246451b057f73b356f3caea">GPIO_OSPEEDR_OSPEEDR5_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)</td></tr>
<tr class="separator:ga5e2ddf9bf246451b057f73b356f3caea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e87af6d2bdf0f3dd290e73499a4c32"><td class="memItemLeft" align="right" valign="top"><a id="ga47e87af6d2bdf0f3dd290e73499a4c32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e2ddf9bf246451b057f73b356f3caea">GPIO_OSPEEDR_OSPEEDR5_Msk</a></td></tr>
<tr class="separator:ga47e87af6d2bdf0f3dd290e73499a4c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec7bbb4c5f40f3747875636a2605a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b">GPIO_OSPEEDR_OSPEEDR5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)</td></tr>
<tr class="separator:ga1ec7bbb4c5f40f3747875636a2605a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aedf6f63df6c7c658d0f6588f8cc4b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0">GPIO_OSPEEDR_OSPEEDR5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)</td></tr>
<tr class="separator:ga3aedf6f63df6c7c658d0f6588f8cc4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189075080af2989418651859ddcd5caa"><td class="memItemLeft" align="right" valign="top"><a id="ga189075080af2989418651859ddcd5caa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR6_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga189075080af2989418651859ddcd5caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26455d1b7e9b0dd798755a2005149c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26455d1b7e9b0dd798755a2005149c8d">GPIO_OSPEEDR_OSPEEDR6_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)</td></tr>
<tr class="separator:ga26455d1b7e9b0dd798755a2005149c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e4a8e2c14a24af3c558f02ce130e43"><td class="memItemLeft" align="right" valign="top"><a id="ga21e4a8e2c14a24af3c558f02ce130e43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26455d1b7e9b0dd798755a2005149c8d">GPIO_OSPEEDR_OSPEEDR6_Msk</a></td></tr>
<tr class="separator:ga21e4a8e2c14a24af3c558f02ce130e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a1b076822f7b3d78523b19d802bdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd">GPIO_OSPEEDR_OSPEEDR6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)</td></tr>
<tr class="separator:gac8a1b076822f7b3d78523b19d802bdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d5c406c7cafa2f439a94a6c1d659ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac">GPIO_OSPEEDR_OSPEEDR6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)</td></tr>
<tr class="separator:ga57d5c406c7cafa2f439a94a6c1d659ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28aefc11fd4fae1614e34b563ed8e23d"><td class="memItemLeft" align="right" valign="top"><a id="ga28aefc11fd4fae1614e34b563ed8e23d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR7_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga28aefc11fd4fae1614e34b563ed8e23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa321c7a3b240b327111fc9c0cef7e37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa321c7a3b240b327111fc9c0cef7e37b">GPIO_OSPEEDR_OSPEEDR7_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)</td></tr>
<tr class="separator:gaa321c7a3b240b327111fc9c0cef7e37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cc5594e72376689a7314340fdd74a9"><td class="memItemLeft" align="right" valign="top"><a id="ga42cc5594e72376689a7314340fdd74a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa321c7a3b240b327111fc9c0cef7e37b">GPIO_OSPEEDR_OSPEEDR7_Msk</a></td></tr>
<tr class="separator:ga42cc5594e72376689a7314340fdd74a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe25c683b88b197dd9228b2ffa26bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd">GPIO_OSPEEDR_OSPEEDR7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)</td></tr>
<tr class="separator:ga3fe25c683b88b197dd9228b2ffa26bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1355fc1ce2896093d1ef140ebc27f295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295">GPIO_OSPEEDR_OSPEEDR7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)</td></tr>
<tr class="separator:ga1355fc1ce2896093d1ef140ebc27f295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b8c77a7deef2074cfaeaa1b6d236e3"><td class="memItemLeft" align="right" valign="top"><a id="gaf6b8c77a7deef2074cfaeaa1b6d236e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR8_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf6b8c77a7deef2074cfaeaa1b6d236e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6692664776fd8a4d2222ffb890d04592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6692664776fd8a4d2222ffb890d04592">GPIO_OSPEEDR_OSPEEDR8_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)</td></tr>
<tr class="separator:ga6692664776fd8a4d2222ffb890d04592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906dbc0dea8772cf965d9544fd6b5720"><td class="memItemLeft" align="right" valign="top"><a id="ga906dbc0dea8772cf965d9544fd6b5720"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6692664776fd8a4d2222ffb890d04592">GPIO_OSPEEDR_OSPEEDR8_Msk</a></td></tr>
<tr class="separator:ga906dbc0dea8772cf965d9544fd6b5720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd51c866c2dbb155cc0adbbcc0a80a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2">GPIO_OSPEEDR_OSPEEDR8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)</td></tr>
<tr class="separator:gaabd51c866c2dbb155cc0adbbcc0a80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b2e87f85ef7c455009292155183f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86">GPIO_OSPEEDR_OSPEEDR8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)</td></tr>
<tr class="separator:ga86b2e87f85ef7c455009292155183f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ddc891aabd994d2fbed50d240d882"><td class="memItemLeft" align="right" valign="top"><a id="ga585ddc891aabd994d2fbed50d240d882"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR9_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga585ddc891aabd994d2fbed50d240d882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13876cc5bde08c8380fd3ac73a103d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga13876cc5bde08c8380fd3ac73a103d81">GPIO_OSPEEDR_OSPEEDR9_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)</td></tr>
<tr class="separator:ga13876cc5bde08c8380fd3ac73a103d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a0da5c7c37df19c99bae12daaa2028"><td class="memItemLeft" align="right" valign="top"><a id="gaa6a0da5c7c37df19c99bae12daaa2028"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga13876cc5bde08c8380fd3ac73a103d81">GPIO_OSPEEDR_OSPEEDR9_Msk</a></td></tr>
<tr class="separator:gaa6a0da5c7c37df19c99bae12daaa2028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0a1a6e43e8ec4b287ca05b12e620c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c">GPIO_OSPEEDR_OSPEEDR9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)</td></tr>
<tr class="separator:gaa5a0a1a6e43e8ec4b287ca05b12e620c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf792700ca60a66748e2f747dc3e486a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7">GPIO_OSPEEDR_OSPEEDR9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)</td></tr>
<tr class="separator:gaf792700ca60a66748e2f747dc3e486a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20be74c295bb16c56a8e1a88d15bdee8"><td class="memItemLeft" align="right" valign="top"><a id="ga20be74c295bb16c56a8e1a88d15bdee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR10_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga20be74c295bb16c56a8e1a88d15bdee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07091f437a3cb824e9de124e17398c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07091f437a3cb824e9de124e17398c84">GPIO_OSPEEDR_OSPEEDR10_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)</td></tr>
<tr class="separator:ga07091f437a3cb824e9de124e17398c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2266bf952b6af91ae1a367e2d3cdfe3d"><td class="memItemLeft" align="right" valign="top"><a id="ga2266bf952b6af91ae1a367e2d3cdfe3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07091f437a3cb824e9de124e17398c84">GPIO_OSPEEDR_OSPEEDR10_Msk</a></td></tr>
<tr class="separator:ga2266bf952b6af91ae1a367e2d3cdfe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b9d216080b225051fcad35a56e9efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd">GPIO_OSPEEDR_OSPEEDR10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)</td></tr>
<tr class="separator:ga03b9d216080b225051fcad35a56e9efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf2516db49bfdce84e57f06c3640f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3">GPIO_OSPEEDR_OSPEEDR10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)</td></tr>
<tr class="separator:ga5abf2516db49bfdce84e57f06c3640f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8504b5115ad160c17c5b253d763fce10"><td class="memItemLeft" align="right" valign="top"><a id="ga8504b5115ad160c17c5b253d763fce10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR11_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8504b5115ad160c17c5b253d763fce10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf839b4b37b993fd87890d5fc1158a451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf839b4b37b993fd87890d5fc1158a451">GPIO_OSPEEDR_OSPEEDR11_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)</td></tr>
<tr class="separator:gaf839b4b37b993fd87890d5fc1158a451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f96ea166af8ac93a982bc80e1cc7753"><td class="memItemLeft" align="right" valign="top"><a id="ga7f96ea166af8ac93a982bc80e1cc7753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf839b4b37b993fd87890d5fc1158a451">GPIO_OSPEEDR_OSPEEDR11_Msk</a></td></tr>
<tr class="separator:ga7f96ea166af8ac93a982bc80e1cc7753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab458cbe032c9f97543b6a7e0e269c37e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e">GPIO_OSPEEDR_OSPEEDR11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)</td></tr>
<tr class="separator:gab458cbe032c9f97543b6a7e0e269c37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c523b82e98f3e8fa7fa815b8ac1acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb">GPIO_OSPEEDR_OSPEEDR11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)</td></tr>
<tr class="separator:gab6c523b82e98f3e8fa7fa815b8ac1acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c134bbee8423e4409b0ca009bcdcac4"><td class="memItemLeft" align="right" valign="top"><a id="ga2c134bbee8423e4409b0ca009bcdcac4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR12_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2c134bbee8423e4409b0ca009bcdcac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8193e997c7128b854ae5b89dc6923f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8193e997c7128b854ae5b89dc6923f2">GPIO_OSPEEDR_OSPEEDR12_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)</td></tr>
<tr class="separator:gae8193e997c7128b854ae5b89dc6923f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3e318126674c9add061c63428f4854"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3e318126674c9add061c63428f4854"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8193e997c7128b854ae5b89dc6923f2">GPIO_OSPEEDR_OSPEEDR12_Msk</a></td></tr>
<tr class="separator:gaaa3e318126674c9add061c63428f4854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cd66090764f3078c98af46e027050c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c">GPIO_OSPEEDR_OSPEEDR12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)</td></tr>
<tr class="separator:ga16cd66090764f3078c98af46e027050c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c734ffcbaf2ed7d59a915e807be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16">GPIO_OSPEEDR_OSPEEDR12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)</td></tr>
<tr class="separator:gac37c734ffcbaf2ed7d59a915e807be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b1c7ccc38e727ab437e579ec880dd9"><td class="memItemLeft" align="right" valign="top"><a id="ga94b1c7ccc38e727ab437e579ec880dd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR13_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga94b1c7ccc38e727ab437e579ec880dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e2deb29b8b72c7dcb2b9e72c804088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3e2deb29b8b72c7dcb2b9e72c804088">GPIO_OSPEEDR_OSPEEDR13_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)</td></tr>
<tr class="separator:gad3e2deb29b8b72c7dcb2b9e72c804088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa294292eebb5594d4744fd2edc5bc6"><td class="memItemLeft" align="right" valign="top"><a id="gaefa294292eebb5594d4744fd2edc5bc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3e2deb29b8b72c7dcb2b9e72c804088">GPIO_OSPEEDR_OSPEEDR13_Msk</a></td></tr>
<tr class="separator:gaefa294292eebb5594d4744fd2edc5bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2eaf8f9861c939db6c38409d7aadbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6">GPIO_OSPEEDR_OSPEEDR13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)</td></tr>
<tr class="separator:gae2eaf8f9861c939db6c38409d7aadbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae953b52cc0f8a54d5f528f3216c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793">GPIO_OSPEEDR_OSPEEDR13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)</td></tr>
<tr class="separator:ga0ae953b52cc0f8a54d5f528f3216c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f867b563b18b73af837cfb56ad74ea"><td class="memItemLeft" align="right" valign="top"><a id="ga04f867b563b18b73af837cfb56ad74ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR14_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga04f867b563b18b73af837cfb56ad74ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e55ade8781c9282c5f003b88f64454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e55ade8781c9282c5f003b88f64454">GPIO_OSPEEDR_OSPEEDR14_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)</td></tr>
<tr class="separator:ga45e55ade8781c9282c5f003b88f64454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104a6b2321177184103db31e91299e36"><td class="memItemLeft" align="right" valign="top"><a id="ga104a6b2321177184103db31e91299e36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e55ade8781c9282c5f003b88f64454">GPIO_OSPEEDR_OSPEEDR14_Msk</a></td></tr>
<tr class="separator:ga104a6b2321177184103db31e91299e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0aa874ce3e83515deb520ab242851f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6">GPIO_OSPEEDR_OSPEEDR14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)</td></tr>
<tr class="separator:gaa0aa874ce3e83515deb520ab242851f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c348d5cabedac86f6d70aa00c3352ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea">GPIO_OSPEEDR_OSPEEDR14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)</td></tr>
<tr class="separator:ga6c348d5cabedac86f6d70aa00c3352ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d2969fda6c97f9f5769ad35db02329"><td class="memItemLeft" align="right" valign="top"><a id="gad6d2969fda6c97f9f5769ad35db02329"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR15_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gad6d2969fda6c97f9f5769ad35db02329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437b5a7e48ac3e63ea0574179c9cc447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga437b5a7e48ac3e63ea0574179c9cc447">GPIO_OSPEEDR_OSPEEDR15_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)</td></tr>
<tr class="separator:ga437b5a7e48ac3e63ea0574179c9cc447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61e45546f737df1008b9c7d3f8ba2ec"><td class="memItemLeft" align="right" valign="top"><a id="gab61e45546f737df1008b9c7d3f8ba2ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDR_OSPEEDR15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga437b5a7e48ac3e63ea0574179c9cc447">GPIO_OSPEEDR_OSPEEDR15_Msk</a></td></tr>
<tr class="separator:gab61e45546f737df1008b9c7d3f8ba2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e0e73830208b2c068f11fcc56a302e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf9e0e73830208b2c068f11fcc56a302e">GPIO_OSPEEDR_OSPEEDR15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)</td></tr>
<tr class="separator:gaf9e0e73830208b2c068f11fcc56a302e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8324dacb10556d4cef99309a72d5da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7">GPIO_OSPEEDR_OSPEEDR15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)</td></tr>
<tr class="separator:gaa8324dacb10556d4cef99309a72d5da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memItemLeft" align="right" valign="top"><a id="ga86a137cc8e566a0da86e2fd4778938a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR0</td></tr>
<tr class="separator:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memItemLeft" align="right" valign="top"><a id="ga95ff622f2b5941ce7202fe97a6e8c730"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6">GPIO_OSPEEDR_OSPEEDR0_0</a></td></tr>
<tr class="separator:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memItemLeft" align="right" valign="top"><a id="ga5a8e561180cdfcb7440a017d2aa10f59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6">GPIO_OSPEEDR_OSPEEDR0_1</a></td></tr>
<tr class="separator:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memItemLeft" align="right" valign="top"><a id="ga9aca2c7cf73dd7a08fee8ae9a675c1d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR1</td></tr>
<tr class="separator:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memItemLeft" align="right" valign="top"><a id="ga5dd10c0d3419e2d2fda1af77fbc28156"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96">GPIO_OSPEEDR_OSPEEDR1_0</a></td></tr>
<tr class="separator:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memItemLeft" align="right" valign="top"><a id="ga4ebe740312db53a7d49ff7f78436bcb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2">GPIO_OSPEEDR_OSPEEDR1_1</a></td></tr>
<tr class="separator:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memItemLeft" align="right" valign="top"><a id="ga9f3dd6eabaf2dee10a45718bf9214bff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR2</td></tr>
<tr class="separator:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285b9f4328a29f624945f8fc57daab0e"><td class="memItemLeft" align="right" valign="top"><a id="ga285b9f4328a29f624945f8fc57daab0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421">GPIO_OSPEEDR_OSPEEDR2_0</a></td></tr>
<tr class="separator:ga285b9f4328a29f624945f8fc57daab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memItemLeft" align="right" valign="top"><a id="gaeb41ac1ecdc620a7888e9714f36611c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4">GPIO_OSPEEDR_OSPEEDR2_1</a></td></tr>
<tr class="separator:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd77104c298e2cc79608954ed8a81e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR3</td></tr>
<tr class="separator:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memItemLeft" align="right" valign="top"><a id="ga86ad8f39a6399526c2a06f5e481b7edd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba">GPIO_OSPEEDR_OSPEEDR3_0</a></td></tr>
<tr class="separator:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memItemLeft" align="right" valign="top"><a id="ga4cbbc6c634d9f64d2959bfce25e475e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61">GPIO_OSPEEDR_OSPEEDR3_1</a></td></tr>
<tr class="separator:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae993f7764c1e10e2f5022cba2a081f97"><td class="memItemLeft" align="right" valign="top"><a id="gae993f7764c1e10e2f5022cba2a081f97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR4</td></tr>
<tr class="separator:gae993f7764c1e10e2f5022cba2a081f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memItemLeft" align="right" valign="top"><a id="ga1e6579b81f162ca8d4b8ee6690b258e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0">GPIO_OSPEEDR_OSPEEDR4_0</a></td></tr>
<tr class="separator:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56650b0113cbb5ed50903e684abfdabc"><td class="memItemLeft" align="right" valign="top"><a id="ga56650b0113cbb5ed50903e684abfdabc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5">GPIO_OSPEEDR_OSPEEDR4_1</a></td></tr>
<tr class="separator:ga56650b0113cbb5ed50903e684abfdabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memItemLeft" align="right" valign="top"><a id="gaa6e84a83dd64be450a33a67c9ba44add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR5</td></tr>
<tr class="separator:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee63c65224da433a0f588bdd579c88d"><td class="memItemLeft" align="right" valign="top"><a id="ga0ee63c65224da433a0f588bdd579c88d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b">GPIO_OSPEEDR_OSPEEDR5_0</a></td></tr>
<tr class="separator:ga0ee63c65224da433a0f588bdd579c88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memItemLeft" align="right" valign="top"><a id="ga9feeadb829cbfbcc7f5ff5aa614e35de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0">GPIO_OSPEEDR_OSPEEDR5_1</a></td></tr>
<tr class="separator:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa153220faa507b53170bd49dcffcfc76"><td class="memItemLeft" align="right" valign="top"><a id="gaa153220faa507b53170bd49dcffcfc76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR6</td></tr>
<tr class="separator:gaa153220faa507b53170bd49dcffcfc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314fae4f204824abf26545482246eb46"><td class="memItemLeft" align="right" valign="top"><a id="ga314fae4f204824abf26545482246eb46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd">GPIO_OSPEEDR_OSPEEDR6_0</a></td></tr>
<tr class="separator:ga314fae4f204824abf26545482246eb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memItemLeft" align="right" valign="top"><a id="gad5502c629c3894c58a5e3e5e4398f92b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac">GPIO_OSPEEDR_OSPEEDR6_1</a></td></tr>
<tr class="separator:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memItemLeft" align="right" valign="top"><a id="ga187b9c0a07272ef24ff4e579c2c724a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR7</td></tr>
<tr class="separator:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa351c9cc66134dd2077fe4936e10068e"><td class="memItemLeft" align="right" valign="top"><a id="gaa351c9cc66134dd2077fe4936e10068e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd">GPIO_OSPEEDR_OSPEEDR7_0</a></td></tr>
<tr class="separator:gaa351c9cc66134dd2077fe4936e10068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memItemLeft" align="right" valign="top"><a id="ga5824b9a56d3ab570c90c02e959f8e8a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295">GPIO_OSPEEDR_OSPEEDR7_1</a></td></tr>
<tr class="separator:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fdec64829712f410b7099168d03335"><td class="memItemLeft" align="right" valign="top"><a id="ga57fdec64829712f410b7099168d03335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR8</td></tr>
<tr class="separator:ga57fdec64829712f410b7099168d03335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e257135823303b40c2dfe2054c72e6"><td class="memItemLeft" align="right" valign="top"><a id="ga00e257135823303b40c2dfe2054c72e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2">GPIO_OSPEEDR_OSPEEDR8_0</a></td></tr>
<tr class="separator:ga00e257135823303b40c2dfe2054c72e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab026b036652fcab5dbec7fcccd8ec117"><td class="memItemLeft" align="right" valign="top"><a id="gab026b036652fcab5dbec7fcccd8ec117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86">GPIO_OSPEEDR_OSPEEDR8_1</a></td></tr>
<tr class="separator:gab026b036652fcab5dbec7fcccd8ec117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2974e9de8b939e683976d3244f946c5"><td class="memItemLeft" align="right" valign="top"><a id="gaf2974e9de8b939e683976d3244f946c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR9</td></tr>
<tr class="separator:gaf2974e9de8b939e683976d3244f946c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922dc2241064ba91a32163b52dc979a1"><td class="memItemLeft" align="right" valign="top"><a id="ga922dc2241064ba91a32163b52dc979a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c">GPIO_OSPEEDR_OSPEEDR9_0</a></td></tr>
<tr class="separator:ga922dc2241064ba91a32163b52dc979a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8958bf41efda58bc0c216496c3523a95"><td class="memItemLeft" align="right" valign="top"><a id="ga8958bf41efda58bc0c216496c3523a95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7">GPIO_OSPEEDR_OSPEEDR9_1</a></td></tr>
<tr class="separator:ga8958bf41efda58bc0c216496c3523a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memItemLeft" align="right" valign="top"><a id="ga7f368a4fe9f84a2a1f75127cd92de706"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR10</td></tr>
<tr class="separator:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24e2db3605c0510221a5d6cc18de45d"><td class="memItemLeft" align="right" valign="top"><a id="gad24e2db3605c0510221a5d6cc18de45d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd">GPIO_OSPEEDR_OSPEEDR10_0</a></td></tr>
<tr class="separator:gad24e2db3605c0510221a5d6cc18de45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b5fe166b79464e9419092b50a216e8"><td class="memItemLeft" align="right" valign="top"><a id="gac0b5fe166b79464e9419092b50a216e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3">GPIO_OSPEEDR_OSPEEDR10_1</a></td></tr>
<tr class="separator:gac0b5fe166b79464e9419092b50a216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memItemLeft" align="right" valign="top"><a id="ga6f6fbff92ca95c7b4b49b773993af08f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR11</td></tr>
<tr class="separator:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7413457e1249fedd60208f6d1fe66fec"><td class="memItemLeft" align="right" valign="top"><a id="ga7413457e1249fedd60208f6d1fe66fec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e">GPIO_OSPEEDR_OSPEEDR11_0</a></td></tr>
<tr class="separator:ga7413457e1249fedd60208f6d1fe66fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a0177db55f86818a42240bf188c0bc"><td class="memItemLeft" align="right" valign="top"><a id="gad5a0177db55f86818a42240bf188c0bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb">GPIO_OSPEEDR_OSPEEDR11_1</a></td></tr>
<tr class="separator:gad5a0177db55f86818a42240bf188c0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9928dcdc592ee959941c97aed702a99"><td class="memItemLeft" align="right" valign="top"><a id="gac9928dcdc592ee959941c97aed702a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR12</td></tr>
<tr class="separator:gac9928dcdc592ee959941c97aed702a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d9034e325bf95773f70a9cc94598af"><td class="memItemLeft" align="right" valign="top"><a id="ga68d9034e325bf95773f70a9cc94598af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c">GPIO_OSPEEDR_OSPEEDR12_0</a></td></tr>
<tr class="separator:ga68d9034e325bf95773f70a9cc94598af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memItemLeft" align="right" valign="top"><a id="ga225f0a354cd3c2391ed922b08dbc0cae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16">GPIO_OSPEEDR_OSPEEDR12_1</a></td></tr>
<tr class="separator:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d3845b5e708a7636cddf01c5a30468"><td class="memItemLeft" align="right" valign="top"><a id="ga09d3845b5e708a7636cddf01c5a30468"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR13</td></tr>
<tr class="separator:ga09d3845b5e708a7636cddf01c5a30468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ce0e08aefefa639657d0ca1a169557"><td class="memItemLeft" align="right" valign="top"><a id="ga93ce0e08aefefa639657d0ca1a169557"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6">GPIO_OSPEEDR_OSPEEDR13_0</a></td></tr>
<tr class="separator:ga93ce0e08aefefa639657d0ca1a169557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fee18398176eeceef1a6a0229d81029"><td class="memItemLeft" align="right" valign="top"><a id="ga2fee18398176eeceef1a6a0229d81029"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793">GPIO_OSPEEDR_OSPEEDR13_1</a></td></tr>
<tr class="separator:ga2fee18398176eeceef1a6a0229d81029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae956b8918d07e914a3f9861de501623f"><td class="memItemLeft" align="right" valign="top"><a id="gae956b8918d07e914a3f9861de501623f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR14</td></tr>
<tr class="separator:gae956b8918d07e914a3f9861de501623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memItemLeft" align="right" valign="top"><a id="gafcec6386ada8c016b4696b853a6d1ff1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6">GPIO_OSPEEDR_OSPEEDR14_0</a></td></tr>
<tr class="separator:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memItemLeft" align="right" valign="top"><a id="gae8fb23e47faf2dd2b69a22e36c4ea56d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea">GPIO_OSPEEDR_OSPEEDR14_1</a></td></tr>
<tr class="separator:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memItemLeft" align="right" valign="top"><a id="ga9b405fe1beed00abecfb3d83b9f94b65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15</b>&#160;&#160;&#160;GPIO_OSPEEDR_OSPEEDR15</td></tr>
<tr class="separator:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782862d03460b05a56d3287c971aabc8"><td class="memItemLeft" align="right" valign="top"><a id="ga782862d03460b05a56d3287c971aabc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf9e0e73830208b2c068f11fcc56a302e">GPIO_OSPEEDR_OSPEEDR15_0</a></td></tr>
<tr class="separator:ga782862d03460b05a56d3287c971aabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memItemLeft" align="right" valign="top"><a id="ga929ae0a4ff8f30c45042715a73ab1ad7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7">GPIO_OSPEEDR_OSPEEDR15_1</a></td></tr>
<tr class="separator:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7360a9a0d19a8db5dc8b4a04a1609257"><td class="memItemLeft" align="right" valign="top"><a id="ga7360a9a0d19a8db5dc8b4a04a1609257"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7360a9a0d19a8db5dc8b4a04a1609257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb01551efcb3ad1b1e755da93167eac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5">GPIO_PUPDR_PUPDR0_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td></tr>
<tr class="separator:gafb01551efcb3ad1b1e755da93167eac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memItemLeft" align="right" valign="top"><a id="ga04d9e85c6ccb1c915142139b2fd40277"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5">GPIO_PUPDR_PUPDR0_Msk</a></td></tr>
<tr class="separator:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td></tr>
<tr class="separator:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce37884b3fefd13f415d3d0e86cba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td></tr>
<tr class="separator:gafce37884b3fefd13f415d3d0e86cba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e526cb1ae3217eaa0607328f088cf27"><td class="memItemLeft" align="right" valign="top"><a id="ga2e526cb1ae3217eaa0607328f088cf27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2e526cb1ae3217eaa0607328f088cf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe88d4645ceb71ec8a26b329d021e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41">GPIO_PUPDR_PUPDR1_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td></tr>
<tr class="separator:gadbe88d4645ceb71ec8a26b329d021e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memItemLeft" align="right" valign="top"><a id="ga2fc992293f3aea2c0bfb5a04524a0f29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41">GPIO_PUPDR_PUPDR1_Msk</a></td></tr>
<tr class="separator:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td></tr>
<tr class="separator:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td></tr>
<tr class="separator:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3214946a72e7c18bb59ab52fa2a12d5"><td class="memItemLeft" align="right" valign="top"><a id="gac3214946a72e7c18bb59ab52fa2a12d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac3214946a72e7c18bb59ab52fa2a12d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae23b8431c20a5d525d5201b25c35783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783">GPIO_PUPDR_PUPDR2_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td></tr>
<tr class="separator:gaae23b8431c20a5d525d5201b25c35783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719f6a7905af1965aeb1d22053819ea4"><td class="memItemLeft" align="right" valign="top"><a id="ga719f6a7905af1965aeb1d22053819ea4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783">GPIO_PUPDR_PUPDR2_Msk</a></td></tr>
<tr class="separator:ga719f6a7905af1965aeb1d22053819ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td></tr>
<tr class="separator:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00c76742cc343b8be0aef2b7a552b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td></tr>
<tr class="separator:gad00c76742cc343b8be0aef2b7a552b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc9ce9192287fcf335f66136c79dc86"><td class="memItemLeft" align="right" valign="top"><a id="ga0bc9ce9192287fcf335f66136c79dc86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0bc9ce9192287fcf335f66136c79dc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403a661b8ff6c3e96373107bd4d3f638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638">GPIO_PUPDR_PUPDR3_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td></tr>
<tr class="separator:ga403a661b8ff6c3e96373107bd4d3f638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae9d69d2db60b442144cc0f7427455d"><td class="memItemLeft" align="right" valign="top"><a id="gaaae9d69d2db60b442144cc0f7427455d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638">GPIO_PUPDR_PUPDR3_Msk</a></td></tr>
<tr class="separator:gaaae9d69d2db60b442144cc0f7427455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td></tr>
<tr class="separator:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td></tr>
<tr class="separator:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9184c1960e5e7295c6ba7b48ab3b5195"><td class="memItemLeft" align="right" valign="top"><a id="ga9184c1960e5e7295c6ba7b48ab3b5195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9184c1960e5e7295c6ba7b48ab3b5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81478ef271cd93f7d2a9bb9b6f676502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502">GPIO_PUPDR_PUPDR4_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td></tr>
<tr class="separator:ga81478ef271cd93f7d2a9bb9b6f676502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b83340a77ca8575458294e095a1b3e"><td class="memItemLeft" align="right" valign="top"><a id="ga46b83340a77ca8575458294e095a1b3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502">GPIO_PUPDR_PUPDR4_Msk</a></td></tr>
<tr class="separator:ga46b83340a77ca8575458294e095a1b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa42ab206386a753e8d57b76761d787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td></tr>
<tr class="separator:gaaaa42ab206386a753e8d57b76761d787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td></tr>
<tr class="separator:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3fd0c5c32576d822ecde4ef5ad72c8"><td class="memItemLeft" align="right" valign="top"><a id="ga3b3fd0c5c32576d822ecde4ef5ad72c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3b3fd0c5c32576d822ecde4ef5ad72c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0944d79af9a53030939a732c03bff434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434">GPIO_PUPDR_PUPDR5_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td></tr>
<tr class="separator:ga0944d79af9a53030939a732c03bff434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184f05795320c61aac7d5f99875aaaf3"><td class="memItemLeft" align="right" valign="top"><a id="ga184f05795320c61aac7d5f99875aaaf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434">GPIO_PUPDR_PUPDR5_Msk</a></td></tr>
<tr class="separator:ga184f05795320c61aac7d5f99875aaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f836cfe9440c0a9346bae50593324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td></tr>
<tr class="separator:ga407f836cfe9440c0a9346bae50593324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td></tr>
<tr class="separator:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb2d0f930f2d4adaed881db2e3f859f"><td class="memItemLeft" align="right" valign="top"><a id="ga8bb2d0f930f2d4adaed881db2e3f859f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8bb2d0f930f2d4adaed881db2e3f859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff349c9d9641fd4ff6c96a4ed39c377d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d">GPIO_PUPDR_PUPDR6_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td></tr>
<tr class="separator:gaff349c9d9641fd4ff6c96a4ed39c377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867aff49673e9c790a7c07ffc94c9426"><td class="memItemLeft" align="right" valign="top"><a id="ga867aff49673e9c790a7c07ffc94c9426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d">GPIO_PUPDR_PUPDR6_Msk</a></td></tr>
<tr class="separator:ga867aff49673e9c790a7c07ffc94c9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td></tr>
<tr class="separator:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td></tr>
<tr class="separator:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762c3d8983cc08008e7735d1514ee0d"><td class="memItemLeft" align="right" valign="top"><a id="gae762c3d8983cc08008e7735d1514ee0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae762c3d8983cc08008e7735d1514ee0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5ab27eceaadf3e3fe5c234f9ab07f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0">GPIO_PUPDR_PUPDR7_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td></tr>
<tr class="separator:gadf5ab27eceaadf3e3fe5c234f9ab07f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memItemLeft" align="right" valign="top"><a id="gaa747a73c564fc74b1b7cf597b4df2e2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0">GPIO_PUPDR_PUPDR7_Msk</a></td></tr>
<tr class="separator:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td></tr>
<tr class="separator:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td></tr>
<tr class="separator:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e534cabce2251611e459911ab35530f"><td class="memItemLeft" align="right" valign="top"><a id="ga6e534cabce2251611e459911ab35530f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6e534cabce2251611e459911ab35530f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb779534ca337c5ffcd104edb9498c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59">GPIO_PUPDR_PUPDR8_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td></tr>
<tr class="separator:gabb779534ca337c5ffcd104edb9498c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memItemLeft" align="right" valign="top"><a id="ga1c9d14950ed3985ab81c13047ac0df81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59">GPIO_PUPDR_PUPDR8_Msk</a></td></tr>
<tr class="separator:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td></tr>
<tr class="separator:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9963e91e82f1059ec170793cbf32986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td></tr>
<tr class="separator:gab9963e91e82f1059ec170793cbf32986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744ee2b7091e4056fd4130963d20a30b"><td class="memItemLeft" align="right" valign="top"><a id="ga744ee2b7091e4056fd4130963d20a30b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga744ee2b7091e4056fd4130963d20a30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028e07660ed6d05c4c6e3d9ca4b53c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19">GPIO_PUPDR_PUPDR9_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td></tr>
<tr class="separator:ga028e07660ed6d05c4c6e3d9ca4b53c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memItemLeft" align="right" valign="top"><a id="ga35b41b7cab641de2538e1e1d21562bc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19">GPIO_PUPDR_PUPDR9_Msk</a></td></tr>
<tr class="separator:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a4501a9b4ff20e5404a97031e02537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td></tr>
<tr class="separator:ga45a4501a9b4ff20e5404a97031e02537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td></tr>
<tr class="separator:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27af51166bee432e2ba289f6064b6b3"><td class="memItemLeft" align="right" valign="top"><a id="gaa27af51166bee432e2ba289f6064b6b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa27af51166bee432e2ba289f6064b6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad588e530ee6e5166fd35e9d43b295287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287">GPIO_PUPDR_PUPDR10_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td></tr>
<tr class="separator:gad588e530ee6e5166fd35e9d43b295287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memItemLeft" align="right" valign="top"><a id="gac3ea3497ce2e90ac0e709e7a99088b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287">GPIO_PUPDR_PUPDR10_Msk</a></td></tr>
<tr class="separator:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td></tr>
<tr class="separator:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td></tr>
<tr class="separator:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89977869d8af107f60f4734787695d57"><td class="memItemLeft" align="right" valign="top"><a id="ga89977869d8af107f60f4734787695d57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga89977869d8af107f60f4734787695d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00eeaff07aa3953cc3a0628a899bcc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5">GPIO_PUPDR_PUPDR11_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td></tr>
<tr class="separator:gac00eeaff07aa3953cc3a0628a899bcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memItemLeft" align="right" valign="top"><a id="gaaa93fd3e658c07a9daf9c8016fb4cf46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5">GPIO_PUPDR_PUPDR11_Msk</a></td></tr>
<tr class="separator:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td></tr>
<tr class="separator:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td></tr>
<tr class="separator:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7d4855887e46dda4bb8533067c8afe"><td class="memItemLeft" align="right" valign="top"><a id="ga6f7d4855887e46dda4bb8533067c8afe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6f7d4855887e46dda4bb8533067c8afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62c65d49ff368d3af4d63d22d73b93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b">GPIO_PUPDR_PUPDR12_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td></tr>
<tr class="separator:gac62c65d49ff368d3af4d63d22d73b93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memItemLeft" align="right" valign="top"><a id="ga9ae4262e6f46de65ce93149a20e0d006"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b">GPIO_PUPDR_PUPDR12_Msk</a></td></tr>
<tr class="separator:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td></tr>
<tr class="separator:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460b8f9029d8703782110e118fd6ccdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td></tr>
<tr class="separator:ga460b8f9029d8703782110e118fd6ccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5e670b61d115901dd7eacdd504b3fd"><td class="memItemLeft" align="right" valign="top"><a id="ga0b5e670b61d115901dd7eacdd504b3fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga0b5e670b61d115901dd7eacdd504b3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6594a39f94b19dc5c37ed4b8356c62a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6">GPIO_PUPDR_PUPDR13_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td></tr>
<tr class="separator:ga6594a39f94b19dc5c37ed4b8356c62a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memItemLeft" align="right" valign="top"><a id="gaa63ee70f61bc9df40d9b38af69f93a7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6">GPIO_PUPDR_PUPDR13_Msk</a></td></tr>
<tr class="separator:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td></tr>
<tr class="separator:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eddbf0106ccf71413851269315125d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td></tr>
<tr class="separator:ga80eddbf0106ccf71413851269315125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1ff494eda0d5b0eeb371367bb641a1"><td class="memItemLeft" align="right" valign="top"><a id="ga9e1ff494eda0d5b0eeb371367bb641a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9e1ff494eda0d5b0eeb371367bb641a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87e440c08acd4837c821d82ff02c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6">GPIO_PUPDR_PUPDR14_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td></tr>
<tr class="separator:gab87e440c08acd4837c821d82ff02c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memItemLeft" align="right" valign="top"><a id="ga62f533a38f324be7e3e68f5c0f2b3570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6">GPIO_PUPDR_PUPDR14_Msk</a></td></tr>
<tr class="separator:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td></tr>
<tr class="separator:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td></tr>
<tr class="separator:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1999b6dc0d4e1d19f47c1cb7f55173ba"><td class="memItemLeft" align="right" valign="top"><a id="ga1999b6dc0d4e1d19f47c1cb7f55173ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga1999b6dc0d4e1d19f47c1cb7f55173ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69922e19cb85abfd0cad889a0d4c08e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1">GPIO_PUPDR_PUPDR15_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td></tr>
<tr class="separator:ga69922e19cb85abfd0cad889a0d4c08e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac266bda493b96f1200bc0f7ae05a7475"><td class="memItemLeft" align="right" valign="top"><a id="gac266bda493b96f1200bc0f7ae05a7475"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1">GPIO_PUPDR_PUPDR15_Msk</a></td></tr>
<tr class="separator:gac266bda493b96f1200bc0f7ae05a7475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6f6a720852e3791433148aab8b722c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td></tr>
<tr class="separator:ga0b6f6a720852e3791433148aab8b722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td></tr>
<tr class="separator:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae24cd3d888eb1d220fd9bd80ef416eb"><td class="memItemLeft" align="right" valign="top"><a id="gaae24cd3d888eb1d220fd9bd80ef416eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_0</b>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaae24cd3d888eb1d220fd9bd80ef416eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dfc17f777746faf81adba6208e4482"><td class="memItemLeft" align="right" valign="top"><a id="gae2dfc17f777746faf81adba6208e4482"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_1</b>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gae2dfc17f777746faf81adba6208e4482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad312446a517e50674f6c0151f586d0"><td class="memItemLeft" align="right" valign="top"><a id="ga8ad312446a517e50674f6c0151f586d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_2</b>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga8ad312446a517e50674f6c0151f586d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aea8e493bf76a14e88d1f602e929cf"><td class="memItemLeft" align="right" valign="top"><a id="ga70aea8e493bf76a14e88d1f602e929cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_3</b>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga70aea8e493bf76a14e88d1f602e929cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4408b38c640903c7055f6bc2a810665"><td class="memItemLeft" align="right" valign="top"><a id="gae4408b38c640903c7055f6bc2a810665"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_4</b>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gae4408b38c640903c7055f6bc2a810665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6580384bc83f2193e6dd3b89a28372"><td class="memItemLeft" align="right" valign="top"><a id="ga3d6580384bc83f2193e6dd3b89a28372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_5</b>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga3d6580384bc83f2193e6dd3b89a28372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18b9eb5d23cf5a24a5fbb6dfde41d1"><td class="memItemLeft" align="right" valign="top"><a id="gadb18b9eb5d23cf5a24a5fbb6dfde41d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_6</b>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:gadb18b9eb5d23cf5a24a5fbb6dfde41d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06fcbf13be61ce38e5c9e2192911ee9"><td class="memItemLeft" align="right" valign="top"><a id="gab06fcbf13be61ce38e5c9e2192911ee9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_7</b>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gab06fcbf13be61ce38e5c9e2192911ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4c776fc68107e21f17b3a05031685c"><td class="memItemLeft" align="right" valign="top"><a id="ga8f4c776fc68107e21f17b3a05031685c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_8</b>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga8f4c776fc68107e21f17b3a05031685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f84856f61aa0acca3ca6099d19d06b"><td class="memItemLeft" align="right" valign="top"><a id="ga31f84856f61aa0acca3ca6099d19d06b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_9</b>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga31f84856f61aa0acca3ca6099d19d06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267e074a6f50aa726deeeab81e9e29fe"><td class="memItemLeft" align="right" valign="top"><a id="ga267e074a6f50aa726deeeab81e9e29fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_10</b>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga267e074a6f50aa726deeeab81e9e29fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6da67216761a70739154bda9fface6c"><td class="memItemLeft" align="right" valign="top"><a id="gac6da67216761a70739154bda9fface6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_11</b>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:gac6da67216761a70739154bda9fface6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa0f67d0812295a9946fbf7136a7323"><td class="memItemLeft" align="right" valign="top"><a id="gacaa0f67d0812295a9946fbf7136a7323"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_12</b>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gacaa0f67d0812295a9946fbf7136a7323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e46a7184fe9eb65578696bbcd268af"><td class="memItemLeft" align="right" valign="top"><a id="ga91e46a7184fe9eb65578696bbcd268af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_13</b>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga91e46a7184fe9eb65578696bbcd268af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b354c60dcc453cf6d5f9d8b94cfe61e"><td class="memItemLeft" align="right" valign="top"><a id="ga7b354c60dcc453cf6d5f9d8b94cfe61e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_14</b>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga7b354c60dcc453cf6d5f9d8b94cfe61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9848411ac6e90b3b53bda4aa1ec01a"><td class="memItemLeft" align="right" valign="top"><a id="ga8c9848411ac6e90b3b53bda4aa1ec01a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_15</b>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga8c9848411ac6e90b3b53bda4aa1ec01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57fbd06a26e02f50fd7773dff074a88"><td class="memItemLeft" align="right" valign="top"><a id="gad57fbd06a26e02f50fd7773dff074a88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_0</b>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gad57fbd06a26e02f50fd7773dff074a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb3cee14f0685109fba102b850f5bb6"><td class="memItemLeft" align="right" valign="top"><a id="gafeb3cee14f0685109fba102b850f5bb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_1</b>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gafeb3cee14f0685109fba102b850f5bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c578d8093d107f452d7145ae27880f"><td class="memItemLeft" align="right" valign="top"><a id="gaa3c578d8093d107f452d7145ae27880f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_2</b>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gaa3c578d8093d107f452d7145ae27880f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076ab83c22c68339701ac49a433b5bc3"><td class="memItemLeft" align="right" valign="top"><a id="ga076ab83c22c68339701ac49a433b5bc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_3</b>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga076ab83c22c68339701ac49a433b5bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c98c15cacde9eebd08bdc7fa15418"><td class="memItemLeft" align="right" valign="top"><a id="ga756c98c15cacde9eebd08bdc7fa15418"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_4</b>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga756c98c15cacde9eebd08bdc7fa15418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3008ba46a905c66370154359e78cf2"><td class="memItemLeft" align="right" valign="top"><a id="ga7c3008ba46a905c66370154359e78cf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_5</b>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga7c3008ba46a905c66370154359e78cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bad8b79966ebf3c5e46443b4d685b4"><td class="memItemLeft" align="right" valign="top"><a id="ga45bad8b79966ebf3c5e46443b4d685b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_6</b>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga45bad8b79966ebf3c5e46443b4d685b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bec9d439a02e78b22ec9d22cc967f73"><td class="memItemLeft" align="right" valign="top"><a id="ga5bec9d439a02e78b22ec9d22cc967f73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_7</b>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga5bec9d439a02e78b22ec9d22cc967f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983437a874468076d2feac99e10f28c1"><td class="memItemLeft" align="right" valign="top"><a id="ga983437a874468076d2feac99e10f28c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_8</b>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga983437a874468076d2feac99e10f28c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab244ecc48354c7ccbfa633707e5579c2"><td class="memItemLeft" align="right" valign="top"><a id="gab244ecc48354c7ccbfa633707e5579c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_9</b>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gab244ecc48354c7ccbfa633707e5579c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d42e5ac8e3b1a16030d40879e3c1ad"><td class="memItemLeft" align="right" valign="top"><a id="gae0d42e5ac8e3b1a16030d40879e3c1ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_10</b>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gae0d42e5ac8e3b1a16030d40879e3c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19aec058502c5c3a9c77f23b13196636"><td class="memItemLeft" align="right" valign="top"><a id="ga19aec058502c5c3a9c77f23b13196636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_11</b>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga19aec058502c5c3a9c77f23b13196636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a7e22c6fb2c6441880e07a5ae481a8"><td class="memItemLeft" align="right" valign="top"><a id="gad3a7e22c6fb2c6441880e07a5ae481a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_12</b>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gad3a7e22c6fb2c6441880e07a5ae481a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dfe4daedae5858f950ecf8eaeaea67"><td class="memItemLeft" align="right" valign="top"><a id="gac0dfe4daedae5858f950ecf8eaeaea67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_13</b>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gac0dfe4daedae5858f950ecf8eaeaea67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f02dcfbc59ba35019a73b4938f658"><td class="memItemLeft" align="right" valign="top"><a id="ga591f02dcfbc59ba35019a73b4938f658"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_14</b>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga591f02dcfbc59ba35019a73b4938f658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ca697b4a4dc827f25b8812f134a29"><td class="memItemLeft" align="right" valign="top"><a id="ga403ca697b4a4dc827f25b8812f134a29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_15</b>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga403ca697b4a4dc827f25b8812f134a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memItemLeft" align="right" valign="top"><a id="ga4b69748fd2f5e2890e784bc0970b31d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_0</b>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa887cd170c757a2954ae8384908d030a"><td class="memItemLeft" align="right" valign="top"><a id="gaa887cd170c757a2954ae8384908d030a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_1</b>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa887cd170c757a2954ae8384908d030a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memItemLeft" align="right" valign="top"><a id="gaa59c6fcfc63587ebe3cbf640cc74776a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_2</b>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memItemLeft" align="right" valign="top"><a id="gac41aaeaf32b8837f8f6e29e09ed92152"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_3</b>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002773af2697ddca1bac26831cfbf231"><td class="memItemLeft" align="right" valign="top"><a id="ga002773af2697ddca1bac26831cfbf231"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_4</b>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga002773af2697ddca1bac26831cfbf231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memItemLeft" align="right" valign="top"><a id="gaf9f2671eae81f28d0054b62ca5e2f763"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_5</b>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memItemLeft" align="right" valign="top"><a id="ga5dab92d27518649b3807aa4c8ef376b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_6</b>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4945b022950bdb9570e744279a0dd6"><td class="memItemLeft" align="right" valign="top"><a id="gaac4945b022950bdb9570e744279a0dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_7</b>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaac4945b022950bdb9570e744279a0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648026b2f11d992bb0e3383644be4eb9"><td class="memItemLeft" align="right" valign="top"><a id="ga648026b2f11d992bb0e3383644be4eb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_8</b>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga648026b2f11d992bb0e3383644be4eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memItemLeft" align="right" valign="top"><a id="ga9db2ccea6361f65c6bf156aa57cd4b88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_9</b>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58e335b962fc81af70d19dbd09d9137"><td class="memItemLeft" align="right" valign="top"><a id="gaa58e335b962fc81af70d19dbd09d9137"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_10</b>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaa58e335b962fc81af70d19dbd09d9137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memItemLeft" align="right" valign="top"><a id="ga5744153a68c73330e2ebe9a9a0ef8036"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_11</b>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78652a72a05249db1d343735d1764208"><td class="memItemLeft" align="right" valign="top"><a id="ga78652a72a05249db1d343735d1764208"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_12</b>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga78652a72a05249db1d343735d1764208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6367e64393bc954efa6fdce80e94f1be"><td class="memItemLeft" align="right" valign="top"><a id="ga6367e64393bc954efa6fdce80e94f1be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_13</b>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga6367e64393bc954efa6fdce80e94f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memItemLeft" align="right" valign="top"><a id="gaa8c5c56ab4bc16dd7341203c73899e41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_14</b>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memItemLeft" align="right" valign="top"><a id="ga66c0c77c304415bdccf47a0f08b58e4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_15</b>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831554de814ae2941c7f527ed6b0a742"><td class="memItemLeft" align="right" valign="top"><a id="ga831554de814ae2941c7f527ed6b0a742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_0</b>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:ga831554de814ae2941c7f527ed6b0a742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memItemLeft" align="right" valign="top"><a id="ga6cf488fcb38fc660f7e3d1820a12ae07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_1</b>&#160;&#160;&#160;(0x00020000U)</td></tr>
<tr class="separator:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memItemLeft" align="right" valign="top"><a id="ga7fe0f9386b50b899fdf1f9008c54f893"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_2</b>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b377f0c5f564fb39480afe43ee8796"><td class="memItemLeft" align="right" valign="top"><a id="ga42b377f0c5f564fb39480afe43ee8796"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_3</b>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="separator:ga42b377f0c5f564fb39480afe43ee8796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723c0327da5fb41fe366416b7d61d88"><td class="memItemLeft" align="right" valign="top"><a id="gab723c0327da5fb41fe366416b7d61d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_4</b>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="separator:gab723c0327da5fb41fe366416b7d61d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6d8644953029e183eda4404fe9bd27"><td class="memItemLeft" align="right" valign="top"><a id="ga0d6d8644953029e183eda4404fe9bd27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_5</b>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="separator:ga0d6d8644953029e183eda4404fe9bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memItemLeft" align="right" valign="top"><a id="ga59e4a03667e8a750fd2e775edc44ecbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_6</b>&#160;&#160;&#160;(0x00400000U)</td></tr>
<tr class="separator:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca85d377fe820e5099d870342d634a8"><td class="memItemLeft" align="right" valign="top"><a id="gafca85d377fe820e5099d870342d634a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_7</b>&#160;&#160;&#160;(0x00800000U)</td></tr>
<tr class="separator:gafca85d377fe820e5099d870342d634a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02c6e6e879085fd8912facf86d822cd"><td class="memItemLeft" align="right" valign="top"><a id="gab02c6e6e879085fd8912facf86d822cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_8</b>&#160;&#160;&#160;(0x01000000U)</td></tr>
<tr class="separator:gab02c6e6e879085fd8912facf86d822cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memItemLeft" align="right" valign="top"><a id="ga47ff03b3d52a7f40ae15cc167b34cc58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_9</b>&#160;&#160;&#160;(0x02000000U)</td></tr>
<tr class="separator:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memItemLeft" align="right" valign="top"><a id="ga7c14a1c84cc91ff1d21b6802cda7d7ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_10</b>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498185a76dcc2305113c5d168c2844d9"><td class="memItemLeft" align="right" valign="top"><a id="ga498185a76dcc2305113c5d168c2844d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_11</b>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga498185a76dcc2305113c5d168c2844d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memItemLeft" align="right" valign="top"><a id="ga222460b26eaba7d333bb4d4ae9426aff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_12</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memItemLeft" align="right" valign="top"><a id="gaca2dc3bd09745f8de6c6788fb1d106af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_13</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memItemLeft" align="right" valign="top"><a id="ga67c96f72bdd15516e22097a3a3dad5f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_14</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memItemLeft" align="right" valign="top"><a id="ga6eaa59f6afa3fcebaf2a27c31ae38544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_15</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top"><a id="ga9a97048a23afc262b30fc9d0a4cb65bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)</td></tr>
<tr class="separator:ga8b01ced29f1324ec2711a784f35504dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ae6b6d787a6af758bfde54b6ae934f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top"><a id="ga94100a3d7d43a5b8718aea76e31279a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)</td></tr>
<tr class="separator:ga4780ec15743062227ad0808efb16d633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top"><a id="ga627d088ded79e6da761eaa880582372a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top"><a id="ga96d48b0834c3898e74309980020f88a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)</td></tr>
<tr class="separator:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top"><a id="gac5a17a7348d45dbe2b2ea41a0908d7de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top"><a id="ga348f1d0358ea70f6a7dc2a00a1c519bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)</td></tr>
<tr class="separator:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top"><a id="ga1597c1b50d32ed0229c38811656ba402"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top"><a id="ga9fd29e0757ed2bc8e3935d17960b68df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)</td></tr>
<tr class="separator:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top"><a id="ga723577475747d2405d86b1ab28767cb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top"><a id="ga07f73a37145ff6709a20081d329900c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)</td></tr>
<tr class="separator:gacc6ac7aca22480f300049102d2b1c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top"><a id="ga7c2446bfe50cbd04617496c30eda6c18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top"><a id="ga456193c04a296b05ad87aa0f8e51c144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)</td></tr>
<tr class="separator:ga083a590c26723e38ae5d7fd77e23809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top"><a id="ga606249f4cc3ac14cf8133b76f3c7edd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top"><a id="gaf9c741b163a1b1e23b05432f866544f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)</td></tr>
<tr class="separator:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top"><a id="gaf998da536594af780718084cee0d22a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top"><a id="gae9a02f2ef3023a1c82f04391fcb79859"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)</td></tr>
<tr class="separator:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top"><a id="gab00a81afcf4d92f6f5644724803b7404"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top"><a id="ga821f9dc79420f84e79fe2697addf1d42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)</td></tr>
<tr class="separator:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top"><a id="gab9aa0442c88bc17eaf07c55dd84910ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top"><a id="ga8eeb57953118508685e74055da9d6348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)</td></tr>
<tr class="separator:ga1373c9d71b76f466fd817823e64e7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top"><a id="gaae055f5848967c7929f47e848b2ed812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top"><a id="ga4a19305a39f7bd02815a39c998c34216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)</td></tr>
<tr class="separator:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top"><a id="ga4de971426a1248621733a9b78ef552ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top"><a id="ga81e8901ea395cd0a1b56c4118670fa0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)</td></tr>
<tr class="separator:gaf21271b45020769396b2980a02a4c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top"><a id="ga38e8685790aea3fb09194683d1f58508"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top"><a id="ga5dd0ccab863e23880863f0d431fdee11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)</td></tr>
<tr class="separator:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top"><a id="gae0279fa554731160a9115c21d95312a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top"><a id="ga5686e00f4e40771a31eb18d88e1ca1e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)</td></tr>
<tr class="separator:gac42b591ea761bd0ee23287ff8d508714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top"><a id="ga8bf290cecb54b6b68ac42a544b87dcee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top"><a id="ga5ba6d99e256f344ea2d8a4ba9278a0e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)</td></tr>
<tr class="separator:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top"><a id="ga47c3114c8cd603d8aee022d0b426bf04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top"><a id="ga40eb2db1c2df544774f41995d029565d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCKK_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)</td></tr>
<tr class="separator:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top"><a id="gafa2a83bf31ef76ee3857c7cb0a90c4d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCKK</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memItemLeft" align="right" valign="top"><a id="gac06dd36e2c8c90fe9502bad271b2ee60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214860438ba3256833543e2f5018922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL0_Pos)</td></tr>
<tr class="separator:ga214860438ba3256833543e2f5018922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memItemLeft" align="right" valign="top"><a id="ga7ec251e186471ae09aeb3cb0aa788594"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a></td></tr>
<tr class="separator:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313ba8093d5a511430908d9adc90dc6a"><td class="memItemLeft" align="right" valign="top"><a id="ga313ba8093d5a511430908d9adc90dc6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga313ba8093d5a511430908d9adc90dc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aac45598b88539da585e098fc93d68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL1_Pos)</td></tr>
<tr class="separator:ga5aac45598b88539da585e098fc93d68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memItemLeft" align="right" valign="top"><a id="ga9fbd174222a013c9a0e222fdd0888de2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a></td></tr>
<tr class="separator:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memItemLeft" align="right" valign="top"><a id="gae132b28ab4f67a9e90e7d15302aad49b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL2_Pos)</td></tr>
<tr class="separator:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memItemLeft" align="right" valign="top"><a id="gaa9bc63205b8a09bd2ae7fb066058f3da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a></td></tr>
<tr class="separator:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memItemLeft" align="right" valign="top"><a id="ga0d9325a035cc3d6962d660d3f54a8df4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL3_Pos)</td></tr>
<tr class="separator:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memItemLeft" align="right" valign="top"><a id="gae0fb36c07eac3809b6a5baaee74ee426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a></td></tr>
<tr class="separator:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723fbe4b28093f1837001110d8d44d36"><td class="memItemLeft" align="right" valign="top"><a id="ga723fbe4b28093f1837001110d8d44d36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL4_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga723fbe4b28093f1837001110d8d44d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL4_Pos)</td></tr>
<tr class="separator:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memItemLeft" align="right" valign="top"><a id="ga728e20cadadaa3c5aa1c42c25356a9f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a></td></tr>
<tr class="separator:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35270d71f53047d2a14d1047478c0ba"><td class="memItemLeft" align="right" valign="top"><a id="gaf35270d71f53047d2a14d1047478c0ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL5_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf35270d71f53047d2a14d1047478c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL5_Pos)</td></tr>
<tr class="separator:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memItemLeft" align="right" valign="top"><a id="gad158052aa17b4bf12f9ad20b6e0c6d0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a></td></tr>
<tr class="separator:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memItemLeft" align="right" valign="top"><a id="gad9943c5aeeb649ab6bf33fde0d844803"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL6_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4e272e9b14944740fbe643542f0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL6_Pos)</td></tr>
<tr class="separator:gafb4e272e9b14944740fbe643542f0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893c83ab521d1bf15e71b20309d71503"><td class="memItemLeft" align="right" valign="top"><a id="ga893c83ab521d1bf15e71b20309d71503"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a></td></tr>
<tr class="separator:ga893c83ab521d1bf15e71b20309d71503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836c1149e06b2497f1f53518f1151f2"><td class="memItemLeft" align="right" valign="top"><a id="ga2836c1149e06b2497f1f53518f1151f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL7_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2836c1149e06b2497f1f53518f1151f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3248acbb1bea59926db7edb98a245b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL7_Pos)</td></tr>
<tr class="separator:gab3248acbb1bea59926db7edb98a245b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0128026ab2c8ed18da456aaf82827e11"><td class="memItemLeft" align="right" valign="top"><a id="ga0128026ab2c8ed18da456aaf82827e11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFSEL7</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a></td></tr>
<tr class="separator:ga0128026ab2c8ed18da456aaf82827e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a08707ee30f01bdd1efafc67e0501ef"><td class="memItemLeft" align="right" valign="top"><a id="ga6a08707ee30f01bdd1efafc67e0501ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL0_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL0_Pos</td></tr>
<tr class="separator:ga6a08707ee30f01bdd1efafc67e0501ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f315a9807c36a14ec498f6348168345"><td class="memItemLeft" align="right" valign="top"><a id="ga4f315a9807c36a14ec498f6348168345"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL0_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a></td></tr>
<tr class="separator:ga4f315a9807c36a14ec498f6348168345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4af89daf61c25562733d281e9acde3d"><td class="memItemLeft" align="right" valign="top"><a id="gaf4af89daf61c25562733d281e9acde3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL0</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL0</td></tr>
<tr class="separator:gaf4af89daf61c25562733d281e9acde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11ac7e5ebe7fec303261744d7a5d5eb"><td class="memItemLeft" align="right" valign="top"><a id="gaa11ac7e5ebe7fec303261744d7a5d5eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL1_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL1_Pos</td></tr>
<tr class="separator:gaa11ac7e5ebe7fec303261744d7a5d5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5b659d9fb907a21c2d3afe5fb19f10"><td class="memItemLeft" align="right" valign="top"><a id="gabd5b659d9fb907a21c2d3afe5fb19f10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL1_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a></td></tr>
<tr class="separator:gabd5b659d9fb907a21c2d3afe5fb19f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memItemLeft" align="right" valign="top"><a id="ga122cbed720d27776f0cfa6dab1fbc84c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL1</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL1</td></tr>
<tr class="separator:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee3e8ef4e031b8f1c0b3add9eb5ff58"><td class="memItemLeft" align="right" valign="top"><a id="ga6ee3e8ef4e031b8f1c0b3add9eb5ff58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL2_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL2_Pos</td></tr>
<tr class="separator:ga6ee3e8ef4e031b8f1c0b3add9eb5ff58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7636c00ff48f6ecebeea4564326e210"><td class="memItemLeft" align="right" valign="top"><a id="gad7636c00ff48f6ecebeea4564326e210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL2_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a></td></tr>
<tr class="separator:gad7636c00ff48f6ecebeea4564326e210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda8ce333741832561e1e3e76abcee7a"><td class="memItemLeft" align="right" valign="top"><a id="gafda8ce333741832561e1e3e76abcee7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL2</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL2</td></tr>
<tr class="separator:gafda8ce333741832561e1e3e76abcee7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049f2b7b5749dc78225c8bffea4c58c6"><td class="memItemLeft" align="right" valign="top"><a id="ga049f2b7b5749dc78225c8bffea4c58c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL3_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL3_Pos</td></tr>
<tr class="separator:ga049f2b7b5749dc78225c8bffea4c58c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cba0d408062489c28df042dcd30210"><td class="memItemLeft" align="right" valign="top"><a id="ga76cba0d408062489c28df042dcd30210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL3_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a></td></tr>
<tr class="separator:ga76cba0d408062489c28df042dcd30210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee969704e28b7b0159838a8aec5f1e65"><td class="memItemLeft" align="right" valign="top"><a id="gaee969704e28b7b0159838a8aec5f1e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL3</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL3</td></tr>
<tr class="separator:gaee969704e28b7b0159838a8aec5f1e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa684ff62ae936c92975017481357135c"><td class="memItemLeft" align="right" valign="top"><a id="gaa684ff62ae936c92975017481357135c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL4_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL4_Pos</td></tr>
<tr class="separator:gaa684ff62ae936c92975017481357135c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d16b4d7f2c4dd126fc8f6c94b47bd92"><td class="memItemLeft" align="right" valign="top"><a id="ga8d16b4d7f2c4dd126fc8f6c94b47bd92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL4_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a></td></tr>
<tr class="separator:ga8d16b4d7f2c4dd126fc8f6c94b47bd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac862d4f115fd881871356418943a4446"><td class="memItemLeft" align="right" valign="top"><a id="gac862d4f115fd881871356418943a4446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL4</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL4</td></tr>
<tr class="separator:gac862d4f115fd881871356418943a4446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11932e0b26f199e6faad435ba04ccc75"><td class="memItemLeft" align="right" valign="top"><a id="ga11932e0b26f199e6faad435ba04ccc75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL5_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL5_Pos</td></tr>
<tr class="separator:ga11932e0b26f199e6faad435ba04ccc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afa964b91f1fe6945b482897e1b0d82"><td class="memItemLeft" align="right" valign="top"><a id="ga2afa964b91f1fe6945b482897e1b0d82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL5_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a></td></tr>
<tr class="separator:ga2afa964b91f1fe6945b482897e1b0d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481f4065077c16365632e6a647cdcb4e"><td class="memItemLeft" align="right" valign="top"><a id="ga481f4065077c16365632e6a647cdcb4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL5</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL5</td></tr>
<tr class="separator:ga481f4065077c16365632e6a647cdcb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62db2506b54f3833e4115da9a3a8b1cb"><td class="memItemLeft" align="right" valign="top"><a id="ga62db2506b54f3833e4115da9a3a8b1cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL6_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL6_Pos</td></tr>
<tr class="separator:ga62db2506b54f3833e4115da9a3a8b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329563a3d4a838301576e55ba129a60d"><td class="memItemLeft" align="right" valign="top"><a id="ga329563a3d4a838301576e55ba129a60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL6_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a></td></tr>
<tr class="separator:ga329563a3d4a838301576e55ba129a60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memItemLeft" align="right" valign="top"><a id="gac87a55d05f6d16cbfbce6e04a2c6888e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL6</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL6</td></tr>
<tr class="separator:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479171221ab43ca7a172a2a877feedf8"><td class="memItemLeft" align="right" valign="top"><a id="ga479171221ab43ca7a172a2a877feedf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL7_Pos</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL7_Pos</td></tr>
<tr class="separator:ga479171221ab43ca7a172a2a877feedf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268f85d9983cfb7bdcdd92040ab8b2f7"><td class="memItemLeft" align="right" valign="top"><a id="ga268f85d9983cfb7bdcdd92040ab8b2f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL7_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a></td></tr>
<tr class="separator:ga268f85d9983cfb7bdcdd92040ab8b2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a41237468859702de7ea91dad62ed8"><td class="memItemLeft" align="right" valign="top"><a id="ga97a41237468859702de7ea91dad62ed8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL7</b>&#160;&#160;&#160;GPIO_AFRL_AFSEL7</td></tr>
<tr class="separator:ga97a41237468859702de7ea91dad62ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memItemLeft" align="right" valign="top"><a id="ga2cdfdbcb5332d98e0202f4f86480736f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL8_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL8_Pos)</td></tr>
<tr class="separator:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed3881740613378329271150088f1b2"><td class="memItemLeft" align="right" valign="top"><a id="ga6ed3881740613378329271150088f1b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a></td></tr>
<tr class="separator:ga6ed3881740613378329271150088f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memItemLeft" align="right" valign="top"><a id="gae9aeed0c87696c3a98e7e4fc3dc6dc80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL9_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb779906c49372a9c0d7c8eaf7face71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL9_Pos)</td></tr>
<tr class="separator:gafb779906c49372a9c0d7c8eaf7face71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memItemLeft" align="right" valign="top"><a id="gacff5a20b7c9f10be43364ff422bb40ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL9</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a></td></tr>
<tr class="separator:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f2ca0e5684d230cb7788969997f07"><td class="memItemLeft" align="right" valign="top"><a id="ga334f2ca0e5684d230cb7788969997f07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL10_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga334f2ca0e5684d230cb7788969997f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b875b9713ed4640e400fcf126cf105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL10_Pos)</td></tr>
<tr class="separator:ga33b875b9713ed4640e400fcf126cf105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memItemLeft" align="right" valign="top"><a id="ga9c41926ac3fc6ec0fb8def28275bbe30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL10</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a></td></tr>
<tr class="separator:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memItemLeft" align="right" valign="top"><a id="ga9f655e646b26d49e38053d9ee9cc064b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL11_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL11_Pos)</td></tr>
<tr class="separator:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memItemLeft" align="right" valign="top"><a id="ga47a97a35b9f12ef795aa1ebb3d85c3aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL11</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a></td></tr>
<tr class="separator:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memItemLeft" align="right" valign="top"><a id="ga0dce1ce501e0b3b5e5e4b4961f7afda3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL12_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae162137694aa110fb89b9afeea1c648f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL12_Pos)</td></tr>
<tr class="separator:gae162137694aa110fb89b9afeea1c648f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memItemLeft" align="right" valign="top"><a id="ga0c12c0939e7fcc354e37d55b74afb351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL12</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a></td></tr>
<tr class="separator:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b195db19c1ca62ef95eed10c649180"><td class="memItemLeft" align="right" valign="top"><a id="ga65b195db19c1ca62ef95eed10c649180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL13_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65b195db19c1ca62ef95eed10c649180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc533ac377beb113777896f0deb0ef91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL13_Pos)</td></tr>
<tr class="separator:gacc533ac377beb113777896f0deb0ef91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memItemLeft" align="right" valign="top"><a id="ga60e9a3a49cdad6cd65d377fb675185da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL13</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a></td></tr>
<tr class="separator:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memItemLeft" align="right" valign="top"><a id="ga7fcd5b907f7ca9538dffe1aeb00d7942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL14_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL14_Pos)</td></tr>
<tr class="separator:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memItemLeft" align="right" valign="top"><a id="gae3d930c6c5ffa92e461a0190be4bff78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a></td></tr>
<tr class="separator:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memItemLeft" align="right" valign="top"><a id="ga0a0ed32e0f197da7ea8856a58cebdb46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL15_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL15_Pos)</td></tr>
<tr class="separator:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memItemLeft" align="right" valign="top"><a id="ga46417b0da710ef512ac4ceb95b3ab44a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFSEL15</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a></td></tr>
<tr class="separator:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f59b36424dd67c72b6fe1ab4bfaf6fa"><td class="memItemLeft" align="right" valign="top"><a id="ga9f59b36424dd67c72b6fe1ab4bfaf6fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH0_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL8_Pos</td></tr>
<tr class="separator:ga9f59b36424dd67c72b6fe1ab4bfaf6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ce41fe5d385ec28bb04dcc7a40f946"><td class="memItemLeft" align="right" valign="top"><a id="gad8ce41fe5d385ec28bb04dcc7a40f946"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH0_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a></td></tr>
<tr class="separator:gad8ce41fe5d385ec28bb04dcc7a40f946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memItemLeft" align="right" valign="top"><a id="gadc5bb516e3b29af807cf4772787dfd0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH0</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL8</td></tr>
<tr class="separator:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76a73816fedda13781d94b4ec94dbea"><td class="memItemLeft" align="right" valign="top"><a id="gab76a73816fedda13781d94b4ec94dbea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH1_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL9_Pos</td></tr>
<tr class="separator:gab76a73816fedda13781d94b4ec94dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae312de282238e1fe17c1a1c44e0bf56f"><td class="memItemLeft" align="right" valign="top"><a id="gae312de282238e1fe17c1a1c44e0bf56f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH1_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a></td></tr>
<tr class="separator:gae312de282238e1fe17c1a1c44e0bf56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memItemLeft" align="right" valign="top"><a id="ga75ca2458aef597ebfcd1eb6b83035acd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH1</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL9</td></tr>
<tr class="separator:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334c47191fdc5913408ad1e9dd624b8f"><td class="memItemLeft" align="right" valign="top"><a id="ga334c47191fdc5913408ad1e9dd624b8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH2_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL10_Pos</td></tr>
<tr class="separator:ga334c47191fdc5913408ad1e9dd624b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5135a001e76392c0b606c76ef665fe"><td class="memItemLeft" align="right" valign="top"><a id="ga6f5135a001e76392c0b606c76ef665fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH2_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a></td></tr>
<tr class="separator:ga6f5135a001e76392c0b606c76ef665fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memItemLeft" align="right" valign="top"><a id="ga4dc39c907cd02befde4b7681b2fa070b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH2</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL10</td></tr>
<tr class="separator:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eee26f24e4561a326456626e05b54f"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eee26f24e4561a326456626e05b54f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH3_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL11_Pos</td></tr>
<tr class="separator:gaf3eee26f24e4561a326456626e05b54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104c8bf9e1c968cad76a228785ed9c4e"><td class="memItemLeft" align="right" valign="top"><a id="ga104c8bf9e1c968cad76a228785ed9c4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH3_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a></td></tr>
<tr class="separator:ga104c8bf9e1c968cad76a228785ed9c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memItemLeft" align="right" valign="top"><a id="ga7043cbf3ca044ba36d59a8844c50552b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH3</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL11</td></tr>
<tr class="separator:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fa5d6d6cfdedc5f32ef4a4556ccc07"><td class="memItemLeft" align="right" valign="top"><a id="ga77fa5d6d6cfdedc5f32ef4a4556ccc07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH4_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL12_Pos</td></tr>
<tr class="separator:ga77fa5d6d6cfdedc5f32ef4a4556ccc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b80f05acb0194c873ad020d2796ed4"><td class="memItemLeft" align="right" valign="top"><a id="ga68b80f05acb0194c873ad020d2796ed4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH4_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a></td></tr>
<tr class="separator:ga68b80f05acb0194c873ad020d2796ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memItemLeft" align="right" valign="top"><a id="gadae24d162b9e5a99064a81ba6a8d01d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH4</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL12</td></tr>
<tr class="separator:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2084c6c32b6ff8de68ad325f2cdf484e"><td class="memItemLeft" align="right" valign="top"><a id="ga2084c6c32b6ff8de68ad325f2cdf484e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH5_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL13_Pos</td></tr>
<tr class="separator:ga2084c6c32b6ff8de68ad325f2cdf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe0ed08fe7fe25ee03a39b6e319fbd1"><td class="memItemLeft" align="right" valign="top"><a id="ga5fe0ed08fe7fe25ee03a39b6e319fbd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH5_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a></td></tr>
<tr class="separator:ga5fe0ed08fe7fe25ee03a39b6e319fbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memItemLeft" align="right" valign="top"><a id="ga33b1d2c7b5ed5804798660a3e86214c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH5</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL13</td></tr>
<tr class="separator:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f339362580373c25045650d9e17a57"><td class="memItemLeft" align="right" valign="top"><a id="gac6f339362580373c25045650d9e17a57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH6_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL14_Pos</td></tr>
<tr class="separator:gac6f339362580373c25045650d9e17a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4298c4f07553fceb14ea59fdd7d453f6"><td class="memItemLeft" align="right" valign="top"><a id="ga4298c4f07553fceb14ea59fdd7d453f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH6_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a></td></tr>
<tr class="separator:ga4298c4f07553fceb14ea59fdd7d453f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c388b4718d2257b4af362bec67a74a"><td class="memItemLeft" align="right" valign="top"><a id="ga56c388b4718d2257b4af362bec67a74a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH6</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL14</td></tr>
<tr class="separator:ga56c388b4718d2257b4af362bec67a74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211a1d51741283e0ed93781dcd6a0a81"><td class="memItemLeft" align="right" valign="top"><a id="ga211a1d51741283e0ed93781dcd6a0a81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH7_Pos</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL15_Pos</td></tr>
<tr class="separator:ga211a1d51741283e0ed93781dcd6a0a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042ad530db56232aa7f0116154e55e07"><td class="memItemLeft" align="right" valign="top"><a id="ga042ad530db56232aa7f0116154e55e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH7_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a></td></tr>
<tr class="separator:ga042ad530db56232aa7f0116154e55e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770397420d63cb6e8317ae401e6b2977"><td class="memItemLeft" align="right" valign="top"><a id="ga770397420d63cb6e8317ae401e6b2977"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH7</b>&#160;&#160;&#160;GPIO_AFRH_AFSEL15</td></tr>
<tr class="separator:ga770397420d63cb6e8317ae401e6b2977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memItemLeft" align="right" valign="top"><a id="gadf6c5dead6e63e465d3dd35721588d5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_0</b>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda9d92d0f57d43516c85e944bd64400"><td class="memItemLeft" align="right" valign="top"><a id="gabda9d92d0f57d43516c85e944bd64400"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_1</b>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gabda9d92d0f57d43516c85e944bd64400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81e99700a2e21bf21b375470cd317e2"><td class="memItemLeft" align="right" valign="top"><a id="gad81e99700a2e21bf21b375470cd317e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_2</b>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gad81e99700a2e21bf21b375470cd317e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memItemLeft" align="right" valign="top"><a id="gae7bb778b6bb5ddd310b528e3b82bbe76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_3</b>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memItemLeft" align="right" valign="top"><a id="ga5b80c9791422f4ea4bf02c42eda764ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_4</b>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memItemLeft" align="right" valign="top"><a id="ga454cc680ddcb8ea12839d8f9d757ef9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_5</b>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memItemLeft" align="right" valign="top"><a id="ga63cf8d8b42975cad19b9a975a4e86b54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_6</b>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memItemLeft" align="right" valign="top"><a id="ga7ccbb7d590751a21eb4d7b633b3f8f7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_7</b>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memItemLeft" align="right" valign="top"><a id="ga11f1f288af99dec35cd3f8902ea00d1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_8</b>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41c94420455e4a4612cc79e65896cd8"><td class="memItemLeft" align="right" valign="top"><a id="gab41c94420455e4a4612cc79e65896cd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_9</b>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gab41c94420455e4a4612cc79e65896cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memItemLeft" align="right" valign="top"><a id="ga540c72734acc4b83b8c74e00d6b38e23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_10</b>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4deb4f0a721626fede80600832271abf"><td class="memItemLeft" align="right" valign="top"><a id="ga4deb4f0a721626fede80600832271abf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_11</b>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga4deb4f0a721626fede80600832271abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6556a5dac11aa5e026f4c986da24fa"><td class="memItemLeft" align="right" valign="top"><a id="gace6556a5dac11aa5e026f4c986da24fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_12</b>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gace6556a5dac11aa5e026f4c986da24fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d0ec4a73f450f5b74025a83816e45"><td class="memItemLeft" align="right" valign="top"><a id="ga107d0ec4a73f450f5b74025a83816e45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_13</b>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga107d0ec4a73f450f5b74025a83816e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79648c08656ee2cf44e3b810d80a923b"><td class="memItemLeft" align="right" valign="top"><a id="ga79648c08656ee2cf44e3b810d80a923b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_14</b>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga79648c08656ee2cf44e3b810d80a923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde10d4faed8879e517d31af8689f6c7"><td class="memItemLeft" align="right" valign="top"><a id="gafde10d4faed8879e517d31af8689f6c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR_15</b>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gafde10d4faed8879e517d31af8689f6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top"><a id="ga7954738eae12426137b23733f12c7c14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_PE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_PE_Pos)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5709c819485012d8a25da27532ca5682"><td class="memItemLeft" align="right" valign="top"><a id="ga5709c819485012d8a25da27532ca5682"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_TXIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5709c819485012d8a25da27532ca5682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4f19017be50f03d539b01840544e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">I2C_CR1_TXIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_TXIE_Pos)</td></tr>
<tr class="separator:gacd4f19017be50f03d539b01840544e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">I2C_CR1_TXIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">I2C_CR1_TXIE_Msk</a></td></tr>
<tr class="separator:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c11e015740a9c541983171469cf858"><td class="memItemLeft" align="right" valign="top"><a id="ga22c11e015740a9c541983171469cf858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_RXIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22c11e015740a9c541983171469cf858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29839b4ea437d36c7d928c676c6d8c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">I2C_CR1_RXIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_RXIE_Pos)</td></tr>
<tr class="separator:ga29839b4ea437d36c7d928c676c6d8c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">I2C_CR1_RXIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">I2C_CR1_RXIE_Msk</a></td></tr>
<tr class="separator:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a96e487d4a9ece218e3ebbb805a0491"><td class="memItemLeft" align="right" valign="top"><a id="ga7a96e487d4a9ece218e3ebbb805a0491"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ADDRIE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7a96e487d4a9ece218e3ebbb805a0491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2a3ad8001084b45c7726712ac4c04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">I2C_CR1_ADDRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ADDRIE_Pos)</td></tr>
<tr class="separator:ga2d2a3ad8001084b45c7726712ac4c04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">I2C_CR1_ADDRIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">I2C_CR1_ADDRIE_Msk</a></td></tr>
<tr class="separator:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658618a45a681d786f458a90e292d3e9"><td class="memItemLeft" align="right" valign="top"><a id="ga658618a45a681d786f458a90e292d3e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_NACKIE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga658618a45a681d786f458a90e292d3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c87dc49b7dcec3e54113291c39591f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">I2C_CR1_NACKIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_NACKIE_Pos)</td></tr>
<tr class="separator:ga7c87dc49b7dcec3e54113291c39591f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">I2C_CR1_NACKIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">I2C_CR1_NACKIE_Msk</a></td></tr>
<tr class="separator:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d523fe80ade14583f592b7c210ba77"><td class="memItemLeft" align="right" valign="top"><a id="ga78d523fe80ade14583f592b7c210ba77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_STOPIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga78d523fe80ade14583f592b7c210ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20f8d61a4a63bce76bc4519d6550cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">I2C_CR1_STOPIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_STOPIE_Pos)</td></tr>
<tr class="separator:gae20f8d61a4a63bce76bc4519d6550cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">I2C_CR1_STOPIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">I2C_CR1_STOPIE_Msk</a></td></tr>
<tr class="separator:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0630dea37366c87269b46e58b7a32b"><td class="memItemLeft" align="right" valign="top"><a id="ga4c0630dea37366c87269b46e58b7a32b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_TCIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4c0630dea37366c87269b46e58b7a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf6fa01b4238634c18595d6dbf6177b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">I2C_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_TCIE_Pos)</td></tr>
<tr class="separator:gafcf6fa01b4238634c18595d6dbf6177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">I2C_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">I2C_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d50d5bde73807289d1e0995cf78fd5d"><td class="memItemLeft" align="right" valign="top"><a id="ga3d50d5bde73807289d1e0995cf78fd5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ERRIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3d50d5bde73807289d1e0995cf78fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5277a34e4795e0fd26a6f4dbbc82fd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">I2C_CR1_ERRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ERRIE_Pos)</td></tr>
<tr class="separator:ga5277a34e4795e0fd26a6f4dbbc82fd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e971012a02f9dad47a1629c6f5d956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">I2C_CR1_ERRIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">I2C_CR1_ERRIE_Msk</a></td></tr>
<tr class="separator:ga75e971012a02f9dad47a1629c6f5d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e1d618bee79c5c11437517409ce1ab"><td class="memItemLeft" align="right" valign="top"><a id="gad6e1d618bee79c5c11437517409ce1ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_DNF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad6e1d618bee79c5c11437517409ce1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ad5fe07f4d728e9cdaec0a1fa83933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">I2C_CR1_DNF_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; I2C_CR1_DNF_Pos)</td></tr>
<tr class="separator:gae9ad5fe07f4d728e9cdaec0a1fa83933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ee714428013b4a48aba608f6922bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">I2C_CR1_DNF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">I2C_CR1_DNF_Msk</a></td></tr>
<tr class="separator:gae2ee714428013b4a48aba608f6922bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ac4fd3b4e54f94b3060b72df13b168"><td class="memItemLeft" align="right" valign="top"><a id="ga05ac4fd3b4e54f94b3060b72df13b168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ANFOFF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga05ac4fd3b4e54f94b3060b72df13b168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3920a53ac328fa582e56a3a77dda7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">I2C_CR1_ANFOFF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ANFOFF_Pos)</td></tr>
<tr class="separator:ga3920a53ac328fa582e56a3a77dda7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">I2C_CR1_ANFOFF_Msk</a></td></tr>
<tr class="separator:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top"><a id="ga5f26e1407449ae64fade6b92a5e85bc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_SWRST_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SWRST_Pos)</td></tr>
<tr class="separator:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98f66350195b4d9e12028a92418d0bf"><td class="memItemLeft" align="right" valign="top"><a id="gae98f66350195b4d9e12028a92418d0bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_TXDMAEN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae98f66350195b4d9e12028a92418d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5685668ebdd7ef4999ce1bf57f71ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">I2C_CR1_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_TXDMAEN_Pos)</td></tr>
<tr class="separator:ga0a5685668ebdd7ef4999ce1bf57f71ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da363db8ccde4108cf707cf86170650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">I2C_CR1_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">I2C_CR1_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga1da363db8ccde4108cf707cf86170650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104ff6658fd793e162a156b2517c2181"><td class="memItemLeft" align="right" valign="top"><a id="ga104ff6658fd793e162a156b2517c2181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_RXDMAEN_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga104ff6658fd793e162a156b2517c2181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c8825e168710277ef0edfc6714e6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">I2C_CR1_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_RXDMAEN_Pos)</td></tr>
<tr class="separator:ga51c8825e168710277ef0edfc6714e6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a60efaeebfb879bec280f46beb30ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">I2C_CR1_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">I2C_CR1_RXDMAEN_Msk</a></td></tr>
<tr class="separator:ga85a60efaeebfb879bec280f46beb30ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d1ada16ff415341e018fcb28ae3a5f"><td class="memItemLeft" align="right" valign="top"><a id="gaf5d1ada16ff415341e018fcb28ae3a5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_SBC_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5d1ada16ff415341e018fcb28ae3a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723f40fbd78cf1a30f21a5fe6ec09ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">I2C_CR1_SBC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SBC_Pos)</td></tr>
<tr class="separator:ga723f40fbd78cf1a30f21a5fe6ec09ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973b09b232a3f758409353fd6ed765a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">I2C_CR1_SBC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">I2C_CR1_SBC_Msk</a></td></tr>
<tr class="separator:ga973b09b232a3f758409353fd6ed765a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top"><a id="ga57955bf36ff5f4cd6a753e01817bf3b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_NOSTRETCH_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab724dbc59e49c500bf7ae1d5aae10e2a"><td class="memItemLeft" align="right" valign="top"><a id="gab724dbc59e49c500bf7ae1d5aae10e2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_GCEN_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab724dbc59e49c500bf7ae1d5aae10e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722b2ce13c7159d6786a7bd62dc80162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">I2C_CR1_GCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_GCEN_Pos)</td></tr>
<tr class="separator:ga722b2ce13c7159d6786a7bd62dc80162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28d4f433e501e727c91097dccc4616c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">I2C_CR1_GCEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">I2C_CR1_GCEN_Msk</a></td></tr>
<tr class="separator:gac28d4f433e501e727c91097dccc4616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c36c967ddfe1c5e9b0adfa943703eab"><td class="memItemLeft" align="right" valign="top"><a id="ga6c36c967ddfe1c5e9b0adfa943703eab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_SMBHEN_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6c36c967ddfe1c5e9b0adfa943703eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfb79fbb8e0020837f662dda4b4af9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">I2C_CR1_SMBHEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SMBHEN_Pos)</td></tr>
<tr class="separator:gafdfb79fbb8e0020837f662dda4b4af9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">I2C_CR1_SMBHEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">I2C_CR1_SMBHEN_Msk</a></td></tr>
<tr class="separator:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a423076644a3c84a2850d3e1c8bb9"><td class="memItemLeft" align="right" valign="top"><a id="gaed5a423076644a3c84a2850d3e1c8bb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_SMBDEN_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaed5a423076644a3c84a2850d3e1c8bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2231d597fb92b16cfe08f4b3d3b4abbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">I2C_CR1_SMBDEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SMBDEN_Pos)</td></tr>
<tr class="separator:ga2231d597fb92b16cfe08f4b3d3b4abbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656e66b079528ed6d5c282010e51a263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">I2C_CR1_SMBDEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">I2C_CR1_SMBDEN_Msk</a></td></tr>
<tr class="separator:ga656e66b079528ed6d5c282010e51a263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ac4b2a3abdba26286c5a097d25055d"><td class="memItemLeft" align="right" valign="top"><a id="gaf9ac4b2a3abdba26286c5a097d25055d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ALERTEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf9ac4b2a3abdba26286c5a097d25055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eef9b3f7abfe45a6bce7c952710b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">I2C_CR1_ALERTEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ALERTEN_Pos)</td></tr>
<tr class="separator:gab1eef9b3f7abfe45a6bce7c952710b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">I2C_CR1_ALERTEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">I2C_CR1_ALERTEN_Msk</a></td></tr>
<tr class="separator:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dc1b71239d8c29a557adcbe01e9d8a"><td class="memItemLeft" align="right" valign="top"><a id="ga51dc1b71239d8c29a557adcbe01e9d8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_PECEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga51dc1b71239d8c29a557adcbe01e9d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc632e3f7c22f90dcea5882d164c6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">I2C_CR1_PECEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_PECEN_Pos)</td></tr>
<tr class="separator:gaecc632e3f7c22f90dcea5882d164c6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393649f17391feae45fa0db955b3fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">I2C_CR1_PECEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">I2C_CR1_PECEN_Msk</a></td></tr>
<tr class="separator:ga393649f17391feae45fa0db955b3fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345042d0c459945eeb995572d09d7eb8"><td class="memItemLeft" align="right" valign="top"><a id="ga345042d0c459945eeb995572d09d7eb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_SADD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga345042d0c459945eeb995572d09d7eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570a7f74b23dcac9760701dd2c6c186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">I2C_CR2_SADD_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; I2C_CR2_SADD_Pos)</td></tr>
<tr class="separator:gac570a7f74b23dcac9760701dd2c6c186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">I2C_CR2_SADD_Msk</a></td></tr>
<tr class="separator:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163b3a97f88712d6315c82a9bf90bb9a"><td class="memItemLeft" align="right" valign="top"><a id="ga163b3a97f88712d6315c82a9bf90bb9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_RD_WRN_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga163b3a97f88712d6315c82a9bf90bb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888e78b43e53510c2fc404f752a64a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">I2C_CR2_RD_WRN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_RD_WRN_Pos)</td></tr>
<tr class="separator:ga888e78b43e53510c2fc404f752a64a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268ec714bbe4a75ea098c0e230a87697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">I2C_CR2_RD_WRN_Msk</a></td></tr>
<tr class="separator:ga268ec714bbe4a75ea098c0e230a87697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6727029dc8d7d75240f89ad9b6f20efa"><td class="memItemLeft" align="right" valign="top"><a id="ga6727029dc8d7d75240f89ad9b6f20efa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_ADD10_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6727029dc8d7d75240f89ad9b6f20efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a2dc032b0850b2f5d874d39101af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">I2C_CR2_ADD10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_ADD10_Pos)</td></tr>
<tr class="separator:ga91a2dc032b0850b2f5d874d39101af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">I2C_CR2_ADD10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">I2C_CR2_ADD10_Msk</a></td></tr>
<tr class="separator:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fa6bb2f4f0e8abdec315854b82fadf"><td class="memItemLeft" align="right" valign="top"><a id="ga62fa6bb2f4f0e8abdec315854b82fadf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_HEAD10R_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga62fa6bb2f4f0e8abdec315854b82fadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804de50ff64b0bcc02f40424acfbc7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">I2C_CR2_HEAD10R_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_HEAD10R_Pos)</td></tr>
<tr class="separator:ga804de50ff64b0bcc02f40424acfbc7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">I2C_CR2_HEAD10R</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">I2C_CR2_HEAD10R_Msk</a></td></tr>
<tr class="separator:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2275a40bdbf9fb2d79479145dac82b40"><td class="memItemLeft" align="right" valign="top"><a id="ga2275a40bdbf9fb2d79479145dac82b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_START_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2275a40bdbf9fb2d79479145dac82b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb5a879e6d2e8db18a279790a9fbeb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">I2C_CR2_START_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_START_Pos)</td></tr>
<tr class="separator:ga2bb5a879e6d2e8db18a279790a9fbeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">I2C_CR2_START_Msk</a></td></tr>
<tr class="separator:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281936f6a82953273129d4b49c3fa18b"><td class="memItemLeft" align="right" valign="top"><a id="ga281936f6a82953273129d4b49c3fa18b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_STOP_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga281936f6a82953273129d4b49c3fa18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae72d8a7ce76085731146d329fe42be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">I2C_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_STOP_Pos)</td></tr>
<tr class="separator:gaeae72d8a7ce76085731146d329fe42be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">I2C_CR2_STOP_Msk</a></td></tr>
<tr class="separator:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa111bdbf7119c6016d079f11e056e2b3"><td class="memItemLeft" align="right" valign="top"><a id="gaa111bdbf7119c6016d079f11e056e2b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_NACK_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa111bdbf7119c6016d079f11e056e2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1c42b5631b8c6f79d7c8ae849867f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">I2C_CR2_NACK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_NACK_Pos)</td></tr>
<tr class="separator:gace1c42b5631b8c6f79d7c8ae849867f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">I2C_CR2_NACK_Msk</a></td></tr>
<tr class="separator:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543bf3506a45a9d3bd2f07a7381a27d0"><td class="memItemLeft" align="right" valign="top"><a id="ga543bf3506a45a9d3bd2f07a7381a27d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_NBYTES_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga543bf3506a45a9d3bd2f07a7381a27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0444674df6d55acb07278798e4eafafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">I2C_CR2_NBYTES_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_CR2_NBYTES_Pos)</td></tr>
<tr class="separator:ga0444674df6d55acb07278798e4eafafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">I2C_CR2_NBYTES_Msk</a></td></tr>
<tr class="separator:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d609383e8211f61b5156c96fc893fde"><td class="memItemLeft" align="right" valign="top"><a id="ga4d609383e8211f61b5156c96fc893fde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_RELOAD_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga4d609383e8211f61b5156c96fc893fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5a2344e989bacd2dad6f54ff85d3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">I2C_CR2_RELOAD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_RELOAD_Pos)</td></tr>
<tr class="separator:ga6d5a2344e989bacd2dad6f54ff85d3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a796045451013c964ef8b12ca6c9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">I2C_CR2_RELOAD_Msk</a></td></tr>
<tr class="separator:ga21a796045451013c964ef8b12ca6c9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a52e70fef6b2511cf4abf851f3de35"><td class="memItemLeft" align="right" valign="top"><a id="ga40a52e70fef6b2511cf4abf851f3de35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_AUTOEND_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga40a52e70fef6b2511cf4abf851f3de35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79097be4d77200f9e41e345a03e88c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">I2C_CR2_AUTOEND_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_AUTOEND_Pos)</td></tr>
<tr class="separator:ga79097be4d77200f9e41e345a03e88c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf789c74e217ec8967bcabc156a6c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">I2C_CR2_AUTOEND_Msk</a></td></tr>
<tr class="separator:gabcf789c74e217ec8967bcabc156a6c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64def9753ec76fce7f32c36cff0fc8a"><td class="memItemLeft" align="right" valign="top"><a id="gae64def9753ec76fce7f32c36cff0fc8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_PECBYTE_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gae64def9753ec76fce7f32c36cff0fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67940fdd66f6396cf117e6e907835fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">I2C_CR2_PECBYTE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_PECBYTE_Pos)</td></tr>
<tr class="separator:ga67940fdd66f6396cf117e6e907835fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">I2C_CR2_PECBYTE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">I2C_CR2_PECBYTE_Msk</a></td></tr>
<tr class="separator:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f23a5d38cdfb657316843f2eb593779"><td class="memItemLeft" align="right" valign="top"><a id="ga3f23a5d38cdfb657316843f2eb593779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_OA1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3f23a5d38cdfb657316843f2eb593779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433069f5a49655c045eb78c962907731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">I2C_OAR1_OA1_Msk</a>&#160;&#160;&#160;(0x3FFU &lt;&lt; I2C_OAR1_OA1_Pos)</td></tr>
<tr class="separator:ga433069f5a49655c045eb78c962907731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb954a9a0e3e3898574643b6d725a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">I2C_OAR1_OA1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">I2C_OAR1_OA1_Msk</a></td></tr>
<tr class="separator:gabb954a9a0e3e3898574643b6d725a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fb64dd60dc481c8f08653bbb1cf0a"><td class="memItemLeft" align="right" valign="top"><a id="ga131fb64dd60dc481c8f08653bbb1cf0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_OA1MODE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga131fb64dd60dc481c8f08653bbb1cf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad6aca1744a212f78d75a300be6eb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">I2C_OAR1_OA1MODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_OA1MODE_Pos)</td></tr>
<tr class="separator:ga0ad6aca1744a212f78d75a300be6eb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd56eaa7593073d586caef6f90ef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">I2C_OAR1_OA1MODE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">I2C_OAR1_OA1MODE_Msk</a></td></tr>
<tr class="separator:ga5edd56eaa7593073d586caef6f90ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8494e091aa7d42612bd6405080b591"><td class="memItemLeft" align="right" valign="top"><a id="ga1d8494e091aa7d42612bd6405080b591"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_OA1EN_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1d8494e091aa7d42612bd6405080b591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32070b13a17e891ffc59632be181b1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">I2C_OAR1_OA1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_OA1EN_Pos)</td></tr>
<tr class="separator:ga32070b13a17e891ffc59632be181b1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">I2C_OAR1_OA1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">I2C_OAR1_OA1EN_Msk</a></td></tr>
<tr class="separator:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e2cc2537de174ba963e10465839429"><td class="memItemLeft" align="right" valign="top"><a id="ga42e2cc2537de174ba963e10465839429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga42e2cc2537de174ba963e10465839429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad9a246092670c1ae96bbefc963f01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">I2C_OAR2_OA2_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; I2C_OAR2_OA2_Pos)</td></tr>
<tr class="separator:gadad9a246092670c1ae96bbefc963f01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">I2C_OAR2_OA2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">I2C_OAR2_OA2_Msk</a></td></tr>
<tr class="separator:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174c52a1a52ea230c1df9deaaeb225a6"><td class="memItemLeft" align="right" valign="top"><a id="ga174c52a1a52ea230c1df9deaaeb225a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MSK_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga174c52a1a52ea230c1df9deaaeb225a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888d2971aecdd48acf9b556b16ce1ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">I2C_OAR2_OA2MSK_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; I2C_OAR2_OA2MSK_Pos)</td></tr>
<tr class="separator:ga888d2971aecdd48acf9b556b16ce1ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">I2C_OAR2_OA2MSK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">I2C_OAR2_OA2MSK_Msk</a></td></tr>
<tr class="separator:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6">I2C_OAR2_OA2NOMASK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d97d3acf2bd80942e357f3f475b014"><td class="memItemLeft" align="right" valign="top"><a id="ga57d97d3acf2bd80942e357f3f475b014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MASK01_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga57d97d3acf2bd80942e357f3f475b014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c20c37e5ff6658a6067545b343b72c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">I2C_OAR2_OA2MASK01_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2MASK01_Pos)</td></tr>
<tr class="separator:ga1c20c37e5ff6658a6067545b343b72c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900">I2C_OAR2_OA2MASK01</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">I2C_OAR2_OA2MASK01_Msk</a></td></tr>
<tr class="separator:ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b324eb77eca7f482335a4c487baea2"><td class="memItemLeft" align="right" valign="top"><a id="ga12b324eb77eca7f482335a4c487baea2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MASK02_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga12b324eb77eca7f482335a4c487baea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e81da3ec7ddc68acc12e20f2fa1da02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">I2C_OAR2_OA2MASK02_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2MASK02_Pos)</td></tr>
<tr class="separator:ga5e81da3ec7ddc68acc12e20f2fa1da02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748987767694ba4841a91d4c20384b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c">I2C_OAR2_OA2MASK02</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">I2C_OAR2_OA2MASK02_Msk</a></td></tr>
<tr class="separator:ga748987767694ba4841a91d4c20384b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376675c38ba759a190b4622f07f28ca"><td class="memItemLeft" align="right" valign="top"><a id="gaf376675c38ba759a190b4622f07f28ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MASK03_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf376675c38ba759a190b4622f07f28ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8889c8b265557307da276456ed6a4c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">I2C_OAR2_OA2MASK03_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; I2C_OAR2_OA2MASK03_Pos)</td></tr>
<tr class="separator:ga8889c8b265557307da276456ed6a4c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad175519e75a05674e5b8c7f8ef939473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473">I2C_OAR2_OA2MASK03</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">I2C_OAR2_OA2MASK03_Msk</a></td></tr>
<tr class="separator:gad175519e75a05674e5b8c7f8ef939473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710efe1da20e12551125232f7bec0692"><td class="memItemLeft" align="right" valign="top"><a id="ga710efe1da20e12551125232f7bec0692"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MASK04_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga710efe1da20e12551125232f7bec0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e239413de938965dc36e8ee3492692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">I2C_OAR2_OA2MASK04_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2MASK04_Pos)</td></tr>
<tr class="separator:gab8e239413de938965dc36e8ee3492692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc">I2C_OAR2_OA2MASK04</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">I2C_OAR2_OA2MASK04_Msk</a></td></tr>
<tr class="separator:ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7f6ac5e62c1d502500e70539bdac9e"><td class="memItemLeft" align="right" valign="top"><a id="ga6e7f6ac5e62c1d502500e70539bdac9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MASK05_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6e7f6ac5e62c1d502500e70539bdac9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a72fdac43da48d36343a253fbe11280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">I2C_OAR2_OA2MASK05_Msk</a>&#160;&#160;&#160;(0x5U &lt;&lt; I2C_OAR2_OA2MASK05_Pos)</td></tr>
<tr class="separator:ga3a72fdac43da48d36343a253fbe11280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964d46311d97ccf1ff4a8120184eed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81">I2C_OAR2_OA2MASK05</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">I2C_OAR2_OA2MASK05_Msk</a></td></tr>
<tr class="separator:ga964d46311d97ccf1ff4a8120184eed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"><td class="memItemLeft" align="right" valign="top"><a id="gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MASK06_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afb0acf5d17256de2f8255e0ec0b552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">I2C_OAR2_OA2MASK06_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; I2C_OAR2_OA2MASK06_Pos)</td></tr>
<tr class="separator:ga6afb0acf5d17256de2f8255e0ec0b552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe">I2C_OAR2_OA2MASK06</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">I2C_OAR2_OA2MASK06_Msk</a></td></tr>
<tr class="separator:gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5df2a98928a3a49e21b16e2ab38a0"><td class="memItemLeft" align="right" valign="top"><a id="ga6ec5df2a98928a3a49e21b16e2ab38a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2MASK07_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6ec5df2a98928a3a49e21b16e2ab38a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325b288eed3681b816ec41bc7ee81b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">I2C_OAR2_OA2MASK07_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; I2C_OAR2_OA2MASK07_Pos)</td></tr>
<tr class="separator:ga325b288eed3681b816ec41bc7ee81b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c">I2C_OAR2_OA2MASK07</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">I2C_OAR2_OA2MASK07_Msk</a></td></tr>
<tr class="separator:ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ad64522f818be53e2296d7935b3aa4"><td class="memItemLeft" align="right" valign="top"><a id="gaa4ad64522f818be53e2296d7935b3aa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_OA2EN_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa4ad64522f818be53e2296d7935b3aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7ff1c8d990bc5d77a0c17f02a9bbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">I2C_OAR2_OA2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2EN_Pos)</td></tr>
<tr class="separator:gaae7ff1c8d990bc5d77a0c17f02a9bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">I2C_OAR2_OA2EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">I2C_OAR2_OA2EN_Msk</a></td></tr>
<tr class="separator:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e63a7bc531a8a74283dd0db04d82f8"><td class="memItemLeft" align="right" valign="top"><a id="ga30e63a7bc531a8a74283dd0db04d82f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMINGR_SCLL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30e63a7bc531a8a74283dd0db04d82f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337cb482f7c07894d03db35697d43781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">I2C_TIMINGR_SCLL_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_TIMINGR_SCLL_Pos)</td></tr>
<tr class="separator:ga337cb482f7c07894d03db35697d43781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">I2C_TIMINGR_SCLL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">I2C_TIMINGR_SCLL_Msk</a></td></tr>
<tr class="separator:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76876f2b0ee371ae51c7edaf49b7908e"><td class="memItemLeft" align="right" valign="top"><a id="ga76876f2b0ee371ae51c7edaf49b7908e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMINGR_SCLH_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga76876f2b0ee371ae51c7edaf49b7908e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440dd2f3104fa7cfa533735907eb6142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">I2C_TIMINGR_SCLH_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_TIMINGR_SCLH_Pos)</td></tr>
<tr class="separator:ga440dd2f3104fa7cfa533735907eb6142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb185e660b02392b3faac65bae0c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">I2C_TIMINGR_SCLH</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">I2C_TIMINGR_SCLH_Msk</a></td></tr>
<tr class="separator:ga1eb185e660b02392b3faac65bae0c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb99d8fff5aaa5694f8f73dd80ca911"><td class="memItemLeft" align="right" valign="top"><a id="ga6bb99d8fff5aaa5694f8f73dd80ca911"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMINGR_SDADEL_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6bb99d8fff5aaa5694f8f73dd80ca911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab69e78bf8f76e34def168e4c1b71def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">I2C_TIMINGR_SDADEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; I2C_TIMINGR_SDADEL_Pos)</td></tr>
<tr class="separator:gaab69e78bf8f76e34def168e4c1b71def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8fd2508d3b30a732c759443b306e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">I2C_TIMINGR_SDADEL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">I2C_TIMINGR_SDADEL_Msk</a></td></tr>
<tr class="separator:ga40f8fd2508d3b30a732c759443b306e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161f0eb0b81cabc49a410634c104269e"><td class="memItemLeft" align="right" valign="top"><a id="ga161f0eb0b81cabc49a410634c104269e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMINGR_SCLDEL_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga161f0eb0b81cabc49a410634c104269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334b13015d3ebe937fb3ce2653822cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">I2C_TIMINGR_SCLDEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)</td></tr>
<tr class="separator:ga334b13015d3ebe937fb3ce2653822cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">I2C_TIMINGR_SCLDEL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">I2C_TIMINGR_SCLDEL_Msk</a></td></tr>
<tr class="separator:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1331841a70ef826b762e9d96df38703b"><td class="memItemLeft" align="right" valign="top"><a id="ga1331841a70ef826b762e9d96df38703b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMINGR_PRESC_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1331841a70ef826b762e9d96df38703b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9498f600a8b201946de0d623a82889ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">I2C_TIMINGR_PRESC_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; I2C_TIMINGR_PRESC_Pos)</td></tr>
<tr class="separator:ga9498f600a8b201946de0d623a82889ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cfdc434959893555b392e7f07bfff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">I2C_TIMINGR_PRESC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">I2C_TIMINGR_PRESC_Msk</a></td></tr>
<tr class="separator:gae5cfdc434959893555b392e7f07bfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8106d20526ae7331a81e6f55befd4b"><td class="memItemLeft" align="right" valign="top"><a id="ga8b8106d20526ae7331a81e6f55befd4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMEOUTR_TIMEOUTA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8b8106d20526ae7331a81e6f55befd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf1112407680a49bc19e6affce30075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">I2C_TIMEOUTR_TIMEOUTA_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)</td></tr>
<tr class="separator:gaabf1112407680a49bc19e6affce30075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a924e7fc2b71c82158224870f9d453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">I2C_TIMEOUTR_TIMEOUTA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">I2C_TIMEOUTR_TIMEOUTA_Msk</a></td></tr>
<tr class="separator:gac5a924e7fc2b71c82158224870f9d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ce8be1057bbab05b36f95f9f1f3e93"><td class="memItemLeft" align="right" valign="top"><a id="gaa4ce8be1057bbab05b36f95f9f1f3e93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMEOUTR_TIDLE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa4ce8be1057bbab05b36f95f9f1f3e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441e50a4709ed78105f9b92f14dc8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">I2C_TIMEOUTR_TIDLE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)</td></tr>
<tr class="separator:ga5441e50a4709ed78105f9b92f14dc8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">I2C_TIMEOUTR_TIDLE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">I2C_TIMEOUTR_TIDLE_Msk</a></td></tr>
<tr class="separator:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff5f73dc497548fc6d1f007a092e2a7"><td class="memItemLeft" align="right" valign="top"><a id="ga2ff5f73dc497548fc6d1f007a092e2a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMEOUTR_TIMOUTEN_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2ff5f73dc497548fc6d1f007a092e2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad818dcc77fb5558c7fb19394a60f4cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">I2C_TIMEOUTR_TIMOUTEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)</td></tr>
<tr class="separator:gad818dcc77fb5558c7fb19394a60f4cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">I2C_TIMEOUTR_TIMOUTEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">I2C_TIMEOUTR_TIMOUTEN_Msk</a></td></tr>
<tr class="separator:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7f58db7b232337697e4eb77a6c3506"><td class="memItemLeft" align="right" valign="top"><a id="ga2b7f58db7b232337697e4eb77a6c3506"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMEOUTR_TIMEOUTB_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2b7f58db7b232337697e4eb77a6c3506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3926da5e1d7036d1ccfe74fc6c0deda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">I2C_TIMEOUTR_TIMEOUTB_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)</td></tr>
<tr class="separator:ga3926da5e1d7036d1ccfe74fc6c0deda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">I2C_TIMEOUTR_TIMEOUTB</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">I2C_TIMEOUTR_TIMEOUTB_Msk</a></td></tr>
<tr class="separator:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfb74e08645d90f4cd0a9794443ab6d"><td class="memItemLeft" align="right" valign="top"><a id="gafcfb74e08645d90f4cd0a9794443ab6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TIMEOUTR_TEXTEN_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gafcfb74e08645d90f4cd0a9794443ab6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63981e2bce46e074377f1e6dc1c3ed11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">I2C_TIMEOUTR_TEXTEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)</td></tr>
<tr class="separator:ga63981e2bce46e074377f1e6dc1c3ed11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">I2C_TIMEOUTR_TEXTEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">I2C_TIMEOUTR_TEXTEN_Msk</a></td></tr>
<tr class="separator:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0009385c4ff0c3e9959b870b9e7ace8"><td class="memItemLeft" align="right" valign="top"><a id="gae0009385c4ff0c3e9959b870b9e7ace8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_TXE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae0009385c4ff0c3e9959b870b9e7ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200f703a0cb3222638e0fb26e2231437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">I2C_ISR_TXE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TXE_Pos)</td></tr>
<tr class="separator:ga200f703a0cb3222638e0fb26e2231437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfec198395c0f88454a86bacff60351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">I2C_ISR_TXE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">I2C_ISR_TXE_Msk</a></td></tr>
<tr class="separator:ga1dfec198395c0f88454a86bacff60351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d68fcf5699e9efac110d08866c1c05"><td class="memItemLeft" align="right" valign="top"><a id="ga69d68fcf5699e9efac110d08866c1c05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_TXIS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga69d68fcf5699e9efac110d08866c1c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b22ba845eabc2297b102913c3d3464b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">I2C_ISR_TXIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TXIS_Pos)</td></tr>
<tr class="separator:ga1b22ba845eabc2297b102913c3d3464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848ab3d120a27401203329941c9dcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">I2C_ISR_TXIS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">I2C_ISR_TXIS_Msk</a></td></tr>
<tr class="separator:gaa848ab3d120a27401203329941c9dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0670926d93f117848dd6d0ba0305b3"><td class="memItemLeft" align="right" valign="top"><a id="gaea0670926d93f117848dd6d0ba0305b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_RXNE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaea0670926d93f117848dd6d0ba0305b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7580ea50d005aad1d3e45885c95b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">I2C_ISR_RXNE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_RXNE_Pos)</td></tr>
<tr class="separator:ga2a7580ea50d005aad1d3e45885c95b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">I2C_ISR_RXNE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">I2C_ISR_RXNE_Msk</a></td></tr>
<tr class="separator:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70d48ac9eb5511d487beea822c90ff0"><td class="memItemLeft" align="right" valign="top"><a id="gaa70d48ac9eb5511d487beea822c90ff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_ADDR_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa70d48ac9eb5511d487beea822c90ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639aa794461805d956aecf4b0c27cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">I2C_ISR_ADDR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_ADDR_Pos)</td></tr>
<tr class="separator:ga639aa794461805d956aecf4b0c27cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">I2C_ISR_ADDR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">I2C_ISR_ADDR_Msk</a></td></tr>
<tr class="separator:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2cb2a1182484457c4f36df7689fa2d"><td class="memItemLeft" align="right" valign="top"><a id="gaca2cb2a1182484457c4f36df7689fa2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_NACKF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaca2cb2a1182484457c4f36df7689fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc140d2c72cc4fb51213b7978a92ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">I2C_ISR_NACKF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_NACKF_Pos)</td></tr>
<tr class="separator:gaffc140d2c72cc4fb51213b7978a92ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">I2C_ISR_NACKF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">I2C_ISR_NACKF_Msk</a></td></tr>
<tr class="separator:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fecaffd6b9412766724e78b6f5636f"><td class="memItemLeft" align="right" valign="top"><a id="gac7fecaffd6b9412766724e78b6f5636f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_STOPF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac7fecaffd6b9412766724e78b6f5636f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae056a2c873f7a37de5cf3cf5b3511008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">I2C_ISR_STOPF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_STOPF_Pos)</td></tr>
<tr class="separator:gae056a2c873f7a37de5cf3cf5b3511008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dee623aba3059485449f8ce7d061b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">I2C_ISR_STOPF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">I2C_ISR_STOPF_Msk</a></td></tr>
<tr class="separator:ga24dee623aba3059485449f8ce7d061b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbc14227b3e6166444fb20b688ca88d"><td class="memItemLeft" align="right" valign="top"><a id="ga5dbc14227b3e6166444fb20b688ca88d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_TC_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5dbc14227b3e6166444fb20b688ca88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33477482cff1fa98dad6c661defabfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">I2C_ISR_TC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TC_Pos)</td></tr>
<tr class="separator:gac33477482cff1fa98dad6c661defabfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47bed557caa744aa763e1a8d0eba04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">I2C_ISR_TC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">I2C_ISR_TC_Msk</a></td></tr>
<tr class="separator:gac47bed557caa744aa763e1a8d0eba04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449c7f963e50ef2197ba6b4368d1ce5f"><td class="memItemLeft" align="right" valign="top"><a id="ga449c7f963e50ef2197ba6b4368d1ce5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_TCR_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga449c7f963e50ef2197ba6b4368d1ce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab60e5624b0054143bb7a5ee15b2af74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">I2C_ISR_TCR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TCR_Pos)</td></tr>
<tr class="separator:gaab60e5624b0054143bb7a5ee15b2af74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">I2C_ISR_TCR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">I2C_ISR_TCR_Msk</a></td></tr>
<tr class="separator:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a6bc21622903130514a30c1d379491"><td class="memItemLeft" align="right" valign="top"><a id="gae0a6bc21622903130514a30c1d379491"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_BERR_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae0a6bc21622903130514a30c1d379491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf830061f7f1df62bfbc9fb335a12e431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">I2C_ISR_BERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_BERR_Pos)</td></tr>
<tr class="separator:gaf830061f7f1df62bfbc9fb335a12e431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">I2C_ISR_BERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">I2C_ISR_BERR_Msk</a></td></tr>
<tr class="separator:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265ab05a2e4da2a90a67c45951d5bcf5"><td class="memItemLeft" align="right" valign="top"><a id="ga265ab05a2e4da2a90a67c45951d5bcf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_ARLO_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga265ab05a2e4da2a90a67c45951d5bcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cc08e323b46817fb4a7a0ef69df228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">I2C_ISR_ARLO_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_ARLO_Pos)</td></tr>
<tr class="separator:ga23cc08e323b46817fb4a7a0ef69df228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae33fec99aa351621ba6b483fbead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">I2C_ISR_ARLO</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">I2C_ISR_ARLO_Msk</a></td></tr>
<tr class="separator:ga54ae33fec99aa351621ba6b483fbead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee97d76c661455b9abbe4e722d9659e"><td class="memItemLeft" align="right" valign="top"><a id="gadee97d76c661455b9abbe4e722d9659e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_OVR_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadee97d76c661455b9abbe4e722d9659e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3474223f53eb71f3972d4b31f2d09c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">I2C_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_OVR_Pos)</td></tr>
<tr class="separator:ga3474223f53eb71f3972d4b31f2d09c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5976110d93d2f36f50c4c6467510914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">I2C_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">I2C_ISR_OVR_Msk</a></td></tr>
<tr class="separator:gaf5976110d93d2f36f50c4c6467510914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf07263f18f4aa830949c0c08ec8d79"><td class="memItemLeft" align="right" valign="top"><a id="gafcf07263f18f4aa830949c0c08ec8d79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_PECERR_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafcf07263f18f4aa830949c0c08ec8d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100908b460fd51993e0f32508956f8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">I2C_ISR_PECERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_PECERR_Pos)</td></tr>
<tr class="separator:ga100908b460fd51993e0f32508956f8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">I2C_ISR_PECERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">I2C_ISR_PECERR_Msk</a></td></tr>
<tr class="separator:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d9983842806eee20110d73be4c9671"><td class="memItemLeft" align="right" valign="top"><a id="ga52d9983842806eee20110d73be4c9671"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_TIMEOUT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga52d9983842806eee20110d73be4c9671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f50e2e0e37bc9b0f66dae74af8d156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">I2C_ISR_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TIMEOUT_Pos)</td></tr>
<tr class="separator:ga39f50e2e0e37bc9b0f66dae74af8d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">I2C_ISR_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">I2C_ISR_TIMEOUT_Msk</a></td></tr>
<tr class="separator:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2a6c5a1a734ffd4721225862ce4216"><td class="memItemLeft" align="right" valign="top"><a id="ga5a2a6c5a1a734ffd4721225862ce4216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_ALERT_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5a2a6c5a1a734ffd4721225862ce4216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c82b2d49a3def61e4d803e7f843c983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">I2C_ISR_ALERT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_ALERT_Pos)</td></tr>
<tr class="separator:ga8c82b2d49a3def61e4d803e7f843c983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6c779bca999450c595fc797a1fdeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">I2C_ISR_ALERT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">I2C_ISR_ALERT_Msk</a></td></tr>
<tr class="separator:ga4c6c779bca999450c595fc797a1fdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985490b4fc13a6741e2a56f4cb0a8dc6"><td class="memItemLeft" align="right" valign="top"><a id="ga985490b4fc13a6741e2a56f4cb0a8dc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_BUSY_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga985490b4fc13a6741e2a56f4cb0a8dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae605cd91e7fd4031ad5d278a25640faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">I2C_ISR_BUSY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_BUSY_Pos)</td></tr>
<tr class="separator:gae605cd91e7fd4031ad5d278a25640faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">I2C_ISR_BUSY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">I2C_ISR_BUSY_Msk</a></td></tr>
<tr class="separator:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993072971fbd0407698aca55c6d22ad7"><td class="memItemLeft" align="right" valign="top"><a id="ga993072971fbd0407698aca55c6d22ad7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_DIR_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga993072971fbd0407698aca55c6d22ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8c49318377d92649db2e6ad7533f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">I2C_ISR_DIR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_DIR_Pos)</td></tr>
<tr class="separator:gaab8c49318377d92649db2e6ad7533f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4890d7deb94106f946b28a7309e22aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">I2C_ISR_DIR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">I2C_ISR_DIR_Msk</a></td></tr>
<tr class="separator:gaa4890d7deb94106f946b28a7309e22aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276e6692440e4c8afeafc013e56fa2bb"><td class="memItemLeft" align="right" valign="top"><a id="ga276e6692440e4c8afeafc013e56fa2bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ISR_ADDCODE_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga276e6692440e4c8afeafc013e56fa2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d5d5222eadb800dee912f148218ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">I2C_ISR_ADDCODE_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; I2C_ISR_ADDCODE_Pos)</td></tr>
<tr class="separator:ga25d5d5222eadb800dee912f148218ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a7e2c1d8777251352f51197e4c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">I2C_ISR_ADDCODE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">I2C_ISR_ADDCODE_Msk</a></td></tr>
<tr class="separator:ga9050a7e2c1d8777251352f51197e4c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab129239058f702e7f5d09e908818fce2"><td class="memItemLeft" align="right" valign="top"><a id="gab129239058f702e7f5d09e908818fce2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_ADDRCF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab129239058f702e7f5d09e908818fce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2228bb1e8125c1d6736b2f38869fa70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">I2C_ICR_ADDRCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_ADDRCF_Pos)</td></tr>
<tr class="separator:ga2228bb1e8125c1d6736b2f38869fa70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46e27edee02106eec30ede46a143e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">I2C_ICR_ADDRCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">I2C_ICR_ADDRCF_Msk</a></td></tr>
<tr class="separator:gac46e27edee02106eec30ede46a143e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee92451db537602ee8e474003979350c"><td class="memItemLeft" align="right" valign="top"><a id="gaee92451db537602ee8e474003979350c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_NACKCF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaee92451db537602ee8e474003979350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c315466a15d1b66f3441a3ea9fe495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">I2C_ICR_NACKCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_NACKCF_Pos)</td></tr>
<tr class="separator:ga18c315466a15d1b66f3441a3ea9fe495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68515e7c5c0796da616c92943a17472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">I2C_ICR_NACKCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">I2C_ICR_NACKCF_Msk</a></td></tr>
<tr class="separator:gab68515e7c5c0796da616c92943a17472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a4a9e565f4cfdfd2e493f2077b4e1"><td class="memItemLeft" align="right" valign="top"><a id="ga843a4a9e565f4cfdfd2e493f2077b4e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_STOPCF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga843a4a9e565f4cfdfd2e493f2077b4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4b6846e49f463291cfcf9ac155cd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">I2C_ICR_STOPCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_STOPCF_Pos)</td></tr>
<tr class="separator:ga5c4b6846e49f463291cfcf9ac155cd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">I2C_ICR_STOPCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">I2C_ICR_STOPCF_Msk</a></td></tr>
<tr class="separator:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0852a41941609bf61e426d49e0918e5b"><td class="memItemLeft" align="right" valign="top"><a id="ga0852a41941609bf61e426d49e0918e5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_BERRCF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0852a41941609bf61e426d49e0918e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5dac5bc1f009630f97d82ad1c560be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">I2C_ICR_BERRCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_BERRCF_Pos)</td></tr>
<tr class="separator:ga7f5dac5bc1f009630f97d82ad1c560be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a64f0841ce0f5d234a72b968705c416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">I2C_ICR_BERRCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">I2C_ICR_BERRCF_Msk</a></td></tr>
<tr class="separator:ga9a64f0841ce0f5d234a72b968705c416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118063279b7e54a6842bf411c15019a4"><td class="memItemLeft" align="right" valign="top"><a id="ga118063279b7e54a6842bf411c15019a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_ARLOCF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga118063279b7e54a6842bf411c15019a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea0d3266ec25c49575c9c7d9fd73a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">I2C_ICR_ARLOCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_ARLOCF_Pos)</td></tr>
<tr class="separator:gacea0d3266ec25c49575c9c7d9fd73a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8765152bfd75d343a06e3b696805d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">I2C_ICR_ARLOCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">I2C_ICR_ARLOCF_Msk</a></td></tr>
<tr class="separator:ga1bc8765152bfd75d343a06e3b696805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"><td class="memItemLeft" align="right" valign="top"><a id="gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_OVRCF_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490809ffa8771896ad7d0c9e21adcafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">I2C_ICR_OVRCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_OVRCF_Pos)</td></tr>
<tr class="separator:ga490809ffa8771896ad7d0c9e21adcafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">I2C_ICR_OVRCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">I2C_ICR_OVRCF_Msk</a></td></tr>
<tr class="separator:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa003c1a5e54eb65f3e95c8337657f8fb"><td class="memItemLeft" align="right" valign="top"><a id="gaa003c1a5e54eb65f3e95c8337657f8fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_PECCF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa003c1a5e54eb65f3e95c8337657f8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c24f10cbf7d0019917000a7b0d5f734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">I2C_ICR_PECCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_PECCF_Pos)</td></tr>
<tr class="separator:ga4c24f10cbf7d0019917000a7b0d5f734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">I2C_ICR_PECCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">I2C_ICR_PECCF_Msk</a></td></tr>
<tr class="separator:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6838048cdfcde822e12ab95b17396c3"><td class="memItemLeft" align="right" valign="top"><a id="gaf6838048cdfcde822e12ab95b17396c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_TIMOUTCF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf6838048cdfcde822e12ab95b17396c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e5f2779e858742cc33f1207db53b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">I2C_ICR_TIMOUTCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_TIMOUTCF_Pos)</td></tr>
<tr class="separator:ga66e5f2779e858742cc33f1207db53b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a76993c176007a7353a33b53e7d3136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">I2C_ICR_TIMOUTCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">I2C_ICR_TIMOUTCF_Msk</a></td></tr>
<tr class="separator:ga9a76993c176007a7353a33b53e7d3136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fc03c41ac87ab9194dcbc24a9a0cc6"><td class="memItemLeft" align="right" valign="top"><a id="gae8fc03c41ac87ab9194dcbc24a9a0cc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_ICR_ALERTCF_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae8fc03c41ac87ab9194dcbc24a9a0cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ba190037b7c242e6926aa8e83089b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">I2C_ICR_ALERTCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_ALERTCF_Pos)</td></tr>
<tr class="separator:ga06ba190037b7c242e6926aa8e83089b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">I2C_ICR_ALERTCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">I2C_ICR_ALERTCF_Msk</a></td></tr>
<tr class="separator:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5158d6e1bd0cd0436d01bacda80c52eb"><td class="memItemLeft" align="right" valign="top"><a id="ga5158d6e1bd0cd0436d01bacda80c52eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_PECR_PEC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5158d6e1bd0cd0436d01bacda80c52eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32ce2bbae8ceb809ade48d0ef4ce65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">I2C_PECR_PEC_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_PECR_PEC_Pos)</td></tr>
<tr class="separator:gad32ce2bbae8ceb809ade48d0ef4ce65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30a300f7bcd680b82263f4059f67a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">I2C_PECR_PEC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">I2C_PECR_PEC_Msk</a></td></tr>
<tr class="separator:gac30a300f7bcd680b82263f4059f67a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea8788580dee5f72df6ced4f43314a"><td class="memItemLeft" align="right" valign="top"><a id="ga2fea8788580dee5f72df6ced4f43314a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_RXDR_RXDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2fea8788580dee5f72df6ced4f43314a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57fdfd02860115ec16fa83d1ab67d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">I2C_RXDR_RXDATA_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_RXDR_RXDATA_Pos)</td></tr>
<tr class="separator:gac57fdfd02860115ec16fa83d1ab67d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a8527f0da080debfb9cb25c02deaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">I2C_RXDR_RXDATA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">I2C_RXDR_RXDATA_Msk</a></td></tr>
<tr class="separator:ga54a8527f0da080debfb9cb25c02deaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77ec5257c4f0f54f2836ca6bcfd0943"><td class="memItemLeft" align="right" valign="top"><a id="gab77ec5257c4f0f54f2836ca6bcfd0943"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TXDR_TXDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab77ec5257c4f0f54f2836ca6bcfd0943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73ca69eb7a9949d8f458b6dc13a87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">I2C_TXDR_TXDATA_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_TXDR_TXDATA_Pos)</td></tr>
<tr class="separator:gab73ca69eb7a9949d8f458b6dc13a87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6081e174c22df812fca8f244c0671787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">I2C_TXDR_TXDATA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">I2C_TXDR_TXDATA_Msk</a></td></tr>
<tr class="separator:ga6081e174c22df812fca8f244c0671787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d1982414442435695ce911fc91b3c"><td class="memItemLeft" align="right" valign="top"><a id="ga6a5d1982414442435695ce911fc91b3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_KR_KEY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6a5d1982414442435695ce911fc91b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)</td></tr>
<tr class="separator:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memItemLeft" align="right" valign="top"><a id="ga25d9c482d27bbc46b08d321c79d058e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_PR_PR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57519650f213ae6a72cf9983d64b8618"><td class="memItemLeft" align="right" valign="top"><a id="ga57519650f213ae6a72cf9983d64b8618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_RLR_RL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57519650f213ae6a72cf9983d64b8618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)</td></tr>
<tr class="separator:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174d249dcd092b42f36a09e5e04def1"><td class="memItemLeft" align="right" valign="top"><a id="ga8174d249dcd092b42f36a09e5e04def1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_SR_PVU_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8174d249dcd092b42f36a09e5e04def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e966837f97df9cde2383682f0234a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_PVU_Pos)</td></tr>
<tr class="separator:ga7e966837f97df9cde2383682f0234a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memItemLeft" align="right" valign="top"><a id="ga4aeb9bcef7e84f6760608f5fcd052fec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_SR_RVU_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984dca55296c6bc7aef24d356909c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_RVU_Pos)</td></tr>
<tr class="separator:gab984dca55296c6bc7aef24d356909c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa2fb81a2cb62943ad2ef07503f40e"><td class="memItemLeft" align="right" valign="top"><a id="gadeaa2fb81a2cb62943ad2ef07503f40e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_SR_WVU_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadeaa2fb81a2cb62943ad2ef07503f40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360bccee5c3d7f5538ab71ec17ac2cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">IWDG_SR_WVU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_WVU_Pos)</td></tr>
<tr class="separator:ga360bccee5c3d7f5538ab71ec17ac2cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">IWDG_SR_WVU</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">IWDG_SR_WVU_Msk</a></td></tr>
<tr class="separator:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501905060a7f7c4c8a7735b679eecee8"><td class="memItemLeft" align="right" valign="top"><a id="ga501905060a7f7c4c8a7735b679eecee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_WINR_WIN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga501905060a7f7c4c8a7735b679eecee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9f5079599aefad1da9555297ae1f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">IWDG_WINR_WIN_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; IWDG_WINR_WIN_Pos)</td></tr>
<tr class="separator:ga3e9f5079599aefad1da9555297ae1f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a609548fc74e1d2214de4413081e03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">IWDG_WINR_WIN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">IWDG_WINR_WIN_Msk</a></td></tr>
<tr class="separator:ga9a609548fc74e1d2214de4413081e03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memItemLeft" align="right" valign="top"><a id="gaeff985ca572b03cb2b8fb57d72f04163"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_LPDS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_LPDS_Pos)</td></tr>
<tr class="separator:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a></td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memItemLeft" align="right" valign="top"><a id="gaf1038bf2ac726320cfe05865bda0a07e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PDDS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8e1dc6252707c24412500e6695fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_PDDS_Pos)</td></tr>
<tr class="separator:gabc8e1dc6252707c24412500e6695fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8725c4a6e67a667c4de1087c9639221f"><td class="memItemLeft" align="right" valign="top"><a id="ga8725c4a6e67a667c4de1087c9639221f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_CWUF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8725c4a6e67a667c4de1087c9639221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_CWUF_Pos)</td></tr>
<tr class="separator:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memItemLeft" align="right" valign="top"><a id="ga657c1dc4aa1d976d5cb8870ad7791a09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_CSBF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e25040e042ac06128a8cd5f858d8912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_CSBF_Pos)</td></tr>
<tr class="separator:ga8e25040e042ac06128a8cd5f858d8912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memItemLeft" align="right" valign="top"><a id="gaa3c90e817e3ccc0031b20014ef7d434e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_DBP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_DBP_Pos)</td></tr>
<tr class="separator:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memItemLeft" align="right" valign="top"><a id="gae7e519f8bd84379dc4a94dd5acaff305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_WUF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506641083e85de1202465b9be1712c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_WUF_Pos)</td></tr>
<tr class="separator:ga506641083e85de1202465b9be1712c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memItemLeft" align="right" valign="top"><a id="ga28df9eb1abdd9d2f29b3f471f9aa096f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_SBF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46cab51c4455b5ab8264684e0ca5783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_SBF_Pos)</td></tr>
<tr class="separator:gab46cab51c4455b5ab8264684e0ca5783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad000d48ade30c66daac554ab4a993c5c"><td class="memItemLeft" align="right" valign="top"><a id="gad000d48ade30c66daac554ab4a993c5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_EWUP1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad000d48ade30c66daac554ab4a993c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5a2cca97f4ab70db773d9b023bade7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)</td></tr>
<tr class="separator:gaac5a2cca97f4ab70db773d9b023bade7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a></td></tr>
<tr class="separator:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7032dac315e9188e494f50445c365db4"><td class="memItemLeft" align="right" valign="top"><a id="ga7032dac315e9188e494f50445c365db4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_EWUP2_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7032dac315e9188e494f50445c365db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6542ceecd4f7dfa8c2f885e28b89364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)</td></tr>
<tr class="separator:gae6542ceecd4f7dfa8c2f885e28b89364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3924963c0b869453e9be2b8f14c929dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a></td></tr>
<tr class="separator:ga3924963c0b869453e9be2b8f14c929dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top"><a id="ga24995a185bfa02f4ed0624e1a5921585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24995a185bfa02f4ed0624e1a5921585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSION_Pos)</td></tr>
<tr class="separator:ga21adcb31640b6407baff549c0e7d1af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top"><a id="ga77c32f27431ef9437aa34fb0f1d41da9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)</td></tr>
<tr class="separator:ga55c613573a83b8399c228dca39063947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memItemLeft" align="right" valign="top"><a id="ga1eb6ab7cdd2569af23f9688384d577bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c875ded980268c8d87803fde1d3add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:ga47c875ded980268c8d87803fde1d3add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a></td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe20245d2d971238dba9ee371a299ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:gafe20245d2d971238dba9ee371a299ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca19ae5be8263a15a6122f80820ddab"><td class="memItemLeft" align="right" valign="top"><a id="gaaca19ae5be8263a15a6122f80820ddab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaca19ae5be8263a15a6122f80820ddab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a></td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7daa7754e54d65916ddc54f37274d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:gad7daa7754e54d65916ddc54f37274d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78054087161dee567cadbb4b4b96fb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:ga78054087161dee567cadbb4b4b96fb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c4bac85beb7de5916897f88150dc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:gab0c4bac85beb7de5916897f88150dc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26eb00e1872a3754f200a3c32019e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:gaf26eb00e1872a3754f200a3c32019e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</a>&#160;&#160;&#160;(0x80U &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top"><a id="gacf45a431682229e7131fab4a9df6bb8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf45a431682229e7131fab4a9df6bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSEON_Pos)</td></tr>
<tr class="separator:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top"><a id="ga0b35f100d3353d0d73ef1f9099a70285"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSERDY_Pos)</td></tr>
<tr class="separator:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top"><a id="gac11714ac23d6cbef2f25c8b6c38e07f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)</td></tr>
<tr class="separator:gac04d2021b54bf9a1b66578c67a436b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memItemLeft" align="right" valign="top"><a id="gabf8f4f358e06d0c2b8a040474c0c75aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_CSSON_Pos)</td></tr>
<tr class="separator:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top"><a id="ga9969597c000e9ed714c2472e019f7df3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9969597c000e9ed714c2472e019f7df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_PLLON_Pos)</td></tr>
<tr class="separator:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top"><a id="gaa99ebf56183320b517b804fbc76e8ce4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)</td></tr>
<tr class="separator:ga237ae9216a3ae5c1f6833a52995413df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga06ad7777386bbf5555ef8b02939197aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top"><a id="gab79d13a977d5b0c2e132b4939663158d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab79d13a977d5b0c2e132b4939663158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top"><a id="ga2447eb7ab6388f0446e7550df8f50d90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga65804e0ce7ec3204e9a56bb848428460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;(0x00000090U)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;(0x000000A0U)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;(0x000000B0U)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;(0x000000C0U)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;(0x000000D0U)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;(0x000000E0U)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;(0x000000F0U)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1acf457bc2a337808600a972dc3bc4"><td class="memItemLeft" align="right" valign="top"><a id="gafe1acf457bc2a337808600a972dc3bc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafe1acf457bc2a337808600a972dc3bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea90553234b61ff6cb92638c953fd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e">RCC_CFGR_PPRE_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_PPRE_Pos)</td></tr>
<tr class="separator:gadea90553234b61ff6cb92638c953fd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e">RCC_CFGR_PPRE_Msk</a></td></tr>
<tr class="separator:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c209254b4d64fed532dc3b1b225cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PPRE_Pos)</td></tr>
<tr class="separator:gad4c209254b4d64fed532dc3b1b225cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739d2ec3ef025971724c56bd441a028c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">RCC_CFGR_PPRE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PPRE_Pos)</td></tr>
<tr class="separator:ga739d2ec3ef025971724c56bd441a028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd1090e3533051080ad6330c23bb1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_PPRE_Pos)</td></tr>
<tr class="separator:ga9dd1090e3533051080ad6330c23bb1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b327debdecc8d7cb1348bffa10f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449">RCC_CFGR_PPRE_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga96b327debdecc8d7cb1348bffa10f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f99e7cee54ed440ca450a304a62df1"><td class="memItemLeft" align="right" valign="top"><a id="ga42f99e7cee54ed440ca450a304a62df1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV2_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga42f99e7cee54ed440ca450a304a62df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3872385d16447d66a4a8b759e0e953ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff">RCC_CFGR_PPRE_DIV2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PPRE_DIV2_Pos)</td></tr>
<tr class="separator:ga3872385d16447d66a4a8b759e0e953ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291734798fe9cc096b93d0798562a888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff">RCC_CFGR_PPRE_DIV2_Msk</a></td></tr>
<tr class="separator:ga291734798fe9cc096b93d0798562a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d7f2fe68962f604838e362a3d218e44"><td class="memItemLeft" align="right" valign="top"><a id="ga3d7f2fe68962f604838e362a3d218e44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV4_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga3d7f2fe68962f604838e362a3d218e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef39508047dd9b28993373ea4d24e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0">RCC_CFGR_PPRE_DIV4_Msk</a>&#160;&#160;&#160;(0x5U &lt;&lt; RCC_CFGR_PPRE_DIV4_Pos)</td></tr>
<tr class="separator:gab4ef39508047dd9b28993373ea4d24e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7">RCC_CFGR_PPRE_DIV4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0">RCC_CFGR_PPRE_DIV4_Msk</a></td></tr>
<tr class="separator:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d6e0a85c817ee7a7bd7fc90aeefe6b"><td class="memItemLeft" align="right" valign="top"><a id="ga43d6e0a85c817ee7a7bd7fc90aeefe6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV8_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga43d6e0a85c817ee7a7bd7fc90aeefe6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67684736dc5c768eb8367b71eb6b7107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107">RCC_CFGR_PPRE_DIV8_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_PPRE_DIV8_Pos)</td></tr>
<tr class="separator:ga67684736dc5c768eb8367b71eb6b7107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2">RCC_CFGR_PPRE_DIV8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107">RCC_CFGR_PPRE_DIV8_Msk</a></td></tr>
<tr class="separator:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee4c5ce728b6cc023705fab5b22ec9b"><td class="memItemLeft" align="right" valign="top"><a id="gadee4c5ce728b6cc023705fab5b22ec9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV16_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadee4c5ce728b6cc023705fab5b22ec9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00a2a8c962435e71f56205816c487a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9">RCC_CFGR_PPRE_DIV16_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_PPRE_DIV16_Pos)</td></tr>
<tr class="separator:gae00a2a8c962435e71f56205816c487a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2">RCC_CFGR_PPRE_DIV16</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9">RCC_CFGR_PPRE_DIV16_Msk</a></td></tr>
<tr class="separator:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a10a256392616c89ca71aeb2b5dd41c"><td class="memItemLeft" align="right" valign="top"><a id="ga5a10a256392616c89ca71aeb2b5dd41c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_ADCPRE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5a10a256392616c89ca71aeb2b5dd41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb43af90ef56b4020935071a5d82a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td></tr>
<tr class="separator:gafcb43af90ef56b4020935071a5d82a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</a></td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memItemLeft" align="right" valign="top"><a id="ga614b938ddf23d16f9b51da1ef82175b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084925eb0aca8d042bbd80e71c73246b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_PLLSRC_Pos)</td></tr>
<tr class="separator:ga084925eb0aca8d042bbd80e71c73246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PLLSRC_Pos)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9663a4607082db6e39894950087850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850">RCC_CFGR_PLLSRC_HSI_DIV2</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gabf9663a4607082db6e39894950087850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6088620a3c2162915b628cd7a4492579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">RCC_CFGR_PLLSRC_HSE_PREDIV</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:ga6088620a3c2162915b628cd7a4492579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b89ede176fe90674f056224251369a"><td class="memItemLeft" align="right" valign="top"><a id="gaa5b89ede176fe90674f056224251369a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLXTPRE_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa5b89ede176fe90674f056224251369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d2aec39e3d96338c036054a7f8e55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLXTPRE_Pos)</td></tr>
<tr class="separator:gad5d2aec39e3d96338c036054a7f8e55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</a></td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0115b48668fc4d69d60ba6172b3973cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc">RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga0115b48668fc4d69d60ba6172b3973cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a06a450613eb60b94a5ce3b173a756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756">RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2</a>&#160;&#160;&#160;(0x00020000U)</td></tr>
<tr class="separator:gae2a06a450613eb60b94a5ce3b173a756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400a9d1084d7c4936bd75c2fe0d1aa4"><td class="memItemLeft" align="right" valign="top"><a id="ga8400a9d1084d7c4936bd75c2fe0d1aa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8400a9d1084d7c4936bd75c2fe0d1aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dbf923987ff88fcd4e823c4ff75c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">RCC_CFGR_PLLMUL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga53dbf923987ff88fcd4e823c4ff75c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">RCC_CFGR_PLLMUL_Msk</a></td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00db50b9aedde139842945837323fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga00db50b9aedde139842945837323fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5071ad49eba8116a452455050a45e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga5071ad49eba8116a452455050a45e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td></tr>
<tr class="separator:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc53e7555ec8171db162de2bdd30d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f">RCC_CFGR_PLLMUL2</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gabcc53e7555ec8171db162de2bdd30d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599cf14f159345374d91a96e645b105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:ga599cf14f159345374d91a96e645b105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="separator:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3eefd08698972d5ed05f76547ccdd93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93">RCC_CFGR_PLLMUL5</a>&#160;&#160;&#160;(0x000C0000U)</td></tr>
<tr class="separator:gac3eefd08698972d5ed05f76547ccdd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="separator:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c36310c8cbab5f934ee5766dc6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5">RCC_CFGR_PLLMUL7</a>&#160;&#160;&#160;(0x00140000U)</td></tr>
<tr class="separator:ga49c36310c8cbab5f934ee5766dc6c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a409fec792612f0583ed37fd5bffd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;(0x00180000U)</td></tr>
<tr class="separator:ga8a409fec792612f0583ed37fd5bffd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603d5a84759f97f12f9492b4c6da7918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918">RCC_CFGR_PLLMUL9</a>&#160;&#160;&#160;(0x001C0000U)</td></tr>
<tr class="separator:ga603d5a84759f97f12f9492b4c6da7918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eda495752ab6400a8610d3f71c634e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e">RCC_CFGR_PLLMUL10</a>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="separator:ga00eda495752ab6400a8610d3f71c634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f10b3a0f764c794b7986bcc476c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8">RCC_CFGR_PLLMUL11</a>&#160;&#160;&#160;(0x00240000U)</td></tr>
<tr class="separator:gae2f10b3a0f764c794b7986bcc476c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d4ff081f554fcb4278df9f259f2392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;(0x00280000U)</td></tr>
<tr class="separator:gad4d4ff081f554fcb4278df9f259f2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3e767c6d6d342f05a9dac2272ff01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c">RCC_CFGR_PLLMUL13</a>&#160;&#160;&#160;(0x002C0000U)</td></tr>
<tr class="separator:ga3a3e767c6d6d342f05a9dac2272ff01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b08f0069351ceff373bcd0e216ea96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96">RCC_CFGR_PLLMUL14</a>&#160;&#160;&#160;(0x00300000U)</td></tr>
<tr class="separator:ga51b08f0069351ceff373bcd0e216ea96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687b2c837792e8c3f276ee1d4c20b7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4">RCC_CFGR_PLLMUL15</a>&#160;&#160;&#160;(0x00340000U)</td></tr>
<tr class="separator:ga687b2c837792e8c3f276ee1d4c20b7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;(0x00380000U)</td></tr>
<tr class="separator:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e27915d55d2c06625bffe6e7b16512"><td class="memItemLeft" align="right" valign="top"><a id="ga06e27915d55d2c06625bffe6e7b16512"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga06e27915d55d2c06625bffe6e7b16512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094e2368e960d1ce0d46a76a0d4cf736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:ga094e2368e960d1ce0d46a76a0d4cf736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</a></td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad02d5012ff73e9c839b909887ffde7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:gaad02d5012ff73e9c839b909887ffde7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a53ff21eba16600568a228a7a9646a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a>&#160;&#160;&#160;(0x01000000U)</td></tr>
<tr class="separator:ga09a53ff21eba16600568a228a7a9646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;(0x02000000U)</td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;(0x03000000U)</td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;(0x05000000U)</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;(0x06000000U)</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;(0x07000000U)</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memItemLeft" align="right" valign="top"><a id="gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos)</td></tr>
<tr class="separator:ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a></td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4377674783b059ad394bffa7c435d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816">RCC_CFGR_MCOPRE_DIV32</a>&#160;&#160;&#160;(0x50000000U)</td></tr>
<tr class="separator:ga4377674783b059ad394bffa7c435d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733cee28eca0dbfb1003b741d8115a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72">RCC_CFGR_MCOPRE_DIV64</a>&#160;&#160;&#160;(0x60000000U)</td></tr>
<tr class="separator:ga733cee28eca0dbfb1003b741d8115a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">RCC_CFGR_MCOPRE_DIV128</a>&#160;&#160;&#160;(0x70000000U)</td></tr>
<tr class="separator:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690e68b53e65cdaf2a03a69ed95dee68"><td class="memItemLeft" align="right" valign="top"><a id="ga690e68b53e65cdaf2a03a69ed95dee68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLNODIV_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga690e68b53e65cdaf2a03a69ed95dee68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404e13cabec4a62877f3fcccdf7cb1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9">RCC_CFGR_PLLNODIV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLNODIV_Pos)</td></tr>
<tr class="separator:ga404e13cabec4a62877f3fcccdf7cb1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0">RCC_CFGR_PLLNODIV</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9">RCC_CFGR_PLLNODIV_Msk</a></td></tr>
<tr class="separator:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top"><a id="ga76304e842d0244575776a28f82cafcfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a></td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top"><a id="gab02d2500aaedb40c512793f8c38290a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a></td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top"><a id="ga85fcf02df023f6a18ceb6ba85478ff64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a></td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top"><a id="ga136d5fb2b22442eca6796b45dfa72d84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a></td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memItemLeft" align="right" valign="top"><a id="ga7c19cf3ed733a70e39c2762f4d2b2f3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_NOCLOCK</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a></td></tr>
<tr class="separator:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074239a59eefef7f079bfe3c96ec98db"><td class="memItemLeft" align="right" valign="top"><a id="ga074239a59eefef7f079bfe3c96ec98db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_HSI14</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a></td></tr>
<tr class="separator:ga074239a59eefef7f079bfe3c96ec98db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memItemLeft" align="right" valign="top"><a id="gaa71bd5b8c5cebbb66fdeaa20deb7b43a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_LSI</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a></td></tr>
<tr class="separator:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ce0f8baa82748e4f6f22da1756d58c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_LSE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a></td></tr>
<tr class="separator:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534d3a388ad57c61703e978f18cb54fc"><td class="memItemLeft" align="right" valign="top"><a id="ga534d3a388ad57c61703e978f18cb54fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a></td></tr>
<tr class="separator:ga534d3a388ad57c61703e978f18cb54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memItemLeft" align="right" valign="top"><a id="ga07eccf5b223ad070f5a3e92fc001d19f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_HSI</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a></td></tr>
<tr class="separator:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memItemLeft" align="right" valign="top"><a id="gaf4a859d077eb6af5cf40f7c6b3851dd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_HSE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a></td></tr>
<tr class="separator:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65442d202aed917e45ca56bf2e85809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa65442d202aed917e45ca56bf2e85809">RCC_CFGR_MCOSEL_PLL_DIV2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a></td></tr>
<tr class="separator:gaa65442d202aed917e45ca56bf2e85809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memItemLeft" align="right" valign="top"><a id="ga9e24ddcd9380a97107db8d483fdd9cb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2542dd9dbe634971278d2f4e24c3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos)</td></tr>
<tr class="separator:gac2542dd9dbe634971278d2f4e24c3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a></td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memItemLeft" align="right" valign="top"><a id="ga9a2be1b77680f922f877e6d1b56287f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos)</td></tr>
<tr class="separator:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a></td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memItemLeft" align="right" valign="top"><a id="gab8f2d94fb254c9a2fe2c9aadcef7e147"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos)</td></tr>
<tr class="separator:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a></td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memItemLeft" align="right" valign="top"><a id="ga37a0fe34b1b1c44c6982a69fa082f6c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos)</td></tr>
<tr class="separator:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a></td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be890d102ccff40b4e370d575940af5"><td class="memItemLeft" align="right" valign="top"><a id="ga4be890d102ccff40b4e370d575940af5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4be890d102ccff40b4e370d575940af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos)</td></tr>
<tr class="separator:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a></td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcabc1b89cd8bfb59b08d8d07af90b49"><td class="memItemLeft" align="right" valign="top"><a id="gafcabc1b89cd8bfb59b08d8d07af90b49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI14RDYF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafcabc1b89cd8bfb59b08d8d07af90b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ff77a8821fffcb4c1cf7876663a6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd">RCC_CIR_HSI14RDYF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSI14RDYF_Pos)</td></tr>
<tr class="separator:ga88ff77a8821fffcb4c1cf7876663a6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd">RCC_CIR_HSI14RDYF_Msk</a></td></tr>
<tr class="separator:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memItemLeft" align="right" valign="top"><a id="gab82aae1efb70d76f85bcad7ec0632d4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_CSSF_Pos)</td></tr>
<tr class="separator:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a></td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085c2d83db641a456df4a5f67582bff5"><td class="memItemLeft" align="right" valign="top"><a id="ga085c2d83db641a456df4a5f67582bff5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga085c2d83db641a456df4a5f67582bff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos)</td></tr>
<tr class="separator:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a></td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memItemLeft" align="right" valign="top"><a id="ga7eabf777f7d12a95038d5408cd9a3225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24446323cbae3ab353f248d23655b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos)</td></tr>
<tr class="separator:ga24446323cbae3ab353f248d23655b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a></td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memItemLeft" align="right" valign="top"><a id="gafc61d466aac29f7fbd88b0245d6cf8c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos)</td></tr>
<tr class="separator:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memItemLeft" align="right" valign="top"><a id="ga8a258b8f9041e6a3e30a12f371e1e289"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos)</td></tr>
<tr class="separator:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a></td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f619655facb49336e0baf439ef130b"><td class="memItemLeft" align="right" valign="top"><a id="ga54f619655facb49336e0baf439ef130b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga54f619655facb49336e0baf439ef130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos)</td></tr>
<tr class="separator:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a></td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48a164465bc8bf2c50d4dcb72c96683"><td class="memItemLeft" align="right" valign="top"><a id="gaa48a164465bc8bf2c50d4dcb72c96683"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI14RDYIE_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa48a164465bc8bf2c50d4dcb72c96683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cfdde12755aea3ff9881d398d0c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422">RCC_CIR_HSI14RDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSI14RDYIE_Pos)</td></tr>
<tr class="separator:gae6cfdde12755aea3ff9881d398d0c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422">RCC_CIR_HSI14RDYIE_Msk</a></td></tr>
<tr class="separator:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memItemLeft" align="right" valign="top"><a id="ga1baeac3a2504113deb0a65d46d7314e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11edf191b118ca860e0eca011f113ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos)</td></tr>
<tr class="separator:ga11edf191b118ca860e0eca011f113ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a></td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memItemLeft" align="right" valign="top"><a id="ga0f106e06b78f78c5a520faa1b180de2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1367e36a992aae85f9e8f9921e9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos)</td></tr>
<tr class="separator:gaba1367e36a992aae85f9e8f9921e9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a></td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memItemLeft" align="right" valign="top"><a id="gaf2ccc89ed1b4d16c5f2804c216c5adc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657cffa4be41e26f7b5383719dd7781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos)</td></tr>
<tr class="separator:ga657cffa4be41e26f7b5383719dd7781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a></td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memItemLeft" align="right" valign="top"><a id="ga34e713e2755ef1c9210e3b8c8f2c718e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2211dd40005f6152d0e8258d380a6713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos)</td></tr>
<tr class="separator:ga2211dd40005f6152d0e8258d380a6713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a></td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2884b24e49761690cfc68a9929c7b10d"><td class="memItemLeft" align="right" valign="top"><a id="ga2884b24e49761690cfc68a9929c7b10d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2884b24e49761690cfc68a9929c7b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos)</td></tr>
<tr class="separator:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a></td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1196a4d46df37efa04bd20db061c4ed3"><td class="memItemLeft" align="right" valign="top"><a id="ga1196a4d46df37efa04bd20db061c4ed3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI14RDYC_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga1196a4d46df37efa04bd20db061c4ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ca7cf68047dfc11a421e3f389b6acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf">RCC_CIR_HSI14RDYC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSI14RDYC_Pos)</td></tr>
<tr class="separator:ga38ca7cf68047dfc11a421e3f389b6acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1c15a682f139768c986e281916db12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12">RCC_CIR_HSI14RDYC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf">RCC_CIR_HSI14RDYC_Msk</a></td></tr>
<tr class="separator:gabc1c15a682f139768c986e281916db12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memItemLeft" align="right" valign="top"><a id="ga5c7cf29f8c4b46a59751e6fdc44f8153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_CSSC_Pos)</td></tr>
<tr class="separator:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a></td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613a32917030cbb38e7897bdec0cad47"><td class="memItemLeft" align="right" valign="top"><a id="ga613a32917030cbb38e7897bdec0cad47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SYSCFGRST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga613a32917030cbb38e7897bdec0cad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos)</td></tr>
<tr class="separator:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a></td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93c28e2b44e753d961ee83fb829ad0"><td class="memItemLeft" align="right" valign="top"><a id="gafb93c28e2b44e753d961ee83fb829ad0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADCRST_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafb93c28e2b44e753d961ee83fb829ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4836f2cd9be43193d6eb4d19d5dde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)</td></tr>
<tr class="separator:ga1a4836f2cd9be43193d6eb4d19d5dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a></td></tr>
<tr class="separator:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memItemLeft" align="right" valign="top"><a id="gae3439757d01e0c351ad8bc0193e3d90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM1RST_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)</td></tr>
<tr class="separator:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a></td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f284f64839f82231c3e375e01105946"><td class="memItemLeft" align="right" valign="top"><a id="ga5f284f64839f82231c3e375e01105946"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1RST_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5f284f64839f82231c3e375e01105946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</td></tr>
<tr class="separator:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07b0f4aae1366a80486993aa71c6237"><td class="memItemLeft" align="right" valign="top"><a id="gac07b0f4aae1366a80486993aa71c6237"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART1RST_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac07b0f4aae1366a80486993aa71c6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</td></tr>
<tr class="separator:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00df1ed292f19877098c45a1f4bf189b"><td class="memItemLeft" align="right" valign="top"><a id="ga00df1ed292f19877098c45a1f4bf189b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM16RST_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga00df1ed292f19877098c45a1f4bf189b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2de81b2d9a2d058ee856301979c283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">RCC_APB2RSTR_TIM16RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos)</td></tr>
<tr class="separator:gaeb2de81b2d9a2d058ee856301979c283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">RCC_APB2RSTR_TIM16RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">RCC_APB2RSTR_TIM16RST_Msk</a></td></tr>
<tr class="separator:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df206ccb83c8ab86b100d5525d732bc"><td class="memItemLeft" align="right" valign="top"><a id="ga6df206ccb83c8ab86b100d5525d732bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM17RST_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6df206ccb83c8ab86b100d5525d732bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4e95a698b3e22ecd11f48fc97d6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">RCC_APB2RSTR_TIM17RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos)</td></tr>
<tr class="separator:gae1f4e95a698b3e22ecd11f48fc97d6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">RCC_APB2RSTR_TIM17RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">RCC_APB2RSTR_TIM17RST_Msk</a></td></tr>
<tr class="separator:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45858d309e05945b0670ba9e72a496fd"><td class="memItemLeft" align="right" valign="top"><a id="ga45858d309e05945b0670ba9e72a496fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_DBGMCURST_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga45858d309e05945b0670ba9e72a496fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ad4a8436b89d98491e7840f17011b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3">RCC_APB2RSTR_DBGMCURST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_DBGMCURST_Pos)</td></tr>
<tr class="separator:ga07ad4a8436b89d98491e7840f17011b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c5549f45a276072b498095f8a6ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3">RCC_APB2RSTR_DBGMCURST_Msk</a></td></tr>
<tr class="separator:gaa2c5549f45a276072b498095f8a6ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top"><a id="ga7b818d0d9747621c936ad16c93a4956a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADC1RST</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28531a8d644672fa950cce78175c3fc0"><td class="memItemLeft" align="right" valign="top"><a id="ga28531a8d644672fa950cce78175c3fc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM3RST_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28531a8d644672fa950cce78175c3fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)</td></tr>
<tr class="separator:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafced8b214c9803f4961f1f4f1324f28f"><td class="memItemLeft" align="right" valign="top"><a id="gafced8b214c9803f4961f1f4f1324f28f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM14RST_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafced8b214c9803f4961f1f4f1324f28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1887a28578dd003746b62f95b48d06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a">RCC_APB1RSTR_TIM14RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM14RST_Pos)</td></tr>
<tr class="separator:gac1887a28578dd003746b62f95b48d06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a">RCC_APB1RSTR_TIM14RST_Msk</a></td></tr>
<tr class="separator:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memItemLeft" align="right" valign="top"><a id="gaf9d96e880c3040ba8dbe155a6129ca69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_WWDGRST_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919c04abb655aa94b244dcebbf647748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)</td></tr>
<tr class="separator:ga919c04abb655aa94b244dcebbf647748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memItemLeft" align="right" valign="top"><a id="gac3f6df08a3eae853a3fc8b2d0fcc0882"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C1RST_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fda0adab6e9d4daa6417c17d905214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)</td></tr>
<tr class="separator:ga95fda0adab6e9d4daa6417c17d905214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memItemLeft" align="right" valign="top"><a id="ga48d1ad283fb0cc11c6394cc28e4da4d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_PWRRST_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)</td></tr>
<tr class="separator:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ecbf36e360ec0c9fc5c496d11233ff"><td class="memItemLeft" align="right" valign="top"><a id="ga31ecbf36e360ec0c9fc5c496d11233ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_DMAEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga31ecbf36e360ec0c9fc5c496d11233ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4b636b30df048ef9e76f210a747112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">RCC_AHBENR_DMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_DMAEN_Pos)</td></tr>
<tr class="separator:ga9a4b636b30df048ef9e76f210a747112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec179e96393fe6b94db27d42131667b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">RCC_AHBENR_DMAEN_Msk</a></td></tr>
<tr class="separator:gaec179e96393fe6b94db27d42131667b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4af8f5a39f3f0947f6b9419472f1d0"><td class="memItemLeft" align="right" valign="top"><a id="ga1d4af8f5a39f3f0947f6b9419472f1d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_SRAMEN_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1d4af8f5a39f3f0947f6b9419472f1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd256e51209c342f43825eb102c4eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_SRAMEN_Pos)</td></tr>
<tr class="separator:gabcd256e51209c342f43825eb102c4eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</a></td></tr>
<tr class="separator:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memItemLeft" align="right" valign="top"><a id="ga9fdf0f8b26093f33bef5b5d8e828f7a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_FLITFEN_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_FLITFEN_Pos)</td></tr>
<tr class="separator:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a></td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96fd65d0b137ac99606f110cdd781dc"><td class="memItemLeft" align="right" valign="top"><a id="gad96fd65d0b137ac99606f110cdd781dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_CRCEN_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad96fd65d0b137ac99606f110cdd781dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos)</td></tr>
<tr class="separator:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a></td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1120470ed7c8b9470d0806286d72e8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f1120470ed7c8b9470d0806286d72e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOAEN_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga5f1120470ed7c8b9470d0806286d72e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a90ce137fc45f18de5746d6df9614eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">RCC_AHBENR_GPIOAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOAEN_Pos)</td></tr>
<tr class="separator:ga4a90ce137fc45f18de5746d6df9614eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8909660b884f126ab1476daac7999619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">RCC_AHBENR_GPIOAEN_Msk</a></td></tr>
<tr class="separator:ga8909660b884f126ab1476daac7999619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3601e9b03059b9017f8da90df5dc08ed"><td class="memItemLeft" align="right" valign="top"><a id="ga3601e9b03059b9017f8da90df5dc08ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOBEN_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga3601e9b03059b9017f8da90df5dc08ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3087c568042f0ed4dc205543c35edf4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">RCC_AHBENR_GPIOBEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOBEN_Pos)</td></tr>
<tr class="separator:ga3087c568042f0ed4dc205543c35edf4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7995351a5b0545e8cd86a228d97dcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">RCC_AHBENR_GPIOBEN_Msk</a></td></tr>
<tr class="separator:gab7995351a5b0545e8cd86a228d97dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d032f5e4d2e8c46e3cedb1149e34aae"><td class="memItemLeft" align="right" valign="top"><a id="ga5d032f5e4d2e8c46e3cedb1149e34aae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOCEN_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga5d032f5e4d2e8c46e3cedb1149e34aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23781a1bd8bd1d4c20409dc83cb5b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">RCC_AHBENR_GPIOCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOCEN_Pos)</td></tr>
<tr class="separator:gaf23781a1bd8bd1d4c20409dc83cb5b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5c4504b7adbb13372e7536123a756b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">RCC_AHBENR_GPIOCEN_Msk</a></td></tr>
<tr class="separator:ga7e5c4504b7adbb13372e7536123a756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5516161e868084b5f27a96d3388db63"><td class="memItemLeft" align="right" valign="top"><a id="gaa5516161e868084b5f27a96d3388db63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIODEN_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa5516161e868084b5f27a96d3388db63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd5eebe40af59d6623d234110a6ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">RCC_AHBENR_GPIODEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIODEN_Pos)</td></tr>
<tr class="separator:ga9ebd5eebe40af59d6623d234110a6ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b7f4fd011c26e100682157c4a59890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">RCC_AHBENR_GPIODEN_Msk</a></td></tr>
<tr class="separator:ga07b7f4fd011c26e100682157c4a59890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab306027393eee6260bf3af1c67187e4c"><td class="memItemLeft" align="right" valign="top"><a id="gab306027393eee6260bf3af1c67187e4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOFEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab306027393eee6260bf3af1c67187e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef4b92126f559a1d9bd19d6585aef15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">RCC_AHBENR_GPIOFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOFEN_Pos)</td></tr>
<tr class="separator:gacef4b92126f559a1d9bd19d6585aef15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">RCC_AHBENR_GPIOFEN_Msk</a></td></tr>
<tr class="separator:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d638ed385d5e7b7d767aec22aae47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a">RCC_AHBENR_TSEN</a>&#160;&#160;&#160;RCC_AHBENR_TSCEN</td></tr>
<tr class="separator:gad8d638ed385d5e7b7d767aec22aae47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace01f35ba6995050a92cb0b6c3a8b8f7"><td class="memItemLeft" align="right" valign="top"><a id="gace01f35ba6995050a92cb0b6c3a8b8f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SYSCFGCOMPEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gace01f35ba6995050a92cb0b6c3a8b8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060a12707b27df777a1271473b869f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83">RCC_APB2ENR_SYSCFGCOMPEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_SYSCFGCOMPEN_Pos)</td></tr>
<tr class="separator:ga060a12707b27df777a1271473b869f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d849bd5d566595cc0258f5231233f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">RCC_APB2ENR_SYSCFGCOMPEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83">RCC_APB2ENR_SYSCFGCOMPEN_Msk</a></td></tr>
<tr class="separator:ga769d849bd5d566595cc0258f5231233f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647548204c379787e9b5ebe366c76b64"><td class="memItemLeft" align="right" valign="top"><a id="ga647548204c379787e9b5ebe366c76b64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADCEN_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga647548204c379787e9b5ebe366c76b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89412c80d4c25a1f0ef77e4fc239ac88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">RCC_APB2ENR_ADCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_ADCEN_Pos)</td></tr>
<tr class="separator:ga89412c80d4c25a1f0ef77e4fc239ac88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae87d8176007c724d3475084779ab261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">RCC_APB2ENR_ADCEN_Msk</a></td></tr>
<tr class="separator:gaae87d8176007c724d3475084779ab261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memItemLeft" align="right" valign="top"><a id="ga5b330cc86756aa87e3f7466e82eaf64b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM1EN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1216bf89d48094b55a4abcc859b037fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)</td></tr>
<tr class="separator:ga1216bf89d48094b55a4abcc859b037fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a></td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memItemLeft" align="right" valign="top"><a id="ga77b08db44a4ccc823a4ecaf89c3b4309"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SPI1EN_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)</td></tr>
<tr class="separator:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memItemLeft" align="right" valign="top"><a id="ga603eb3c42e7ee50f31fb6fade0b4e43b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART1EN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</td></tr>
<tr class="separator:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859b724e17030dc5efe19ff4be52ebed"><td class="memItemLeft" align="right" valign="top"><a id="ga859b724e17030dc5efe19ff4be52ebed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM16EN_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga859b724e17030dc5efe19ff4be52ebed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f53c33bf4b9222ff46ddea57402bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">RCC_APB2ENR_TIM16EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM16EN_Pos)</td></tr>
<tr class="separator:ga42f53c33bf4b9222ff46ddea57402bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece1d96f631bcf146e5998314fd90910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">RCC_APB2ENR_TIM16EN_Msk</a></td></tr>
<tr class="separator:gaece1d96f631bcf146e5998314fd90910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5668da2c6aba0001d9e4f237ef979d0"><td class="memItemLeft" align="right" valign="top"><a id="gad5668da2c6aba0001d9e4f237ef979d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM17EN_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad5668da2c6aba0001d9e4f237ef979d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978d11590b2379114a036bc62d642e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">RCC_APB2ENR_TIM17EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM17EN_Pos)</td></tr>
<tr class="separator:ga978d11590b2379114a036bc62d642e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e566fb62e24640c55693324801d87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">RCC_APB2ENR_TIM17EN_Msk</a></td></tr>
<tr class="separator:ga29e566fb62e24640c55693324801d87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64ca64dc6eaeffac977160d999b1170"><td class="memItemLeft" align="right" valign="top"><a id="gad64ca64dc6eaeffac977160d999b1170"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_DBGMCUEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad64ca64dc6eaeffac977160d999b1170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6f302de043a12cf4936f1596947eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5">RCC_APB2ENR_DBGMCUEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_DBGMCUEN_Pos)</td></tr>
<tr class="separator:ga1d6f302de043a12cf4936f1596947eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87db727052e2e14b12cb728ba978ebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5">RCC_APB2ENR_DBGMCUEN_Msk</a></td></tr>
<tr class="separator:ga87db727052e2e14b12cb728ba978ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">RCC_APB2ENR_SYSCFGCOMPEN</a></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memItemLeft" align="right" valign="top"><a id="ga512bf591e0527e83b8ae823c42da2f1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM3EN_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)</td></tr>
<tr class="separator:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3341bca36df7d92a24e7e1355265421c"><td class="memItemLeft" align="right" valign="top"><a id="ga3341bca36df7d92a24e7e1355265421c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM14EN_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga3341bca36df7d92a24e7e1355265421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb332ea40285657d968307a8cef8951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951">RCC_APB1ENR_TIM14EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM14EN_Pos)</td></tr>
<tr class="separator:gaecb332ea40285657d968307a8cef8951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951">RCC_APB1ENR_TIM14EN_Msk</a></td></tr>
<tr class="separator:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memItemLeft" align="right" valign="top"><a id="gaf3fd18a8801d86093018dfe2ea3b2b4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_WWDGEN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)</td></tr>
<tr class="separator:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memItemLeft" align="right" valign="top"><a id="ga0f1cab341f8320372dfd95bce3d2d918"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C1EN_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)</td></tr>
<tr class="separator:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memItemLeft" align="right" valign="top"><a id="ga9d869630ea19b70ec5c740cc6b37f49c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_PWREN_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba08580eae539419497cdd62c530bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos)</td></tr>
<tr class="separator:ga4ba08580eae539419497cdd62c530bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016de845d59f61611054d27511a3fa68"><td class="memItemLeft" align="right" valign="top"><a id="ga016de845d59f61611054d27511a3fa68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga016de845d59f61611054d27511a3fa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85556465021c4272f4788d52251b29f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSEON_Pos)</td></tr>
<tr class="separator:ga85556465021c4272f4788d52251b29f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a></td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d373419116fa0446eee779da5292b02"><td class="memItemLeft" align="right" valign="top"><a id="ga1d373419116fa0446eee779da5292b02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSERDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1d373419116fa0446eee779da5292b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35093bcccacfeda073a2fb815687549c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSERDY_Pos)</td></tr>
<tr class="separator:ga35093bcccacfeda073a2fb815687549c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a></td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8900b556c097b54266370f197517c2b4"><td class="memItemLeft" align="right" valign="top"><a id="ga8900b556c097b54266370f197517c2b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8900b556c097b54266370f197517c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSEBYP_Pos)</td></tr>
<tr class="separator:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a></td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425a5ddbf5a2d50a33c79c5f9d58f67a"><td class="memItemLeft" align="right" valign="top"><a id="ga425a5ddbf5a2d50a33c79c5f9d58f67a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEDRV_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga425a5ddbf5a2d50a33c79c5f9d58f67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36967244dfcda4039d640f6d9e1e55c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">RCC_BDCR_LSEDRV_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_BDCR_LSEDRV_Pos)</td></tr>
<tr class="separator:ga36967244dfcda4039d640f6d9e1e55c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">RCC_BDCR_LSEDRV_Msk</a></td></tr>
<tr class="separator:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSEDRV_Pos)</td></tr>
<tr class="separator:ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_BDCR_LSEDRV_Pos)</td></tr>
<tr class="separator:gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memItemLeft" align="right" valign="top"><a id="ga1ba11e8b21a7165e4b8e9a2cbf5a323d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57377b1880634589201dfe8887287e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga57377b1880634589201dfe8887287e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a></td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c65ae31ae9175346857b1ace10645c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf9c65ae31ae9175346857b1ace10645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memItemLeft" align="right" valign="top"><a id="gad32e3fd78eebb6ac9bb446a9fdda3d0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_RTCEN_Pos)</td></tr>
<tr class="separator:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a></td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memItemLeft" align="right" valign="top"><a id="gac787de49ce5fa9a2e0123ddf33f4e26e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_BDRST_Pos)</td></tr>
<tr class="separator:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a></td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top"><a id="gafc156654e34b1b6206760ba8d864c6c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc156654e34b1b6206760ba8d864c6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSION_Pos)</td></tr>
<tr class="separator:gabe63b332158f8886948205ff9edcf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top"><a id="ga68272a20b7fe83a0e08b1deb4aeacf55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)</td></tr>
<tr class="separator:ga49a5c93576efd3e5d284351db6125373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9d0955694d0dbe112650d2c38d4873"><td class="memItemLeft" align="right" valign="top"><a id="ga6e9d0955694d0dbe112650d2c38d4873"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_V18PWRRSTF_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga6e9d0955694d0dbe112650d2c38d4873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd07ab094d444b53faa19d12a44434b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3">RCC_CSR_V18PWRRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_V18PWRRSTF_Pos)</td></tr>
<tr class="separator:gacd07ab094d444b53faa19d12a44434b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b69a225968d4cc74a0390b729a3baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3">RCC_CSR_V18PWRRSTF_Msk</a></td></tr>
<tr class="separator:ga27b69a225968d4cc74a0390b729a3baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top"><a id="gae97ee308ed96cdb97bc991b34aa95be4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RMVF_Pos)</td></tr>
<tr class="separator:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fe64620e45a21f07b5d866909e33cb"><td class="memItemLeft" align="right" valign="top"><a id="ga74fe64620e45a21f07b5d866909e33cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_OBLRSTF_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga74fe64620e45a21f07b5d866909e33cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos)</td></tr>
<tr class="separator:ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a></td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top"><a id="ga47a45faed934912e57c0dea6d6af8227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PINRSTF_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga47a45faed934912e57c0dea6d6af8227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos)</td></tr>
<tr class="separator:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memItemLeft" align="right" valign="top"><a id="gab8d531dd5cf68eb67b1bce22ceddaac4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos)</td></tr>
<tr class="separator:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top"><a id="ga02078fdb0a3610702b75d5e05dbb92af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos)</td></tr>
<tr class="separator:ga7217efb6cbdb6fbf39721fe496249225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top"><a id="ga8fbb93c907ec9ca631e6657eb22b85a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_IWDGRSTF_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos)</td></tr>
<tr class="separator:gabb81cb1777e6e846b6199b64132bcb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top"><a id="gac3b146c508145d8e03143a991615ed81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac3b146c508145d8e03143a991615ed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos)</td></tr>
<tr class="separator:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top"><a id="ga2761b43e9b00d52102efb7375a86e6e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos)</td></tr>
<tr class="separator:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5">RCC_CSR_OBL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></td></tr>
<tr class="separator:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10eba1aeea6d30a53c097eee949aebb5"><td class="memItemLeft" align="right" valign="top"><a id="ga10eba1aeea6d30a53c097eee949aebb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOARST_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga10eba1aeea6d30a53c097eee949aebb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c9125e6c94934116674fee1112ce29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">RCC_AHBRSTR_GPIOARST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos)</td></tr>
<tr class="separator:ga10c9125e6c94934116674fee1112ce29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">RCC_AHBRSTR_GPIOARST_Msk</a></td></tr>
<tr class="separator:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf596b5afbf3231dc636f023aa82ccaf3"><td class="memItemLeft" align="right" valign="top"><a id="gaf596b5afbf3231dc636f023aa82ccaf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOBRST_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf596b5afbf3231dc636f023aa82ccaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a3591f9b8840c32c44388b902f4e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">RCC_AHBRSTR_GPIOBRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos)</td></tr>
<tr class="separator:ga70a3591f9b8840c32c44388b902f4e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">RCC_AHBRSTR_GPIOBRST_Msk</a></td></tr>
<tr class="separator:gab07dc17b79c908bdbf9cf196947d0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c737fe7686ae5f5c6c4a6b4d629b5f"><td class="memItemLeft" align="right" valign="top"><a id="ga34c737fe7686ae5f5c6c4a6b4d629b5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOCRST_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga34c737fe7686ae5f5c6c4a6b4d629b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a91b6109237ba689d30d129c0745d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">RCC_AHBRSTR_GPIOCRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos)</td></tr>
<tr class="separator:gaf3a91b6109237ba689d30d129c0745d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">RCC_AHBRSTR_GPIOCRST_Msk</a></td></tr>
<tr class="separator:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea74aa707f355af7406caa192c7a4924"><td class="memItemLeft" align="right" valign="top"><a id="gaea74aa707f355af7406caa192c7a4924"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIODRST_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaea74aa707f355af7406caa192c7a4924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4171e2d513f7aed0f6beb563113effe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">RCC_AHBRSTR_GPIODRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos)</td></tr>
<tr class="separator:gac4171e2d513f7aed0f6beb563113effe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">RCC_AHBRSTR_GPIODRST_Msk</a></td></tr>
<tr class="separator:ga9054c3b77b70344f0edb27e3397fee77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7749df3fb371491c604660733006e83"><td class="memItemLeft" align="right" valign="top"><a id="gab7749df3fb371491c604660733006e83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOFRST_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab7749df3fb371491c604660733006e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0d747dbd597beaf91b0d28c92f2fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">RCC_AHBRSTR_GPIOFRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos)</td></tr>
<tr class="separator:ga7c0d747dbd597beaf91b0d28c92f2fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e619b0f46c362da4e814d044e9bf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">RCC_AHBRSTR_GPIOFRST_Msk</a></td></tr>
<tr class="separator:ga74e619b0f46c362da4e814d044e9bf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71703c454ea9c386dbf98eeb1fd9fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab71703c454ea9c386dbf98eeb1fd9fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5653fe7183217531917b7f535d1c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b">RCC_CFGR2_PREDIV_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td></tr>
<tr class="separator:gaab5653fe7183217531917b7f535d1c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b">RCC_CFGR2_PREDIV_Msk</a></td></tr>
<tr class="separator:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f0d8a6688249c93d4342577606e372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372">RCC_CFGR2_PREDIV_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td></tr>
<tr class="separator:gab1f0d8a6688249c93d4342577606e372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366cc6535b0cda619b093c8ae767a6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df">RCC_CFGR2_PREDIV_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td></tr>
<tr class="separator:ga366cc6535b0cda619b093c8ae767a6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30046625da7957a6788875d126481d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26">RCC_CFGR2_PREDIV_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td></tr>
<tr class="separator:ga30046625da7957a6788875d126481d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60373eb10b355df5bddf6e077e5fa72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72">RCC_CFGR2_PREDIV_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td></tr>
<tr class="separator:gae60373eb10b355df5bddf6e077e5fa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab86296ea2711b6365499106e4c4b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a">RCC_CFGR2_PREDIV_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga9ab86296ea2711b6365499106e4c4b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga554c3890138f4fabc86af31ec7508f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga03989668fed9fe564f60fb13cfcae681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a>&#160;&#160;&#160;(0x00000006U)</td></tr>
<tr class="separator:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a>&#160;&#160;&#160;(0x00000007U)</td></tr>
<tr class="separator:ga25aec8f8ebb84c4716db308dc179339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga97a9c6bb08a63295636119df733d0f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a>&#160;&#160;&#160;(0x00000009U)</td></tr>
<tr class="separator:ga2b94190a5066c1679c7d82c652536445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a>&#160;&#160;&#160;(0x0000000AU)</td></tr>
<tr class="separator:gac9932904c30e68bb7b52cea28cbeae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a>&#160;&#160;&#160;(0x0000000BU)</td></tr>
<tr class="separator:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a>&#160;&#160;&#160;(0x0000000CU)</td></tr>
<tr class="separator:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a>&#160;&#160;&#160;(0x0000000DU)</td></tr>
<tr class="separator:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a>&#160;&#160;&#160;(0x0000000EU)</td></tr>
<tr class="separator:ga579a0cc7dcca708fef65e3217c55666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a>&#160;&#160;&#160;(0x0000000FU)</td></tr>
<tr class="separator:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca5c1f52224d2e2e10a5cdd9b811763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">RCC_CFGR3_USART1SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9ca5c1f52224d2e2e10a5cdd9b811763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e860bca09070429e61dec9874460bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8">RCC_CFGR3_USART1SW_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">RCC_CFGR3_USART1SW_Pos</a>)</td></tr>
<tr class="separator:ga6e860bca09070429e61dec9874460bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8">RCC_CFGR3_USART1SW_Msk</a></td></tr>
<tr class="separator:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c8a42d41af73ea167f23af4e14a16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a">RCC_CFGR3_USART1SW_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">RCC_CFGR3_USART1SW_Pos</a>)</td></tr>
<tr class="separator:ga68c8a42d41af73ea167f23af4e14a16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6720ded5376daa5b634d1f2b21f99db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0">RCC_CFGR3_USART1SW_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">RCC_CFGR3_USART1SW_Pos</a>)</td></tr>
<tr class="separator:ga6720ded5376daa5b634d1f2b21f99db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08">RCC_CFGR3_USART1SW_PCLK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2">RCC_CFGR3_USART1SW_SYSCLK</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e">RCC_CFGR3_USART1SW_LSE</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0">RCC_CFGR3_USART1SW_HSI</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b5f5dcf162d6482b702068ca9aa630"><td class="memItemLeft" align="right" valign="top"><a id="gac9b5f5dcf162d6482b702068ca9aa630"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_I2C1SW_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac9b5f5dcf162d6482b702068ca9aa630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6881a2b5d67519ea545e273ac3d01546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546">RCC_CFGR3_I2C1SW_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR3_I2C1SW_Pos)</td></tr>
<tr class="separator:ga6881a2b5d67519ea545e273ac3d01546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a2d49d45df299ff751fb904570d070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546">RCC_CFGR3_I2C1SW_Msk</a></td></tr>
<tr class="separator:gae5a2d49d45df299ff751fb904570d070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1d0cd9a6442ea0a9de886f7e2f0ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">RCC_CFGR3_I2C1SW_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaad1d0cd9a6442ea0a9de886f7e2f0ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef45d4a263dd48d994742392cf7a131"><td class="memItemLeft" align="right" valign="top"><a id="ga3ef45d4a263dd48d994742392cf7a131"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_I2C1SW_SYSCLK_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3ef45d4a263dd48d994742392cf7a131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80147358806bcb37adc7fc690500415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415">RCC_CFGR3_I2C1SW_SYSCLK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR3_I2C1SW_SYSCLK_Pos)</td></tr>
<tr class="separator:gaf80147358806bcb37adc7fc690500415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5654d9fb8dfeb19e55cffc9a7c280ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3">RCC_CFGR3_I2C1SW_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415">RCC_CFGR3_I2C1SW_SYSCLK_Msk</a></td></tr>
<tr class="separator:ga5654d9fb8dfeb19e55cffc9a7c280ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b4da8c31ee376abe7cddb68c00f6e4"><td class="memItemLeft" align="right" valign="top"><a id="ga65b4da8c31ee376abe7cddb68c00f6e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14ON_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga65b4da8c31ee376abe7cddb68c00f6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d758a2abc2a63358615683abcb80517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517">RCC_CR2_HSI14ON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR2_HSI14ON_Pos)</td></tr>
<tr class="separator:ga6d758a2abc2a63358615683abcb80517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf600a82eec2d1445e91af6f98baf042e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517">RCC_CR2_HSI14ON_Msk</a></td></tr>
<tr class="separator:gaf600a82eec2d1445e91af6f98baf042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c60e0f450a458844f2f96774b5148cc"><td class="memItemLeft" align="right" valign="top"><a id="ga4c60e0f450a458844f2f96774b5148cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14RDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4c60e0f450a458844f2f96774b5148cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb95c84d117aded0ef4fd5768bb0b4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2">RCC_CR2_HSI14RDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR2_HSI14RDY_Pos)</td></tr>
<tr class="separator:gaeb95c84d117aded0ef4fd5768bb0b4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">RCC_CR2_HSI14RDY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2">RCC_CR2_HSI14RDY_Msk</a></td></tr>
<tr class="separator:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2ecfce2cfccccc65af6831a20aff84"><td class="memItemLeft" align="right" valign="top"><a id="gaab2ecfce2cfccccc65af6831a20aff84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14DIS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaab2ecfce2cfccccc65af6831a20aff84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b18f1550e5cd23ded712c378ad9276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276">RCC_CR2_HSI14DIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR2_HSI14DIS_Pos)</td></tr>
<tr class="separator:ga26b18f1550e5cd23ded712c378ad9276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276">RCC_CR2_HSI14DIS_Msk</a></td></tr>
<tr class="separator:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb91eb53008a590b1854ae8d51f28f6"><td class="memItemLeft" align="right" valign="top"><a id="ga9eb91eb53008a590b1854ae8d51f28f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14TRIM_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9eb91eb53008a590b1854ae8d51f28f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c341897aaf651eacb08f83612a5b436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436">RCC_CR2_HSI14TRIM_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; RCC_CR2_HSI14TRIM_Pos)</td></tr>
<tr class="separator:ga4c341897aaf651eacb08f83612a5b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436">RCC_CR2_HSI14TRIM_Msk</a></td></tr>
<tr class="separator:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9b6dd89da462ea39a92eea182bc0f7"><td class="memItemLeft" align="right" valign="top"><a id="gabe9b6dd89da462ea39a92eea182bc0f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14CAL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabe9b6dd89da462ea39a92eea182bc0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2f1af034ffdba9c5deb60b87115006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006">RCC_CR2_HSI14CAL_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; RCC_CR2_HSI14CAL_Pos)</td></tr>
<tr class="separator:ga2f2f1af034ffdba9c5deb60b87115006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">RCC_CR2_HSI14CAL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006">RCC_CR2_HSI14CAL_Msk</a></td></tr>
<tr class="separator:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f815420351c6ab3c901463668b0af7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">RTC_TAMPER1_SUPPORT</a></td></tr>
<tr class="separator:ga5f815420351c6ab3c901463668b0af7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c33bacdb5372bad482df029d77a9e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">RTC_TAMPER2_SUPPORT</a></td></tr>
<tr class="separator:ga8c33bacdb5372bad482df029d77a9e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2920dc4e941e569491e856c74f655a73"><td class="memItemLeft" align="right" valign="top"><a id="ga2920dc4e941e569491e856c74f655a73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_PM_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2920dc4e941e569491e856c74f655a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_PM_Pos)</td></tr>
<tr class="separator:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top"><a id="ga3152952ac385ee1ce8dd868978d3fce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_PM</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a></td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26458edfa3da49a421547e540b7fef0c"><td class="memItemLeft" align="right" valign="top"><a id="ga26458edfa3da49a421547e540b7fef0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga26458edfa3da49a421547e540b7fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TR_HT_Pos)</td></tr>
<tr class="separator:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top"><a id="gad42435e015e9f5052245c366ae08d655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a></td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_HT_Pos)</td></tr>
<tr class="separator:ga1c9af54381689d893ba1b11eb33cd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_HT_Pos)</td></tr>
<tr class="separator:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1412e72836e362ccfe5a927b7760fd14"><td class="memItemLeft" align="right" valign="top"><a id="ga1412e72836e362ccfe5a927b7760fd14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1412e72836e362ccfe5a927b7760fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top"><a id="gac8211df481853649722383e0d8fb06d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a></td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:gaddad920d5681960fa702b988ef1f82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:gae6206d385d3b3e127b1e63be48f83a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:ga6e264504542ec2d9b06036e938f7f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_HU_Pos)</td></tr>
<tr class="separator:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169c6a3845063073e546f372e90a61a"><td class="memItemLeft" align="right" valign="top"><a id="gaf169c6a3845063073e546f372e90a61a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf169c6a3845063073e546f372e90a61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87978332f15306d7db05c3bce2df2c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:ga87978332f15306d7db05c3bce2df2c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top"><a id="ga64cf91576871a8108d6ee2f48970bb4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a></td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_MNT_Pos)</td></tr>
<tr class="separator:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d682cf0198141f2a323981ec266173"><td class="memItemLeft" align="right" valign="top"><a id="gab5d682cf0198141f2a323981ec266173"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab5d682cf0198141f2a323981ec266173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top"><a id="ga84e86f4fc04232fd0294966434708e06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a></td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:gad91d7700822050a352e53aff372a697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:gac01a9e4b358ea062bf1c66069a28c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_MNU_Pos)</td></tr>
<tr class="separator:ga75b76249e63af249061c0c5532a2a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memItemLeft" align="right" valign="top"><a id="ga641ca04f0ccdab58ac9fe27211719a66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ae841c3e4f90face971c95f1228419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:gaf3ae841c3e4f90face971c95f1228419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top"><a id="gaae39b22025a36d1e4e185e4be2bf326f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a></td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_ST_Pos)</td></tr>
<tr class="separator:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5251e75005627144d7a044045484ca"><td class="memItemLeft" align="right" valign="top"><a id="ga2a5251e75005627144d7a044045484ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a5251e75005627144d7a044045484ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top"><a id="ga747711823db36121b78c0eebb6140ca1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a></td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:ga6eef03c1de3719d801c970eec53e7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_SU_Pos)</td></tr>
<tr class="separator:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7ed9c50764bdf02c200c9acf963609"><td class="memItemLeft" align="right" valign="top"><a id="gaee7ed9c50764bdf02c200c9acf963609"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaee7ed9c50764bdf02c200c9acf963609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top"><a id="ga14d55b6d841825ec65736e08c09b1d83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a></td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_YT_Pos)</td></tr>
<tr class="separator:ga4e7cf7875d489f89d949178e0294d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memItemLeft" align="right" valign="top"><a id="gaf2a117731b1eddef15cf9fa4f3c7a062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261de093e10c99df510d650bea7b65bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:ga261de093e10c99df510d650bea7b65bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top"><a id="gafd1bdc8fad3fdeb14058c9158f39ae9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a></td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:gadb0b5f7684e31cb1665a848b91601249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:ga01f200469dbc8159adc3b4f25375b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_YU_Pos)</td></tr>
<tr class="separator:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memItemLeft" align="right" valign="top"><a id="ga751a29a9ead0d70b6104bd366b7ab6af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top"><a id="ga6f46c349f75a31973e094729fe96543f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a></td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:ga30cb803b191670a41aea89a91e53fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_WDU_Pos)</td></tr>
<tr class="separator:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memItemLeft" align="right" valign="top"><a id="ga1d26f621d89bd024ff988b5ecab316ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358d94c842b122b8bd260a855afb483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_MT_Pos)</td></tr>
<tr class="separator:ga5358d94c842b122b8bd260a855afb483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top"><a id="ga26f0d3ce1c6c6785bd8fbae556f68b31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a></td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memItemLeft" align="right" valign="top"><a id="ga5781bd4d99f08d25b2741a43c0e694a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top"><a id="gac9221f60ccf3581f3c543fdedddf4372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a></td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga47a14479cfe6791d300b9a556d158abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_MU_Pos)</td></tr>
<tr class="separator:ga2a420b221dec229c053295c44bcac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memItemLeft" align="right" valign="top"><a id="gab12b2bb2b80f5a17c4d6717708cf9d5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3834615b1c186a5122c0735e03e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_DR_DT_Pos)</td></tr>
<tr class="separator:ga47c3834615b1c186a5122c0735e03e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top"><a id="ga52e40cec8161ee20176d92d547fef350"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a></td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_DT_Pos)</td></tr>
<tr class="separator:ga8823ee9be7a191912aeef8252517b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_DT_Pos)</td></tr>
<tr class="separator:ga546b218e45c1297e39a586204268cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4689a554a699f3df0a5939efdbebb94d"><td class="memItemLeft" align="right" valign="top"><a id="ga4689a554a699f3df0a5939efdbebb94d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4689a554a699f3df0a5939efdbebb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top"><a id="gaba04cbc99cf442c7e6155bef625c5663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a></td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_DU_Pos)</td></tr>
<tr class="separator:gad54e249241aebdda778618f35dce9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memItemLeft" align="right" valign="top"><a id="ga12e2706cb9754f06d60cb87d3ec364ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COE_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_COE_Pos)</td></tr>
<tr class="separator:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top"><a id="ga3cdfa862acfa6068b7ba847f77269d60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a></td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memItemLeft" align="right" valign="top"><a id="ga6513acc17cb4c17769ed5dcd03ebde8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb684c910bd8e726378e0b51732f952f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_CR_OSEL_Pos)</td></tr>
<tr class="separator:gaeb684c910bd8e726378e0b51732f952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top"><a id="ga8f81115ef3fd366de73e84ab667d369b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a></td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_OSEL_Pos)</td></tr>
<tr class="separator:gabe506838823e3b172a9ed4a3fec7321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_CR_OSEL_Pos)</td></tr>
<tr class="separator:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013304c1d6002a7c9ec57de637def511"><td class="memItemLeft" align="right" valign="top"><a id="ga013304c1d6002a7c9ec57de637def511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_POL_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga013304c1d6002a7c9ec57de637def511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_POL_Pos)</td></tr>
<tr class="separator:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top"><a id="ga53f21b5adadbcc5eb255683d5decc9cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_POL</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a></td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memItemLeft" align="right" valign="top"><a id="gac3ae962f1f8c748682a3136ea5ab76e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COSEL_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_COSEL_Pos)</td></tr>
<tr class="separator:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top"><a id="ga197c587884b9c1dcb2970e9ec2589b41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COSEL</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a></td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memItemLeft" align="right" valign="top"><a id="gafd9f44a96fafedd6c89600a0a14fe87f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BKP_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_BKP_Pos)</td></tr>
<tr class="separator:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top"><a id="ga0e7a474de1a01816bc9d9b6fa7272289"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BKP</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="separator:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memItemLeft" align="right" valign="top"><a id="ga7614f35a94291525f1dd8cc8f41f960f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SUB1H_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62402c843252c70670b4b6c9ffec5880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_SUB1H_Pos)</td></tr>
<tr class="separator:ga62402c843252c70670b4b6c9ffec5880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top"><a id="ga220cf6237eac208acc8ae4c55e0b5e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SUB1H</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a></td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04a33865dc30af95c633750711fc6d0"><td class="memItemLeft" align="right" valign="top"><a id="gab04a33865dc30af95c633750711fc6d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ADD1H_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab04a33865dc30af95c633750711fc6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ADD1H_Pos)</td></tr>
<tr class="separator:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top"><a id="gaae1a8439d08e28289398dcf3c2b4b47b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ADD1H</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a></td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db8f745799c761201a13235132a700"><td class="memItemLeft" align="right" valign="top"><a id="ga82db8f745799c761201a13235132a700"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSIE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga82db8f745799c761201a13235132a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSIE_Pos)</td></tr>
<tr class="separator:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top"><a id="gaf376dffb9f2777ef275f23410e35600d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSIE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a></td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memItemLeft" align="right" valign="top"><a id="gacd69cebbc7fc4a81655a7e53a7284b70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAIE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)</td></tr>
<tr class="separator:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top"><a id="ga9138f75267bd93f8de6738225217d583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAIE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a></td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memItemLeft" align="right" valign="top"><a id="gaf95c6afbdb29aa5241dc3e52d28ce884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSE_Pos)</td></tr>
<tr class="separator:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top"><a id="ga94fa98ca8cac9078b9bb82c89593d3c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a></td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memItemLeft" align="right" valign="top"><a id="ga54e3cfdf0409a6e26568fa59c9b5283b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRAE_Pos)</td></tr>
<tr class="separator:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top"><a id="ga8a8cdeac61f06e4737800b64a901d584"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a></td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262f18e12c214c9f172860b3a1234f0e"><td class="memItemLeft" align="right" valign="top"><a id="ga262f18e12c214c9f172860b3a1234f0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_FMT_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga262f18e12c214c9f172860b3a1234f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6634873135b509b3a483abcbd1e0f347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_FMT_Pos)</td></tr>
<tr class="separator:ga6634873135b509b3a483abcbd1e0f347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top"><a id="gab2706e31a1bc8d95b682fe47611e0dd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_FMT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a></td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace008c8514db9131ae301e7577979130"><td class="memItemLeft" align="right" valign="top"><a id="gace008c8514db9131ae301e7577979130"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BYPSHAD_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gace008c8514db9131ae301e7577979130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)</td></tr>
<tr class="separator:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top"><a id="ga34d50a3eff3364e6da4fefed9962a054"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BYPSHAD</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a></td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae970d1c321c777685111e4a4f70ce44c"><td class="memItemLeft" align="right" valign="top"><a id="gae970d1c321c777685111e4a4f70ce44c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_REFCKON_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae970d1c321c777685111e4a4f70ce44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd611d89bc17e379525602d5ea3a7d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_REFCKON_Pos)</td></tr>
<tr class="separator:gabd611d89bc17e379525602d5ea3a7d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top"><a id="ga646ef1071cacc2d30bbef5597c817021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_REFCKON</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a></td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a34610d5a2a22e66b027341ac6191b"><td class="memItemLeft" align="right" valign="top"><a id="ga18a34610d5a2a22e66b027341ac6191b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSEDGE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga18a34610d5a2a22e66b027341ac6191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)</td></tr>
<tr class="separator:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top"><a id="gad076bde34be7d24f088fd2c003b7a7f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSEDGE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a></td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71360f8cd9c4a952320d62838fec1f3"><td class="memItemLeft" align="right" valign="top"><a id="gad71360f8cd9c4a952320d62838fec1f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BCK_Pos</b>&#160;&#160;&#160;RTC_CR_BKP_Pos</td></tr>
<tr class="separator:gad71360f8cd9c4a952320d62838fec1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d97bd24d58dc469d3992a68a457a02"><td class="memItemLeft" align="right" valign="top"><a id="ga36d97bd24d58dc469d3992a68a457a02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BCK_Msk</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="separator:ga36d97bd24d58dc469d3992a68a457a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a793580db48c66a98e44cbda6e0daef"><td class="memItemLeft" align="right" valign="top"><a id="ga2a793580db48c66a98e44cbda6e0daef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BCK</b>&#160;&#160;&#160;RTC_CR_BKP</td></tr>
<tr class="separator:ga2a793580db48c66a98e44cbda6e0daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memItemLeft" align="right" valign="top"><a id="gaa59397ca25b1fc9fbc43cfca986c14e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RECALPF_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)</td></tr>
<tr class="separator:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top"><a id="ga05189137cfd0e73903d9b70d071656b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RECALPF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a></td></tr>
<tr class="separator:ga05189137cfd0e73903d9b70d071656b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memItemLeft" align="right" valign="top"><a id="ga0347e70fa9f25a6a52d3ceac1713ccee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP2F_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436cbba9b17ad91735e876596c8a6914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)</td></tr>
<tr class="separator:ga436cbba9b17ad91735e876596c8a6914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb176578e53b2d8e24a94c8d0212845"><td class="memItemLeft" align="right" valign="top"><a id="gabdb176578e53b2d8e24a94c8d0212845"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP2F</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a></td></tr>
<tr class="separator:gabdb176578e53b2d8e24a94c8d0212845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memItemLeft" align="right" valign="top"><a id="gaf18fa672ae72db52c7a6c5a2658a5190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP1F_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)</td></tr>
<tr class="separator:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top"><a id="gae738b22f6a8123026921a1d14f9547c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP1F</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a></td></tr>
<tr class="separator:gae738b22f6a8123026921a1d14f9547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38f2ee43244798276792a0c5a64f41e"><td class="memItemLeft" align="right" valign="top"><a id="gaa38f2ee43244798276792a0c5a64f41e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSOVF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa38f2ee43244798276792a0c5a64f41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)</td></tr>
<tr class="separator:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top"><a id="ga766c238f964072decba204c7fce850ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSOVF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a></td></tr>
<tr class="separator:ga766c238f964072decba204c7fce850ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bb6ceebab0b76cd2121816e787749a"><td class="memItemLeft" align="right" valign="top"><a id="ga09bb6ceebab0b76cd2121816e787749a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga09bb6ceebab0b76cd2121816e787749a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TSF_Pos)</td></tr>
<tr class="separator:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top"><a id="ga68c0a60dbfc5f1570a48afe450395484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a></td></tr>
<tr class="separator:ga68c0a60dbfc5f1570a48afe450395484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memItemLeft" align="right" valign="top"><a id="ga4bbb887fab178f2ad6c26fe28bd16cd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)</td></tr>
<tr class="separator:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top"><a id="ga96605e50a347507b7f274e9cd894a02c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a></td></tr>
<tr class="separator:ga96605e50a347507b7f274e9cd894a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0e0b639b59be3c662267184bddf69"><td class="memItemLeft" align="right" valign="top"><a id="gab9a0e0b639b59be3c662267184bddf69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INIT_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab9a0e0b639b59be3c662267184bddf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e864e670cc4643c1e65b21da150c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INIT_Pos)</td></tr>
<tr class="separator:gae5e864e670cc4643c1e65b21da150c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top"><a id="gae0eb2f998cd3e7325974347cb2a3d25a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INIT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a></td></tr>
<tr class="separator:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memItemLeft" align="right" valign="top"><a id="ga601564e925eefdbde3aafdcbf0a978c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITF_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INITF_Pos)</td></tr>
<tr class="separator:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top"><a id="gab16dcc6973c611e087030cdb15203972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a></td></tr>
<tr class="separator:gab16dcc6973c611e087030cdb15203972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memItemLeft" align="right" valign="top"><a id="ga8dd0bed53ed3cc1bbc70efa82bcac846"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RSF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_RSF_Pos)</td></tr>
<tr class="separator:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top"><a id="ga9bd683e789841f7d3f138709ffdbfbf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RSF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a></td></tr>
<tr class="separator:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f7e11d89c6480d68013ce7c0478045"><td class="memItemLeft" align="right" valign="top"><a id="gae6f7e11d89c6480d68013ce7c0478045"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITS_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae6f7e11d89c6480d68013ce7c0478045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25131777233cef2dfffdc178667559e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INITS_Pos)</td></tr>
<tr class="separator:ga25131777233cef2dfffdc178667559e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top"><a id="ga7b229bace5ba0c0b48bfeb5efc445292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a></td></tr>
<tr class="separator:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memItemLeft" align="right" valign="top"><a id="gad4312f68d569942ac8d1b6abfb0f5aad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_SHPF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cc41c7b626c5047f97fac12337395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_SHPF_Pos)</td></tr>
<tr class="separator:ga36cc41c7b626c5047f97fac12337395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top"><a id="ga1c4536a874336778ac11109f14573eb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_SHPF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a></td></tr>
<tr class="separator:ga1c4536a874336778ac11109f14573eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memItemLeft" align="right" valign="top"><a id="gab296f795ad4fa25ad0cb3c92967f9565"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAWF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)</td></tr>
<tr class="separator:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top"><a id="ga4d420b5c3f8623cf1116d42fa164be7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAWF</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a></td></tr>
<tr class="separator:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memItemLeft" align="right" valign="top"><a id="gae8240c029696ad91531c3fec1ef1e7fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_A_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f883861bb963a097885c5773f3c0b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)</td></tr>
<tr class="separator:ga2f883861bb963a097885c5773f3c0b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top"><a id="gad248dca1e9532ba31f98d3ec9d2f8711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_A</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a></td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f46098c91b34aa12502d70cdb93bf"><td class="memItemLeft" align="right" valign="top"><a id="ga234f46098c91b34aa12502d70cdb93bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_S_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234f46098c91b34aa12502d70cdb93bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776acde6c1789c37371eb440492825ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos)</td></tr>
<tr class="separator:ga776acde6c1789c37371eb440492825ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top"><a id="ga17bbd4e569a76446df089752cb41b1cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_S</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a></td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memItemLeft" align="right" valign="top"><a id="gaf4c443ed6c81b3ce75dd5e8dd97939fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK4_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ade8f686276ed4761f3741cd928b500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)</td></tr>
<tr class="separator:ga4ade8f686276ed4761f3741cd928b500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top"><a id="ga8ed557e4451ffd3e869bb9ca393d47f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a></td></tr>
<tr class="separator:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd589f750a310c033dafdab213642649"><td class="memItemLeft" align="right" valign="top"><a id="gadd589f750a310c033dafdab213642649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_WDSEL_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadd589f750a310c033dafdab213642649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf0424c522933862730917c9c79f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)</td></tr>
<tr class="separator:gaccf0424c522933862730917c9c79f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top"><a id="ga5a7fdc1719b3159e099c3979da26dd92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_WDSEL</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d605cd74901b7544c8a6cc9f446436"><td class="memItemLeft" align="right" valign="top"><a id="gab4d605cd74901b7544c8a6cc9f446436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab4d605cd74901b7544c8a6cc9f446436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b864018e7de62c954d6fff34bde926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)</td></tr>
<tr class="separator:ga5b864018e7de62c954d6fff34bde926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top"><a id="ga934ea7910b5f5988f6c46ae4703dc29b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a></td></tr>
<tr class="separator:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)</td></tr>
<tr class="separator:ga0cb880cece843ba5314120abcf14e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)</td></tr>
<tr class="separator:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memItemLeft" align="right" valign="top"><a id="gaab5a8a73b82a0e8c16f7f5dc35166622"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f818fa2666247ad93611752020097b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga6f818fa2666247ad93611752020097b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top"><a id="ga784589946bdf3ca0d675cc22d9bafbbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a></td></tr>
<tr class="separator:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)</td></tr>
<tr class="separator:ga79a55db963d0707fc0ae14bffc51c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4744abec80afe01487c6133d9325f47b"><td class="memItemLeft" align="right" valign="top"><a id="ga4744abec80afe01487c6133d9325f47b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK3_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4744abec80afe01487c6133d9325f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)</td></tr>
<tr class="separator:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top"><a id="ga337fba397cab4beb204f4f6e6ddc4bf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a></td></tr>
<tr class="separator:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bfa4c2296c553269373a411323b21f"><td class="memItemLeft" align="right" valign="top"><a id="ga85bfa4c2296c553269373a411323b21f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_PM_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga85bfa4c2296c553269373a411323b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)</td></tr>
<tr class="separator:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top"><a id="gaab68dc30427951b19aecf399b0ae2900"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_PM</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a></td></tr>
<tr class="separator:gaab68dc30427951b19aecf399b0ae2900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memItemLeft" align="right" valign="top"><a id="gadeb1eb233c192d56b4a4f106b3fb4be2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)</td></tr>
<tr class="separator:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top"><a id="ga55bc04190e9eaa916144fa2d1777cbfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a></td></tr>
<tr class="separator:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)</td></tr>
<tr class="separator:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)</td></tr>
<tr class="separator:gab50f98903ad0183c52c40375d45d4d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memItemLeft" align="right" valign="top"><a id="ga914c62bbd3ce817fd1d6f871ed894222"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top"><a id="ga491fda42cfad244596737347fe157142"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a></td></tr>
<tr class="separator:ga491fda42cfad244596737347fe157142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga756c2c137f6d1f89bba95347245b014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga2068b4116fca73a63b1c98f51902acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)</td></tr>
<tr class="separator:ga9f516916142b3ea6110619e8dc600d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87ea1c4a907654aa4565047647afa30"><td class="memItemLeft" align="right" valign="top"><a id="gae87ea1c4a907654aa4565047647afa30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK2_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae87ea1c4a907654aa4565047647afa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0fda62acb0b820b859291e4b45e409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)</td></tr>
<tr class="separator:gabe0fda62acb0b820b859291e4b45e409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top"><a id="ga478d62d55a42779c558e9ba16aec74cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a></td></tr>
<tr class="separator:ga478d62d55a42779c558e9ba16aec74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee274022f516021cba28dede0ff60450"><td class="memItemLeft" align="right" valign="top"><a id="gaee274022f516021cba28dede0ff60450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaee274022f516021cba28dede0ff60450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac320cc91348b22f3e5c0d6106594c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:gac320cc91348b22f3e5c0d6106594c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top"><a id="ga02edb2d87b7fe9936a0cffa96d4a7297"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a></td></tr>
<tr class="separator:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:ga0dab36fbc475b7ec4442020f159601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td></tr>
<tr class="separator:gaf766f39637efe114b38a1aceb352328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fd9dea59596ad989af2bce818b1b93"><td class="memItemLeft" align="right" valign="top"><a id="gac4fd9dea59596ad989af2bce818b1b93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac4fd9dea59596ad989af2bce818b1b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top"><a id="ga22d67ff770aa27509d79afde1865c845"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a></td></tr>
<tr class="separator:ga22d67ff770aa27509d79afde1865c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:gadc164d7ff70842858281cfaff5f29374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td></tr>
<tr class="separator:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbad0bb69a65557c15042154b66eab52"><td class="memItemLeft" align="right" valign="top"><a id="gacbad0bb69a65557c15042154b66eab52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK1_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacbad0bb69a65557c15042154b66eab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838b33a3595df6fe68152bb31f812beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)</td></tr>
<tr class="separator:ga838b33a3595df6fe68152bb31f812beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top"><a id="ga8862250866a358ff3095852f45a160c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a></td></tr>
<tr class="separator:ga8862250866a358ff3095852f45a160c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d9812296958846b0fd24484b205ebd"><td class="memItemLeft" align="right" valign="top"><a id="ga83d9812296958846b0fd24484b205ebd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga83d9812296958846b0fd24484b205ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top"><a id="ga0b623884457edb89f48a2a100aff183a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a></td></tr>
<tr class="separator:ga0b623884457edb89f48a2a100aff183a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:ga2e771d8055c52a1186d3f47dd567457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)</td></tr>
<tr class="separator:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memItemLeft" align="right" valign="top"><a id="ga30f4084231cdc1f72bec8c63dac981a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf69143ae7921782d1baa390c1c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:ga37bf69143ae7921782d1baa390c1c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top"><a id="gab8ec4171be73457bc3dba78bd246e35b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a></td></tr>
<tr class="separator:gab8ec4171be73457bc3dba78bd246e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:gaaaf99585af681202a201178f8156dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:ga485a8c274aa56f705dc1363484d7085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)</td></tr>
<tr class="separator:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8567138f5a3dddde68b6cdda56e41846"><td class="memItemLeft" align="right" valign="top"><a id="ga8567138f5a3dddde68b6cdda56e41846"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_WPR_KEY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8567138f5a3dddde68b6cdda56e41846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81983eda15eb251ae9e94a8290450cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; RTC_WPR_KEY_Pos)</td></tr>
<tr class="separator:ga81983eda15eb251ae9e94a8290450cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top"><a id="ga2d21f29da0e92b2744719aab37278b07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_WPR_KEY</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a></td></tr>
<tr class="separator:ga2d21f29da0e92b2744719aab37278b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memItemLeft" align="right" valign="top"><a id="gaf8cf2c5e2058a406fcb12ef8263f4bf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SSR_SS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e04530ca01c9863f847c09f51f64304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)</td></tr>
<tr class="separator:ga7e04530ca01c9863f847c09f51f64304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top"><a id="ga3881f27b6c7a5c7609b1393682144aed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SSR_SS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a></td></tr>
<tr class="separator:ga3881f27b6c7a5c7609b1393682144aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memItemLeft" align="right" valign="top"><a id="ga043d4cba6c3d17ce136ed8e8fc6ae318"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_SUBFS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c15ddd7f663060a1e540ded10aab86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos)</td></tr>
<tr class="separator:ga58c15ddd7f663060a1e540ded10aab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top"><a id="ga6131eb8c293b98bc5a6c7a4bb1920450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_SUBFS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a></td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memItemLeft" align="right" valign="top"><a id="gab0fdeb64a850c9840a1c140203e61d2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_ADD1S_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145edd31d622a96121168d7f54af1f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)</td></tr>
<tr class="separator:ga145edd31d622a96121168d7f54af1f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top"><a id="ga8fee932563d21382db9ecad458356af2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_ADD1S</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a></td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memItemLeft" align="right" valign="top"><a id="ga9c6a72f9bab0b1783762c3c612d5a0e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_PM_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844125f323c84655caa5d09de90d676a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_PM_Pos)</td></tr>
<tr class="separator:ga844125f323c84655caa5d09de90d676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top"><a id="ga84b3d044be3e63573a5f0d4d14d8e3b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_PM</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a></td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memItemLeft" align="right" valign="top"><a id="ga380cea6fd8d7736ad8d83bce9c6f4379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c592f62a64ad486af67101a02badba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TSTR_HT_Pos)</td></tr>
<tr class="separator:gae1c592f62a64ad486af67101a02badba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top"><a id="ga5765274cda5284899563191cb505235a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a></td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_HT_Pos)</td></tr>
<tr class="separator:ga3b682daaa79917786d55c2bf44a80325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_HT_Pos)</td></tr>
<tr class="separator:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memItemLeft" align="right" valign="top"><a id="gab82c3482dd42a99d0a28d52cfb89be11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top"><a id="gaf12107fe82e4f9de5ae4fdd6c169a846"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a></td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_HU_Pos)</td></tr>
<tr class="separator:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41110f902c7d1b538021d157da48a23"><td class="memItemLeft" align="right" valign="top"><a id="gae41110f902c7d1b538021d157da48a23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae41110f902c7d1b538021d157da48a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top"><a id="ga9743a3843868c712945a7c408183ad73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a></td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:gadf30459ae8455ad0fb382dd866446c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_MNT_Pos)</td></tr>
<tr class="separator:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memItemLeft" align="right" valign="top"><a id="gada4e4f24245be3e28d06c606bb1bd9e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989ebeea3d902970e5189c667f08dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:ga989ebeea3d902970e5189c667f08dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top"><a id="ga64b186af486822cc015cfec613f5cba9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a></td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_MNU_Pos)</td></tr>
<tr class="separator:gac55cd85d2e58a819637d15f70f7179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memItemLeft" align="right" valign="top"><a id="ga8a4e53ced662f212e19f30ccf60fdf74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top"><a id="ga9fbdebcd1da2ea191cca51c222345f15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a></td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:ga807073dc98612721530a79df5b5c265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_ST_Pos)</td></tr>
<tr class="separator:gaee05d278bdd457b4f61d797e45520d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f2a25eab6521118adf40765216cfe4"><td class="memItemLeft" align="right" valign="top"><a id="ga24f2a25eab6521118adf40765216cfe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24f2a25eab6521118adf40765216cfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf868c2dda50075428856aa7551f712c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:gaf868c2dda50075428856aa7551f712c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top"><a id="gac0d8fa76d45faccfe931d6227b29565a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a></td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:ga8990f4d1d493012289778e854c52e97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:gaab6f4275d2a15e7307363124c03a64a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_SU_Pos)</td></tr>
<tr class="separator:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memItemLeft" align="right" valign="top"><a id="gac365337a0d8e54ad40e3d4abeba10d33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9022409e82c29cf18da7efe49032caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:gaa9022409e82c29cf18da7efe49032caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top"><a id="ga4c76ea431470b87f22e7854bd5438d2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a></td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:ga4e9cbf062e41eecacccde522e24452c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_WDU_Pos)</td></tr>
<tr class="separator:ga7f2add59486679cc53f521c139d72852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memItemLeft" align="right" valign="top"><a id="ga2b1a8d81075b72d48e99990de9a22f98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_MT_Pos)</td></tr>
<tr class="separator:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top"><a id="ga7bce43482443f2038a8eebc681067dd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a></td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30556fea7362882afb160a1108ef0539"><td class="memItemLeft" align="right" valign="top"><a id="ga30556fea7362882afb160a1108ef0539"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga30556fea7362882afb160a1108ef0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top"><a id="ga2a5912337df16624b4703d2065c5fdf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a></td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:ga49093134e4ead8b4990e5e1628db0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSDR_MU_Pos)</td></tr>
<tr class="separator:gad67666c54ef1be79a500484a5e755827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d8e7630640b836002e20b25726e7f8"><td class="memItemLeft" align="right" valign="top"><a id="ga02d8e7630640b836002e20b25726e7f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga02d8e7630640b836002e20b25726e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TSDR_DT_Pos)</td></tr>
<tr class="separator:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top"><a id="ga39c9ff61f3b622b829aa9354ca84e44e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a></td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_DT_Pos)</td></tr>
<tr class="separator:ga81e02a917946bddaa027a04538576533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_DT_Pos)</td></tr>
<tr class="separator:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memItemLeft" align="right" valign="top"><a id="ga031ca4fddcc1f40b7db8b46ec32ed60c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top"><a id="gace7ca73ebca21ed3a17315f06757042a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a></td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:gaa43ed53b8109ff32755885127ba987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSDR_DU_Pos)</td></tr>
<tr class="separator:ga209573a43dd1f21ef569d75593ad03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memItemLeft" align="right" valign="top"><a id="gac381e2fe1c99a95a6a41f1845d6f207f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSSSR_SS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)</td></tr>
<tr class="separator:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top"><a id="ga2fb913ce5f1c0e341b308d9b5858bfa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSSSR_SS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a></td></tr>
<tr class="separator:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5458d41d3893259a7c1adcb12626552d"><td class="memItemLeft" align="right" valign="top"><a id="ga5458d41d3893259a7c1adcb12626552d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5458d41d3893259a7c1adcb12626552d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALP_Pos)</td></tr>
<tr class="separator:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top"><a id="ga9b13b9724302c25fbca76684f5968528"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALP</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a></td></tr>
<tr class="separator:ga9b13b9724302c25fbca76684f5968528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memItemLeft" align="right" valign="top"><a id="ga4ad4a6054ae32e1332b456d59e0aa36c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW8_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALW8_Pos)</td></tr>
<tr class="separator:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top"><a id="ga28f8c7f5f5bf772c81170a2eab055557"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW8</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a></td></tr>
<tr class="separator:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac54a062e43b815b226acdb30888ca9"><td class="memItemLeft" align="right" valign="top"><a id="ga9ac54a062e43b815b226acdb30888ca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW16_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga9ac54a062e43b815b226acdb30888ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALW16_Pos)</td></tr>
<tr class="separator:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top"><a id="ga70857526590d6f7e25d9551187105583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW16</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a></td></tr>
<tr class="separator:ga70857526590d6f7e25d9551187105583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702670ae12e1600fea81ef41ea485fd6"><td class="memItemLeft" align="right" valign="top"><a id="ga702670ae12e1600fea81ef41ea485fd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga702670ae12e1600fea81ef41ea485fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a>&#160;&#160;&#160;(0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top"><a id="ga44fcacd12e1cfc1fa823c798cb6a7663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a></td></tr>
<tr class="separator:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gac9146fbef6a53896f3160c89ed651b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gadc4966c71cab83be4069e0566222d375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gae240b185d0c9c6e314a456627e6e4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:gab8880325073e167137366402f15d5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; RTC_CALR_CALM_Pos)</td></tr>
<tr class="separator:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410fe59e1c009eae03179d93abcf83c8"><td class="memItemLeft" align="right" valign="top"><a id="ga410fe59e1c009eae03179d93abcf83c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC15MODE_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga410fe59e1c009eae03179d93abcf83c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae238e4cda5608a2f2600da6ae9d6e4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af">RTC_TAFCR_PC15MODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC15MODE_Pos)</td></tr>
<tr class="separator:gae238e4cda5608a2f2600da6ae9d6e4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489ae67aa0f5da8168ccb3ccc340af0"><td class="memItemLeft" align="right" valign="top"><a id="ga4489ae67aa0f5da8168ccb3ccc340af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC15MODE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af">RTC_TAFCR_PC15MODE_Msk</a></td></tr>
<tr class="separator:ga4489ae67aa0f5da8168ccb3ccc340af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3237b7db87bfbe893aa28c9613f0ea"><td class="memItemLeft" align="right" valign="top"><a id="ga5b3237b7db87bfbe893aa28c9613f0ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC15VALUE_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga5b3237b7db87bfbe893aa28c9613f0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0981d94020f9acaeaf913ee53c96c7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6">RTC_TAFCR_PC15VALUE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC15VALUE_Pos)</td></tr>
<tr class="separator:ga0981d94020f9acaeaf913ee53c96c7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0694fc4ff9124ee25146aa04d1123034"><td class="memItemLeft" align="right" valign="top"><a id="ga0694fc4ff9124ee25146aa04d1123034"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC15VALUE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6">RTC_TAFCR_PC15VALUE_Msk</a></td></tr>
<tr class="separator:ga0694fc4ff9124ee25146aa04d1123034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0050253c92bb6e9a136a984659a7e6"><td class="memItemLeft" align="right" valign="top"><a id="gaff0050253c92bb6e9a136a984659a7e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC14MODE_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaff0050253c92bb6e9a136a984659a7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c9a5a51170f9d3ddd18f674afc3cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1">RTC_TAFCR_PC14MODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC14MODE_Pos)</td></tr>
<tr class="separator:gad4c9a5a51170f9d3ddd18f674afc3cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7704d05949a09ed16a35a18900fc8e2e"><td class="memItemLeft" align="right" valign="top"><a id="ga7704d05949a09ed16a35a18900fc8e2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC14MODE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1">RTC_TAFCR_PC14MODE_Msk</a></td></tr>
<tr class="separator:ga7704d05949a09ed16a35a18900fc8e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17a0f5154c26b387c717f2ad37abc71"><td class="memItemLeft" align="right" valign="top"><a id="gaf17a0f5154c26b387c717f2ad37abc71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC14VALUE_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf17a0f5154c26b387c717f2ad37abc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd6b996514923518d681a0621b50351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351">RTC_TAFCR_PC14VALUE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC14VALUE_Pos)</td></tr>
<tr class="separator:ga5fd6b996514923518d681a0621b50351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610cf4335cb75c611a152d4d5ab81ee5"><td class="memItemLeft" align="right" valign="top"><a id="ga610cf4335cb75c611a152d4d5ab81ee5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC14VALUE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351">RTC_TAFCR_PC14VALUE_Msk</a></td></tr>
<tr class="separator:ga610cf4335cb75c611a152d4d5ab81ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ac1a8cc14c5c7a9f1518a9272079a5"><td class="memItemLeft" align="right" valign="top"><a id="ga73ac1a8cc14c5c7a9f1518a9272079a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC13MODE_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga73ac1a8cc14c5c7a9f1518a9272079a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef198d987231aa4f0219a908f07a6d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42">RTC_TAFCR_PC13MODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC13MODE_Pos)</td></tr>
<tr class="separator:gaef198d987231aa4f0219a908f07a6d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b91999c7f1b7e411118ccedec2be4fb"><td class="memItemLeft" align="right" valign="top"><a id="ga1b91999c7f1b7e411118ccedec2be4fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC13MODE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42">RTC_TAFCR_PC13MODE_Msk</a></td></tr>
<tr class="separator:ga1b91999c7f1b7e411118ccedec2be4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b91f9b7dca215ffd7ace02dfece6ca7"><td class="memItemLeft" align="right" valign="top"><a id="ga5b91f9b7dca215ffd7ace02dfece6ca7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC13VALUE_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5b91f9b7dca215ffd7ace02dfece6ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfc3a5bd265cfc443bfb72f3667d54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d">RTC_TAFCR_PC13VALUE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC13VALUE_Pos)</td></tr>
<tr class="separator:ga9dfc3a5bd265cfc443bfb72f3667d54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f28933f09d066c8404ed3a6a59eba0"><td class="memItemLeft" align="right" valign="top"><a id="ga22f28933f09d066c8404ed3a6a59eba0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_PC13VALUE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d">RTC_TAFCR_PC13VALUE_Msk</a></td></tr>
<tr class="separator:ga22f28933f09d066c8404ed3a6a59eba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46c537f405a4424f17cf6f47a0bdc7c"><td class="memItemLeft" align="right" valign="top"><a id="gad46c537f405a4424f17cf6f47a0bdc7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPUDIS_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad46c537f405a4424f17cf6f47a0bdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)</td></tr>
<tr class="separator:gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef294e75771913e4a47386f42a23f72"><td class="memItemLeft" align="right" valign="top"><a id="ga9ef294e75771913e4a47386f42a23f72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPUDIS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a></td></tr>
<tr class="separator:ga9ef294e75771913e4a47386f42a23f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0650b78abfcc5a3a6b247fb9791b9292"><td class="memItemLeft" align="right" valign="top"><a id="ga0650b78abfcc5a3a6b247fb9791b9292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0650b78abfcc5a3a6b247fb9791b9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76638587b6e5989ffe219851a96e4f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td></tr>
<tr class="separator:ga76638587b6e5989ffe219851a96e4f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memItemLeft" align="right" valign="top"><a id="ga7b73d2b8da78967a6f594dbffe58c222"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a></td></tr>
<tr class="separator:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae010ed965c1e968cc14f988d50662546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td></tr>
<tr class="separator:gae010ed965c1e968cc14f988d50662546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f0faa59aa4490d696d1fec767aae41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td></tr>
<tr class="separator:ga16f0faa59aa4490d696d1fec767aae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978ec86db46d77d83e1627a563e5a622"><td class="memItemLeft" align="right" valign="top"><a id="ga978ec86db46d77d83e1627a563e5a622"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga978ec86db46d77d83e1627a563e5a622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf978c259714ae9072766be91c8d982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td></tr>
<tr class="separator:gacf978c259714ae9072766be91c8d982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cb37c43747c779f7db2842a2582e67"><td class="memItemLeft" align="right" valign="top"><a id="gab1cb37c43747c779f7db2842a2582e67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a></td></tr>
<tr class="separator:gab1cb37c43747c779f7db2842a2582e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa356fb5db5ab398728afef0ae39214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td></tr>
<tr class="separator:gaa356fb5db5ab398728afef0ae39214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td></tr>
<tr class="separator:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487bd3ad7900df341c4fe63fb409d2bd"><td class="memItemLeft" align="right" valign="top"><a id="ga487bd3ad7900df341c4fe63fb409d2bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga487bd3ad7900df341c4fe63fb409d2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e169834a26329219aa2271781756dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:ga2e169834a26329219aa2271781756dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memItemLeft" align="right" valign="top"><a id="ga8ad84446486b8c9f640fa54d50ecc0e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a></td></tr>
<tr class="separator:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb533067640fcf87ad77027ce936e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:gabb533067640fcf87ad77027ce936e9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td></tr>
<tr class="separator:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e4ad22e6610c5c39fbc548b621b244"><td class="memItemLeft" align="right" valign="top"><a id="ga73e4ad22e6610c5c39fbc548b621b244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPTS_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga73e4ad22e6610c5c39fbc548b621b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195a1c8285f2826479b6afb75576ac3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos)</td></tr>
<tr class="separator:ga195a1c8285f2826479b6afb75576ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memItemLeft" align="right" valign="top"><a id="gac929fab94fdca2d1b3b3cf7c93fe6e49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPTS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a></td></tr>
<tr class="separator:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0e27811bd76fcf94c2f802df2a742f"><td class="memItemLeft" align="right" valign="top"><a id="ga5d0e27811bd76fcf94c2f802df2a742f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP2TRG_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5d0e27811bd76fcf94c2f802df2a742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f7e43c7127ffa0dac5c94233360852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)</td></tr>
<tr class="separator:ga92f7e43c7127ffa0dac5c94233360852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c4d227971b56e3160c71b7479c769d"><td class="memItemLeft" align="right" valign="top"><a id="gad2c4d227971b56e3160c71b7479c769d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP2TRG</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a></td></tr>
<tr class="separator:gad2c4d227971b56e3160c71b7479c769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46ab34c29b3dfa1dc0c3866cb52ce9f"><td class="memItemLeft" align="right" valign="top"><a id="gac46ab34c29b3dfa1dc0c3866cb52ce9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP2E_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac46ab34c29b3dfa1dc0c3866cb52ce9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad539217084c83e84eb27ec76eca40152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos)</td></tr>
<tr class="separator:gad539217084c83e84eb27ec76eca40152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memItemLeft" align="right" valign="top"><a id="ga7e98a0062ef81bcbc790a8d77720a61c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP2E</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a></td></tr>
<tr class="separator:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b58fa23a2a04d3a4a46d42fa4673ec5"><td class="memItemLeft" align="right" valign="top"><a id="ga9b58fa23a2a04d3a4a46d42fa4673ec5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9b58fa23a2a04d3a4a46d42fa4673ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028b4854bd356dc30a8b02ab5ed1eb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos)</td></tr>
<tr class="separator:ga028b4854bd356dc30a8b02ab5ed1eb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memItemLeft" align="right" valign="top"><a id="gaa0fb33b24d2ebc19e7fe52f0661a3085"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPIE</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a></td></tr>
<tr class="separator:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6904e60d49c241ecb2347a3da9df8054"><td class="memItemLeft" align="right" valign="top"><a id="ga6904e60d49c241ecb2347a3da9df8054"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1TRG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6904e60d49c241ecb2347a3da9df8054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d7cfb15da3ed9689baa85471ff2f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)</td></tr>
<tr class="separator:ga81d7cfb15da3ed9689baa85471ff2f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f85925873bcd3f795417053bfc5f33"><td class="memItemLeft" align="right" valign="top"><a id="ga76f85925873bcd3f795417053bfc5f33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1TRG</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a></td></tr>
<tr class="separator:ga76f85925873bcd3f795417053bfc5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae207869690b2ec429b0422006ecae9ee"><td class="memItemLeft" align="right" valign="top"><a id="gae207869690b2ec429b0422006ecae9ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1E_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae207869690b2ec429b0422006ecae9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad775a4255d5762b8871f79826d48e5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos)</td></tr>
<tr class="separator:gad775a4255d5762b8871f79826d48e5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68c195cf709d18cd426560302b97852"><td class="memItemLeft" align="right" valign="top"><a id="gaa68c195cf709d18cd426560302b97852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1E</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a></td></tr>
<tr class="separator:gaa68c195cf709d18cd426560302b97852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memItemLeft" align="right" valign="top"><a id="ga8d9515fd74e3bcf03f4e62d8c7e1b070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_ALARMOUTTYPE</b>&#160;&#160;&#160;RTC_TAFCR_PC13VALUE</td></tr>
<tr class="separator:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memItemLeft" align="right" valign="top"><a id="ga97b73051e1ea4d40a4877f9580c2eb63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d71d0606814b6d20253a645bdb5936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:ga77d71d0606814b6d20253a645bdb5936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top"><a id="ga7b0550ccc175ff54e560cc5fb96fbb2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a></td></tr>
<tr class="separator:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:gabbdb202f388835593843f480c3b3af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td></tr>
<tr class="separator:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c69419fc862f5012e842942dd755be"><td class="memItemLeft" align="right" valign="top"><a id="gaf5c69419fc862f5012e842942dd755be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_SS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5c69419fc862f5012e842942dd755be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba25e1519a8aa3222912425ae4c4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)</td></tr>
<tr class="separator:gadba25e1519a8aa3222912425ae4c4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top"><a id="ga4a6b683531fded4e2a77d047da7eb203"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_SS</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a></td></tr>
<tr class="separator:ga4a6b683531fded4e2a77d047da7eb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memItemLeft" align="right" valign="top"><a id="ga2f1d2c5a9e481ca06d0e29332f6f948a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CPHA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07233629d8982af09168080501d30522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CPHA_Pos)</td></tr>
<tr class="separator:ga07233629d8982af09168080501d30522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3274c0dce6293370773c5050f9c4be"><td class="memItemLeft" align="right" valign="top"><a id="gadd3274c0dce6293370773c5050f9c4be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CPOL_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadd3274c0dce6293370773c5050f9c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95caab18b821909a9547771f9316e2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CPOL_Pos)</td></tr>
<tr class="separator:ga95caab18b821909a9547771f9316e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27567886a2c76d088e01ad16851cdb71"><td class="memItemLeft" align="right" valign="top"><a id="ga27567886a2c76d088e01ad16851cdb71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_MSTR_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga27567886a2c76d088e01ad16851cdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94621170d4ce16d6e7f2310461df97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_MSTR_Pos)</td></tr>
<tr class="separator:gab94621170d4ce16d6e7f2310461df97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a71c219a81b476e66c3579d72120b9"><td class="memItemLeft" align="right" valign="top"><a id="gac6a71c219a81b476e66c3579d72120b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BR_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac6a71c219a81b476e66c3579d72120b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec378749f03998b5d2769c3d83deef23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:gaec378749f03998b5d2769c3d83deef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5515b536f82c1d91a64bd534030284"><td class="memItemLeft" align="right" valign="top"><a id="ga3f5515b536f82c1d91a64bd534030284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SPE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3f5515b536f82c1d91a64bd534030284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SPE_Pos)</td></tr>
<tr class="separator:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982b564879d1dc60a3be787409df0c27"><td class="memItemLeft" align="right" valign="top"><a id="ga982b564879d1dc60a3be787409df0c27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_LSBFIRST_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga982b564879d1dc60a3be787409df0c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)</td></tr>
<tr class="separator:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99cf4909aa9307e01f61645451a9d0e"><td class="memItemLeft" align="right" valign="top"><a id="gad99cf4909aa9307e01f61645451a9d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SSI_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad99cf4909aa9307e01f61645451a9d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SSI_Pos)</td></tr>
<tr class="separator:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2909290fab17ee930afc335811f574c"><td class="memItemLeft" align="right" valign="top"><a id="gab2909290fab17ee930afc335811f574c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SSM_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2909290fab17ee930afc335811f574c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43417092a8ed735def35b386a251a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SSM_Pos)</td></tr>
<tr class="separator:ga43417092a8ed735def35b386a251a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memItemLeft" align="right" valign="top"><a id="gadd702fae4dcca65f3b43b2e02f67ee7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_RXONLY_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d6321808ed988c60d703e062d58b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)</td></tr>
<tr class="separator:ga02d6321808ed988c60d703e062d58b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0d520a4bc6e5d181cfab0156888df5"><td class="memItemLeft" align="right" valign="top"><a id="ga7e0d520a4bc6e5d181cfab0156888df5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCL_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7e0d520a4bc6e5d181cfab0156888df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ffaaa88b53e1ca8d7b176d95363b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">SPI_CR1_CRCL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCL_Pos)</td></tr>
<tr class="separator:ga33ffaaa88b53e1ca8d7b176d95363b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3828b6114d16fada0dea07b902377a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">SPI_CR1_CRCL_Msk</a></td></tr>
<tr class="separator:ga3828b6114d16fada0dea07b902377a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memItemLeft" align="right" valign="top"><a id="ga4280bd0e8bcc3a268fa3a17b684499d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCNEXT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbf9ed4a9723901f5414654f151d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)</td></tr>
<tr class="separator:gaebbf9ed4a9723901f5414654f151d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memItemLeft" align="right" valign="top"><a id="ga54cb3022c5e3d98cd81a7ff1cb087fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCEN_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)</td></tr>
<tr class="separator:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2975c27caad9e31aad719d78d591ac1d"><td class="memItemLeft" align="right" valign="top"><a id="ga2975c27caad9e31aad719d78d591ac1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIOE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2975c27caad9e31aad719d78d591ac1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcee503ed5669187bb980faf90d57ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)</td></tr>
<tr class="separator:ga5bcee503ed5669187bb980faf90d57ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memItemLeft" align="right" valign="top"><a id="gab07c9facbfdb0a7d5d89b1fd6a3ef711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIMODE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)</td></tr>
<tr class="separator:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memItemLeft" align="right" valign="top"><a id="ga3079c4eebd0aef7bd22817bb99f21021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_RXDMAEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae038c9a5d545c01038bf6628492cdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)</td></tr>
<tr class="separator:gae038c9a5d545c01038bf6628492cdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memItemLeft" align="right" valign="top"><a id="ga24ae89d7e48296566cd18fb7495a2c81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_TXDMAEN_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)</td></tr>
<tr class="separator:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memItemLeft" align="right" valign="top"><a id="gaa0d0f5f51a5804e1a204bf1643516896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_SSOE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_SSOE_Pos)</td></tr>
<tr class="separator:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3d219a0dd2637fb87e10a081f4a298"><td class="memItemLeft" align="right" valign="top"><a id="ga1f3d219a0dd2637fb87e10a081f4a298"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_NSSP_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1f3d219a0dd2637fb87e10a081f4a298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1281722c6a39352d7a245ab1d6fd4509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">SPI_CR2_NSSP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_NSSP_Pos)</td></tr>
<tr class="separator:ga1281722c6a39352d7a245ab1d6fd4509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">SPI_CR2_NSSP_Msk</a></td></tr>
<tr class="separator:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192ac1c1066c8867a6fec7de630d222"><td class="memItemLeft" align="right" valign="top"><a id="gaa192ac1c1066c8867a6fec7de630d222"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_FRF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa192ac1c1066c8867a6fec7de630d222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_FRF_Pos)</td></tr>
<tr class="separator:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a></td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memItemLeft" align="right" valign="top"><a id="ga632cdba8557df9c3bbd2561b93f4e0f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_ERRIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)</td></tr>
<tr class="separator:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e1e16fa6007b96880333d0321c5971"><td class="memItemLeft" align="right" valign="top"><a id="gaf2e1e16fa6007b96880333d0321c5971"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_RXNEIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf2e1e16fa6007b96880333d0321c5971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad371f3900a415251ab34cd186d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)</td></tr>
<tr class="separator:ga3ad371f3900a415251ab34cd186d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memItemLeft" align="right" valign="top"><a id="ga01e9b00dc195c10d1baefd0687ab9262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_TXEIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)</td></tr>
<tr class="separator:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d99d892c07e86bdec0167e55afefea2"><td class="memItemLeft" align="right" valign="top"><a id="ga2d99d892c07e86bdec0167e55afefea2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d99d892c07e86bdec0167e55afefea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7db0848da7dbee5d397a27c6f51a865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">SPI_CR2_DS_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SPI_CR2_DS_Pos)</td></tr>
<tr class="separator:gac7db0848da7dbee5d397a27c6f51a865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d3bea8f7b00a3aed164205560883e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">SPI_CR2_DS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">SPI_CR2_DS_Msk</a></td></tr>
<tr class="separator:gad72d3bea8f7b00a3aed164205560883e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8b0bd4da867611af0da029844516da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da">SPI_CR2_DS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_DS_Pos)</td></tr>
<tr class="separator:ga1c8b0bd4da867611af0da029844516da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a617224e715578574d6ecd4218624e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e">SPI_CR2_DS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_CR2_DS_Pos)</td></tr>
<tr class="separator:gac6a617224e715578574d6ecd4218624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab568575d59e159d7b607216a02c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802">SPI_CR2_DS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; SPI_CR2_DS_Pos)</td></tr>
<tr class="separator:gadab568575d59e159d7b607216a02c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05715df3b87f83b5caf3509e7b2eb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34">SPI_CR2_DS_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; SPI_CR2_DS_Pos)</td></tr>
<tr class="separator:gab05715df3b87f83b5caf3509e7b2eb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8140a279ef9c9bcbf108177185b95ee7"><td class="memItemLeft" align="right" valign="top"><a id="ga8140a279ef9c9bcbf108177185b95ee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_FRXTH_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8140a279ef9c9bcbf108177185b95ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aeae96a86eaad0ace634241b0de7ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">SPI_CR2_FRXTH_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_FRXTH_Pos)</td></tr>
<tr class="separator:ga1aeae96a86eaad0ace634241b0de7ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e02994914afef4270508bc3219db477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">SPI_CR2_FRXTH</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">SPI_CR2_FRXTH_Msk</a></td></tr>
<tr class="separator:ga6e02994914afef4270508bc3219db477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fb6b0a429f5c9c32744b957921fb2b"><td class="memItemLeft" align="right" valign="top"><a id="ga19fb6b0a429f5c9c32744b957921fb2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_LDMARX_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga19fb6b0a429f5c9c32744b957921fb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328a229d4b4e8e5a84f2d2561796e985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">SPI_CR2_LDMARX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_LDMARX_Pos)</td></tr>
<tr class="separator:ga328a229d4b4e8e5a84f2d2561796e985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">SPI_CR2_LDMARX_Msk</a></td></tr>
<tr class="separator:gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e7407f185f89e5c5a82a7aa8141002"><td class="memItemLeft" align="right" valign="top"><a id="ga81e7407f185f89e5c5a82a7aa8141002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_LDMATX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga81e7407f185f89e5c5a82a7aa8141002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17aed0276aab29fd9f996bfd02db3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">SPI_CR2_LDMATX_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_LDMATX_Pos)</td></tr>
<tr class="separator:gae17aed0276aab29fd9f996bfd02db3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fe5d3bde9983ff16a5227671642e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">SPI_CR2_LDMATX_Msk</a></td></tr>
<tr class="separator:gae1fe5d3bde9983ff16a5227671642e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a27b203d1275f848f2767d76c9e3b"><td class="memItemLeft" align="right" valign="top"><a id="ga306a27b203d1275f848f2767d76c9e3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_RXNE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga306a27b203d1275f848f2767d76c9e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7198d3d1f577cae637c8295e7691e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_RXNE_Pos)</td></tr>
<tr class="separator:ga85e7198d3d1f577cae637c8295e7691e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e10388eb117c22b63994b491d9ec9d"><td class="memItemLeft" align="right" valign="top"><a id="ga92e10388eb117c22b63994b491d9ec9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_TXE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga92e10388eb117c22b63994b491d9ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9564d438c48424c767347324a2eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_TXE_Pos)</td></tr>
<tr class="separator:gaee9564d438c48424c767347324a2eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411b6a4aa85d06e425050130f82db35c"><td class="memItemLeft" align="right" valign="top"><a id="ga411b6a4aa85d06e425050130f82db35c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_CRCERR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga411b6a4aa85d06e425050130f82db35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f508924f9e531136bf0d4fadb68d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_CRCERR_Pos)</td></tr>
<tr class="separator:gad4f508924f9e531136bf0d4fadb68d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memItemLeft" align="right" valign="top"><a id="gafb7ef73b03bbd542c54fc4e9c9124e73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_MODF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db9b07f317546b9f724067956b07e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_MODF_Pos)</td></tr>
<tr class="separator:ga3db9b07f317546b9f724067956b07e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memItemLeft" align="right" valign="top"><a id="ga6137ac3afbbc8b50c7a998368d2cb9be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_OVR_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73daf0783ad13468420bbf4d05e150dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_OVR_Pos)</td></tr>
<tr class="separator:ga73daf0783ad13468420bbf4d05e150dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8313629719f8dc81536dd8faa824e6c8"><td class="memItemLeft" align="right" valign="top"><a id="ga8313629719f8dc81536dd8faa824e6c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_BSY_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8313629719f8dc81536dd8faa824e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcecff7ba1632cf4035a83dd588c4421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_BSY_Pos)</td></tr>
<tr class="separator:gafcecff7ba1632cf4035a83dd588c4421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0e70677f5775a55044111eb83e1ba6"><td class="memItemLeft" align="right" valign="top"><a id="gafb0e70677f5775a55044111eb83e1ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FRE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb0e70677f5775a55044111eb83e1ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_FRE_Pos)</td></tr>
<tr class="separator:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a></td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f440bc7e9a34e9094268fe763eeb53a"><td class="memItemLeft" align="right" valign="top"><a id="ga9f440bc7e9a34e9094268fe763eeb53a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FRLVL_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9f440bc7e9a34e9094268fe763eeb53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55736e2e0d0d6c79de7ab2de1780f1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">SPI_SR_FRLVL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SPI_SR_FRLVL_Pos)</td></tr>
<tr class="separator:ga55736e2e0d0d6c79de7ab2de1780f1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60df84101c523802832c4d1a2895d665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">SPI_SR_FRLVL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">SPI_SR_FRLVL_Msk</a></td></tr>
<tr class="separator:ga60df84101c523802832c4d1a2895d665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71097020570fca9a40525ab885006c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6">SPI_SR_FRLVL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_FRLVL_Pos)</td></tr>
<tr class="separator:gaa71097020570fca9a40525ab885006c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab005ca7ab6c83b59888e4f6185fd2495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495">SPI_SR_FRLVL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_SR_FRLVL_Pos)</td></tr>
<tr class="separator:gab005ca7ab6c83b59888e4f6185fd2495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66cece750fe7dcf3edf1bbb432c16c5"><td class="memItemLeft" align="right" valign="top"><a id="gac66cece750fe7dcf3edf1bbb432c16c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FTLVL_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac66cece750fe7dcf3edf1bbb432c16c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15785f5b333e50c39392193acc5f2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">SPI_SR_FTLVL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SPI_SR_FTLVL_Pos)</td></tr>
<tr class="separator:gaa15785f5b333e50c39392193acc5f2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17880f1e186033ebc6917c008a623371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">SPI_SR_FTLVL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">SPI_SR_FTLVL_Msk</a></td></tr>
<tr class="separator:ga17880f1e186033ebc6917c008a623371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39582c6501a37d23965a05094b45b960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960">SPI_SR_FTLVL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_FTLVL_Pos)</td></tr>
<tr class="separator:ga39582c6501a37d23965a05094b45b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecd73445c075217abe6443b3788d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702">SPI_SR_FTLVL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SPI_SR_FTLVL_Pos)</td></tr>
<tr class="separator:gaaecd73445c075217abe6443b3788d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memItemLeft" align="right" valign="top"><a id="ga5b57ca6bca45cfdaed4a26fefc0da85f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DR_DR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50021b52352481a497f21c72c33e966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_DR_DR_Pos)</td></tr>
<tr class="separator:gaf50021b52352481a497f21c72c33e966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memItemLeft" align="right" valign="top"><a id="ga0244eb48f4c5158b03dd4b26cc0d2eac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CRCPR_CRCPOLY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c234978a817dee4fc561201b3ef056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)</td></tr>
<tr class="separator:ga67c234978a817dee4fc561201b3ef056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memItemLeft" align="right" valign="top"><a id="ga2b80d92a2b51c4c61d5a646ac2b36129"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RXCRCR_RXCRC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)</td></tr>
<tr class="separator:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e6e24778c36e45838350d052916d1"><td class="memItemLeft" align="right" valign="top"><a id="ga0a0e6e24778c36e45838350d052916d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TXCRCR_TXCRC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a0e6e24778c36e45838350d052916d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)</td></tr>
<tr class="separator:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memItemLeft" align="right" valign="top"><a id="ga443830d47e0ebc5e0141dad4a7d43978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SMOD_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)</td></tr>
<tr class="separator:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e491769fbddf2ab68b1c8621e1c3dd6"><td class="memItemLeft" align="right" valign="top"><a id="ga3e491769fbddf2ab68b1c8621e1c3dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_MEM_MODE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3e491769fbddf2ab68b1c8621e1c3dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694e0de710bb2fb84325c555e6c678bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">SYSCFG_CFGR1_MEM_MODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos)</td></tr>
<tr class="separator:ga694e0de710bb2fb84325c555e6c678bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844133af99402c342767b0406cb874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">SYSCFG_CFGR1_MEM_MODE_Msk</a></td></tr>
<tr class="separator:gae844133af99402c342767b0406cb874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84f4abe53c4d2516ab017626477817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817">SYSCFG_CFGR1_MEM_MODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos)</td></tr>
<tr class="separator:gafc84f4abe53c4d2516ab017626477817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3">SYSCFG_CFGR1_MEM_MODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos)</td></tr>
<tr class="separator:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fe5f47bfd4c9b82ef44fea0e6f5a55"><td class="memItemLeft" align="right" valign="top"><a id="gaa0fe5f47bfd4c9b82ef44fea0e6f5a55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_DMA_RMP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa0fe5f47bfd4c9b82ef44fea0e6f5a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03379e176407740c9f6e42add0009a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03379e176407740c9f6e42add0009a28">SYSCFG_CFGR1_DMA_RMP_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; SYSCFG_CFGR1_DMA_RMP_Pos)</td></tr>
<tr class="separator:ga03379e176407740c9f6e42add0009a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1665274e5a19bf9ca114594e399133db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db">SYSCFG_CFGR1_DMA_RMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03379e176407740c9f6e42add0009a28">SYSCFG_CFGR1_DMA_RMP_Msk</a></td></tr>
<tr class="separator:ga1665274e5a19bf9ca114594e399133db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2229dd7aad57f512ef62d6d40db9804a"><td class="memItemLeft" align="right" valign="top"><a id="ga2229dd7aad57f512ef62d6d40db9804a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_ADC_DMA_RMP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2229dd7aad57f512ef62d6d40db9804a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0560f1a8e29e0db3bf4221052b72b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac0560f1a8e29e0db3bf4221052b72b6e">SYSCFG_CFGR1_ADC_DMA_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_ADC_DMA_RMP_Pos)</td></tr>
<tr class="separator:gac0560f1a8e29e0db3bf4221052b72b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54abc7be3abb562bbd087897e3bc074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad54abc7be3abb562bbd087897e3bc074">SYSCFG_CFGR1_ADC_DMA_RMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac0560f1a8e29e0db3bf4221052b72b6e">SYSCFG_CFGR1_ADC_DMA_RMP_Msk</a></td></tr>
<tr class="separator:gad54abc7be3abb562bbd087897e3bc074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60032228eed9a774bfe56a5d07ace9ab"><td class="memItemLeft" align="right" valign="top"><a id="ga60032228eed9a774bfe56a5d07ace9ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga60032228eed9a774bfe56a5d07ace9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac327de335884d912b2530e33b578b92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac327de335884d912b2530e33b578b92e">SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos)</td></tr>
<tr class="separator:gac327de335884d912b2530e33b578b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7367a50bd43ea5a8af81884df48f254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7367a50bd43ea5a8af81884df48f254">SYSCFG_CFGR1_USART1TX_DMA_RMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac327de335884d912b2530e33b578b92e">SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk</a></td></tr>
<tr class="separator:gae7367a50bd43ea5a8af81884df48f254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef6ad3cf643fc877e4663898f71e831"><td class="memItemLeft" align="right" valign="top"><a id="ga0ef6ad3cf643fc877e4663898f71e831"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0ef6ad3cf643fc877e4663898f71e831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830fa400ec90a6bd1e8252115c1aef34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga830fa400ec90a6bd1e8252115c1aef34">SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos)</td></tr>
<tr class="separator:ga830fa400ec90a6bd1e8252115c1aef34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada73e24f0db4c17bb3ff19c42799fdaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada73e24f0db4c17bb3ff19c42799fdaf">SYSCFG_CFGR1_USART1RX_DMA_RMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga830fa400ec90a6bd1e8252115c1aef34">SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk</a></td></tr>
<tr class="separator:gada73e24f0db4c17bb3ff19c42799fdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba1fa1bf9c31a9e0b2ebdcbda5fd1d2"><td class="memItemLeft" align="right" valign="top"><a id="ga3ba1fa1bf9c31a9e0b2ebdcbda5fd1d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_TIM16_DMA_RMP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3ba1fa1bf9c31a9e0b2ebdcbda5fd1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073c1c3f71bd191102f9a787082df7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga073c1c3f71bd191102f9a787082df7d8">SYSCFG_CFGR1_TIM16_DMA_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_TIM16_DMA_RMP_Pos)</td></tr>
<tr class="separator:ga073c1c3f71bd191102f9a787082df7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fa1213ab68bcce2a480325814366ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff">SYSCFG_CFGR1_TIM16_DMA_RMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga073c1c3f71bd191102f9a787082df7d8">SYSCFG_CFGR1_TIM16_DMA_RMP_Msk</a></td></tr>
<tr class="separator:gaf7fa1213ab68bcce2a480325814366ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1503833348705510840dce0f2e6973f3"><td class="memItemLeft" align="right" valign="top"><a id="ga1503833348705510840dce0f2e6973f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_TIM17_DMA_RMP_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1503833348705510840dce0f2e6973f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae105a737eb48a8c3ced5167be02be68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae105a737eb48a8c3ced5167be02be68">SYSCFG_CFGR1_TIM17_DMA_RMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_TIM17_DMA_RMP_Pos)</td></tr>
<tr class="separator:gaae105a737eb48a8c3ced5167be02be68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93eb83f8ea3091f030fdfad3fdae926b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b">SYSCFG_CFGR1_TIM17_DMA_RMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae105a737eb48a8c3ced5167be02be68">SYSCFG_CFGR1_TIM17_DMA_RMP_Msk</a></td></tr>
<tr class="separator:ga93eb83f8ea3091f030fdfad3fdae926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ae56c27320f2dc05a5f4ff64ad0077"><td class="memItemLeft" align="right" valign="top"><a id="gaf0ae56c27320f2dc05a5f4ff64ad0077"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_I2C_FMP_PB6_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf0ae56c27320f2dc05a5f4ff64ad0077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a1e574266cf666f68b961dc63077de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38a1e574266cf666f68b961dc63077de">SYSCFG_CFGR1_I2C_FMP_PB6_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB6_Pos)</td></tr>
<tr class="separator:ga38a1e574266cf666f68b961dc63077de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cd7909ee96ba91280daff7fac4f76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60cd7909ee96ba91280daff7fac4f76a">SYSCFG_CFGR1_I2C_FMP_PB6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38a1e574266cf666f68b961dc63077de">SYSCFG_CFGR1_I2C_FMP_PB6_Msk</a></td></tr>
<tr class="separator:ga60cd7909ee96ba91280daff7fac4f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbba9c688b7184a311770a61f895bdac"><td class="memItemLeft" align="right" valign="top"><a id="gabbba9c688b7184a311770a61f895bdac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_I2C_FMP_PB7_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabbba9c688b7184a311770a61f895bdac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1025dad61e046da011f214cde0491e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1025dad61e046da011f214cde0491e3c">SYSCFG_CFGR1_I2C_FMP_PB7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB7_Pos)</td></tr>
<tr class="separator:ga1025dad61e046da011f214cde0491e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2cd1a2a0ef7012e87fa06c5e8cb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65a2cd1a2a0ef7012e87fa06c5e8cb05">SYSCFG_CFGR1_I2C_FMP_PB7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1025dad61e046da011f214cde0491e3c">SYSCFG_CFGR1_I2C_FMP_PB7_Msk</a></td></tr>
<tr class="separator:ga65a2cd1a2a0ef7012e87fa06c5e8cb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67dff824ca5d167684f8406dc124ac63"><td class="memItemLeft" align="right" valign="top"><a id="ga67dff824ca5d167684f8406dc124ac63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_I2C_FMP_PB8_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga67dff824ca5d167684f8406dc124ac63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac660f6d79e1b8ba569e6c906ec7feb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac660f6d79e1b8ba569e6c906ec7feb30">SYSCFG_CFGR1_I2C_FMP_PB8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB8_Pos)</td></tr>
<tr class="separator:gac660f6d79e1b8ba569e6c906ec7feb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df0fd48121dfd545c2e005da130d867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8df0fd48121dfd545c2e005da130d867">SYSCFG_CFGR1_I2C_FMP_PB8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac660f6d79e1b8ba569e6c906ec7feb30">SYSCFG_CFGR1_I2C_FMP_PB8_Msk</a></td></tr>
<tr class="separator:ga8df0fd48121dfd545c2e005da130d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6564964b7fc620a46c7dfc9e492db6"><td class="memItemLeft" align="right" valign="top"><a id="gaea6564964b7fc620a46c7dfc9e492db6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_I2C_FMP_PB9_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaea6564964b7fc620a46c7dfc9e492db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdf664525506c71767e545f77ed065a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fdf664525506c71767e545f77ed065a">SYSCFG_CFGR1_I2C_FMP_PB9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB9_Pos)</td></tr>
<tr class="separator:ga9fdf664525506c71767e545f77ed065a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2ff2bb9e8f061cdc2de4b585f08747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee2ff2bb9e8f061cdc2de4b585f08747">SYSCFG_CFGR1_I2C_FMP_PB9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fdf664525506c71767e545f77ed065a">SYSCFG_CFGR1_I2C_FMP_PB9_Msk</a></td></tr>
<tr class="separator:gaee2ff2bb9e8f061cdc2de4b585f08747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0d57990404e282001873712edf76ba"><td class="memItemLeft" align="right" valign="top"><a id="ga4d0d57990404e282001873712edf76ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_I2C_FMP_I2C1_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga4d0d57990404e282001873712edf76ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b6b07ac84962e04a6bd3c4c11f4098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64b6b07ac84962e04a6bd3c4c11f4098">SYSCFG_CFGR1_I2C_FMP_I2C1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_I2C1_Pos)</td></tr>
<tr class="separator:ga64b6b07ac84962e04a6bd3c4c11f4098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a8583f272d6806752311933f61f7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67a8583f272d6806752311933f61f7dc">SYSCFG_CFGR1_I2C_FMP_I2C1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64b6b07ac84962e04a6bd3c4c11f4098">SYSCFG_CFGR1_I2C_FMP_I2C1_Msk</a></td></tr>
<tr class="separator:ga67a8583f272d6806752311933f61f7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a36935da3efcbb32befa7a90b5fdc2"><td class="memItemLeft" align="right" valign="top"><a id="ga15a36935da3efcbb32befa7a90b5fdc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_I2C_FMP_PA9_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga15a36935da3efcbb32befa7a90b5fdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adb4b115a99461312142658e8618b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5adb4b115a99461312142658e8618b9e">SYSCFG_CFGR1_I2C_FMP_PA9_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA9_Pos)</td></tr>
<tr class="separator:ga5adb4b115a99461312142658e8618b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397968e4c00d429c3b9645172243151a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga397968e4c00d429c3b9645172243151a">SYSCFG_CFGR1_I2C_FMP_PA9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5adb4b115a99461312142658e8618b9e">SYSCFG_CFGR1_I2C_FMP_PA9_Msk</a></td></tr>
<tr class="separator:ga397968e4c00d429c3b9645172243151a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12db42484a6d2006948505eaa7434f3"><td class="memItemLeft" align="right" valign="top"><a id="gaa12db42484a6d2006948505eaa7434f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR1_I2C_FMP_PA10_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaa12db42484a6d2006948505eaa7434f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0702ddb88983af29ee5777521a5329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb0702ddb88983af29ee5777521a5329">SYSCFG_CFGR1_I2C_FMP_PA10_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA10_Pos)</td></tr>
<tr class="separator:gafb0702ddb88983af29ee5777521a5329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8aeac8cb833a850556f905ae0b5028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc8aeac8cb833a850556f905ae0b5028">SYSCFG_CFGR1_I2C_FMP_PA10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb0702ddb88983af29ee5777521a5329">SYSCFG_CFGR1_I2C_FMP_PA10_Msk</a></td></tr>
<tr class="separator:gafc8aeac8cb833a850556f905ae0b5028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memItemLeft" align="right" valign="top"><a id="gae40db3f75cc81dcb1b6b8c18194d07a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR1_EXTI0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos)</td></tr>
<tr class="separator:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="separator:ga75b70d07448c3037234bc2abb8e3d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memItemLeft" align="right" valign="top"><a id="ga1e187825ececb74bc0dc9bb16a22e8af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR1_EXTI1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos)</td></tr>
<tr class="separator:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="separator:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283584ecd69e2dfd310b2b09d1028457"><td class="memItemLeft" align="right" valign="top"><a id="ga283584ecd69e2dfd310b2b09d1028457"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR1_EXTI2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga283584ecd69e2dfd310b2b09d1028457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1383ce11441c048c62e317e78eff0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos)</td></tr>
<tr class="separator:ga1383ce11441c048c62e317e78eff0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="separator:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memItemLeft" align="right" valign="top"><a id="ga08a505d92a83c5fc8d5d0c8202119f61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR1_EXTI3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90072fd2defc44f0975836484c9d9bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos)</td></tr>
<tr class="separator:ga90072fd2defc44f0975836484c9d9bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="separator:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">More...</a><br /></td></tr>
<tr class="separator:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga861a4d7b48ffd93997267baaad12fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">More...</a><br /></td></tr>
<tr class="separator:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga19a11fce288d19546c76257483e0dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gae45a8c814b13fa19f157364dc715c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ea410456aa31dfe6ec4889de62428b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:ga43ea410456aa31dfe6ec4889de62428b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">More...</a><br /></td></tr>
<tr class="separator:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab538769f1da056b3f57fb984adeef252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:gab538769f1da056b3f57fb984adeef252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">More...</a><br /></td></tr>
<tr class="separator:ga45ed24773c389f4477944c2c43d106c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga652183838bb096717551bf8a1917c257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205440ffa174509d57c2b6a1814f8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga205440ffa174509d57c2b6a1814f8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;(0x00005000U)</td></tr>
<tr class="separator:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d0b453a61771de5591f5eb58ccb174"><td class="memItemLeft" align="right" valign="top"><a id="gae2d0b453a61771de5591f5eb58ccb174"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR2_EXTI4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2d0b453a61771de5591f5eb58ccb174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos)</td></tr>
<tr class="separator:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="separator:gad2a57b4872977812e60d521268190e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade15c38da4f70df1a360337abac37314"><td class="memItemLeft" align="right" valign="top"><a id="gade15c38da4f70df1a360337abac37314"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR2_EXTI5_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gade15c38da4f70df1a360337abac37314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47b595915b1cd571357a04f31c79656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos)</td></tr>
<tr class="separator:gaa47b595915b1cd571357a04f31c79656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="separator:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab355e39e166c83c356999c3da7fd7893"><td class="memItemLeft" align="right" valign="top"><a id="gab355e39e166c83c356999c3da7fd7893"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR2_EXTI6_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab355e39e166c83c356999c3da7fd7893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos)</td></tr>
<tr class="separator:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="separator:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memItemLeft" align="right" valign="top"><a id="gaa503d2cda916e0b9d0f621317c3f1601"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR2_EXTI7_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97160d2262cb4ab1ae9098809391f52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos)</td></tr>
<tr class="separator:ga97160d2262cb4ab1ae9098809391f52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="separator:ga638ea3bb014752813d064d37b3388950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">More...</a><br /></td></tr>
<tr class="separator:ga51147f1747daf48dbcfad03285ae8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga917aeb0df688d6b34785085fc85d9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga14ac312beeb19d3bb34a552546477613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62164e18d1b525e8272169b1efe642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaec62164e18d1b525e8272169b1efe642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">More...</a><br /></td></tr>
<tr class="separator:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga90a3f610234dfa13f56e72c76a12be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea392f1530c7cb794a63d04e268a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga0eea392f1530c7cb794a63d04e268a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">More...</a><br /></td></tr>
<tr class="separator:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c97cdece451441e49120e754020cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:ga26c97cdece451441e49120e754020cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d36de53e52c8a4c7991513fec326df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:ga0d36de53e52c8a4c7991513fec326df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">More...</a><br /></td></tr>
<tr class="separator:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gab18d324986b18858f901febbcc2a57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;(0x00005000U)</td></tr>
<tr class="separator:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memItemLeft" align="right" valign="top"><a id="ga0e1169e4f50e721a7c6b9d9c2b722035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR3_EXTI8_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab693b7e686ba5646959113dd6b408673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos)</td></tr>
<tr class="separator:gab693b7e686ba5646959113dd6b408673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="separator:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6d994a483df2e705db0343cb88fb53"><td class="memItemLeft" align="right" valign="top"><a id="ga6f6d994a483df2e705db0343cb88fb53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR3_EXTI9_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6f6d994a483df2e705db0343cb88fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos)</td></tr>
<tr class="separator:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="separator:ga002462e4c233adc6dd502de726994575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6efb981e6435ae15643e438196ffba"><td class="memItemLeft" align="right" valign="top"><a id="ga8d6efb981e6435ae15643e438196ffba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR3_EXTI10_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8d6efb981e6435ae15643e438196ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1803c2719fb53533547496e02c8b07d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos)</td></tr>
<tr class="separator:ga1803c2719fb53533547496e02c8b07d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="separator:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b9c2241040cf831bbb18391cda402c"><td class="memItemLeft" align="right" valign="top"><a id="ga29b9c2241040cf831bbb18391cda402c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR3_EXTI11_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga29b9c2241040cf831bbb18391cda402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos)</td></tr>
<tr class="separator:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="separator:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">More...</a><br /></td></tr>
<tr class="separator:gae1c6843a871f1a06ca25c0de50048b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaba0d34ff57632d7753981404cef548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15260ba354dee354f0a71e7913009c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaa15260ba354dee354f0a71e7913009c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e41001af4b205b8fbfba723572a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:ga425e41001af4b205b8fbfba723572a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">More...</a><br /></td></tr>
<tr class="separator:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga1cc355176941881870c620c0837cab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">More...</a><br /></td></tr>
<tr class="separator:ga25acdbb9e916c440c41a060d861130ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3553c540cd836d465824939c2e3b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gaab3553c540cd836d465824939c2e3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">More...</a><br /></td></tr>
<tr class="separator:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69d636cda0352da0982c54f582787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga6a69d636cda0352da0982c54f582787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fb050835077047b576b3a510700d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;(0x00005000U)</td></tr>
<tr class="separator:ga66fb050835077047b576b3a510700d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bcb273eca8dad24924a1402c31411e"><td class="memItemLeft" align="right" valign="top"><a id="ga81bcb273eca8dad24924a1402c31411e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR4_EXTI12_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga81bcb273eca8dad24924a1402c31411e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos)</td></tr>
<tr class="separator:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="separator:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memItemLeft" align="right" valign="top"><a id="ga09cc7a3ec956c6849e56f0deb4bf94cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR4_EXTI13_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf1614a726586aeefae87ca1d803656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos)</td></tr>
<tr class="separator:gafaf1614a726586aeefae87ca1d803656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="separator:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525a67279d0e7f222fd770de959a96d5"><td class="memItemLeft" align="right" valign="top"><a id="ga525a67279d0e7f222fd770de959a96d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR4_EXTI14_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga525a67279d0e7f222fd770de959a96d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos)</td></tr>
<tr class="separator:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="separator:gabde06df3ec6e357374820a5a615991aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memItemLeft" align="right" valign="top"><a id="gaa2d829ebf74fc207970f57a960bd8b4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_EXTICR4_EXTI15_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos)</td></tr>
<tr class="separator:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="separator:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">More...</a><br /></td></tr>
<tr class="separator:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gad8b00a462533a83c75c588340a2fa710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga4d27668b1fa6b1accde06aa144faa970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">More...</a><br /></td></tr>
<tr class="separator:ga0514aaa894c9be44ba47c1346756f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed530f628b3c37281f7a583af1cdb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:gabed530f628b3c37281f7a583af1cdb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4c995587d7bae6436e6793b8214627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:gaaf4c995587d7bae6436e6793b8214627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">More...</a><br /></td></tr>
<tr class="separator:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga8ca668cdd447acb1740566f46de5eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df1ee6f60db93301acaa9220a591da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:ga9df1ee6f60db93301acaa9220a591da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration.  <a href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">More...</a><br /></td></tr>
<tr class="separator:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga49778592caef3a176ee82c9b83e25148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e07d92a68cf7f8c3e58b479638885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:gac23e07d92a68cf7f8c3e58b479638885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;(0x00005000U)</td></tr>
<tr class="separator:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4feef9521168ee39cd09ca58a2196331"><td class="memItemLeft" align="right" valign="top"><a id="ga4feef9521168ee39cd09ca58a2196331"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR2_LOCKUP_LOCK_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4feef9521168ee39cd09ca58a2196331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9141e55fa60413d8a4b369f90a5135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135">SYSCFG_CFGR2_LOCKUP_LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR2_LOCKUP_LOCK_Pos)</td></tr>
<tr class="separator:ga7c9141e55fa60413d8a4b369f90a5135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac939ecc4db525e0d0e1297df2e910aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa">SYSCFG_CFGR2_LOCKUP_LOCK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135">SYSCFG_CFGR2_LOCKUP_LOCK_Msk</a></td></tr>
<tr class="separator:gaac939ecc4db525e0d0e1297df2e910aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefacaa72550e2ddb46dcd1c248755a59"><td class="memItemLeft" align="right" valign="top"><a id="gaefacaa72550e2ddb46dcd1c248755a59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaefacaa72550e2ddb46dcd1c248755a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b60bce6feea83836bc5eaa03f2dd435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b60bce6feea83836bc5eaa03f2dd435">SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos)</td></tr>
<tr class="separator:ga4b60bce6feea83836bc5eaa03f2dd435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7c8b11dd3e92a25e50df694b51c8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb">SYSCFG_CFGR2_SRAM_PARITY_LOCK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b60bce6feea83836bc5eaa03f2dd435">SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk</a></td></tr>
<tr class="separator:gadd7c8b11dd3e92a25e50df694b51c8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5321484b9842de7537bb222aa9ecb0"><td class="memItemLeft" align="right" valign="top"><a id="ga6f5321484b9842de7537bb222aa9ecb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_CFGR2_SRAM_PEF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6f5321484b9842de7537bb222aa9ecb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8a8ebfee1d87fd50b46a4d73511134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b8a8ebfee1d87fd50b46a4d73511134">SYSCFG_CFGR2_SRAM_PEF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PEF_Pos)</td></tr>
<tr class="separator:ga0b8a8ebfee1d87fd50b46a4d73511134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9734fedc677110823d55ce2118d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be">SYSCFG_CFGR2_SRAM_PEF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b8a8ebfee1d87fd50b46a4d73511134">SYSCFG_CFGR2_SRAM_PEF_Msk</a></td></tr>
<tr class="separator:gabb9734fedc677110823d55ce2118d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be">SYSCFG_CFGR2_SRAM_PEF</a></td></tr>
<tr class="separator:ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdca91d88f73215ab00bc9a84938584"><td class="memItemLeft" align="right" valign="top"><a id="ga9cdca91d88f73215ab00bc9a84938584"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_CEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cdca91d88f73215ab00bc9a84938584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f58b244f6d1eb12be39b714e434e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CEN_Pos)</td></tr>
<tr class="separator:gab39f58b244f6d1eb12be39b714e434e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memItemLeft" align="right" valign="top"><a id="ga014a0f9d40c6a34b7fdf70bd8908d14d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_UDIS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930af301c357d666089faef3fe38982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_UDIS_Pos)</td></tr>
<tr class="separator:gab930af301c357d666089faef3fe38982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68d9cdf8e673e01035272fa228ab239"><td class="memItemLeft" align="right" valign="top"><a id="gaa68d9cdf8e673e01035272fa228ab239"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_URS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa68d9cdf8e673e01035272fa228ab239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_URS_Pos)</td></tr>
<tr class="separator:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cae3644294078a1a12ac19f86ece98e"><td class="memItemLeft" align="right" valign="top"><a id="ga2cae3644294078a1a12ac19f86ece98e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_OPM_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2cae3644294078a1a12ac19f86ece98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_OPM_Pos)</td></tr>
<tr class="separator:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161776b682c51f69581800125bf89a48"><td class="memItemLeft" align="right" valign="top"><a id="ga161776b682c51f69581800125bf89a48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_DIR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga161776b682c51f69581800125bf89a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f92c5c62905feea73880ccbf6836aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_DIR_Pos)</td></tr>
<tr class="separator:gad5f92c5c62905feea73880ccbf6836aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memItemLeft" align="right" valign="top"><a id="gaa8f425763d1d4c1483ca41a34cda2b2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_CMS_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517317561e18e823ac75a35ae05b2c29"><td class="memItemLeft" align="right" valign="top"><a id="ga517317561e18e823ac75a35ae05b2c29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_ARPE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga517317561e18e823ac75a35ae05b2c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_ARPE_Pos)</td></tr>
<tr class="separator:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3940e6580a2f924894f6f2f80ca856"><td class="memItemLeft" align="right" valign="top"><a id="gaee3940e6580a2f924894f6f2f80ca856"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_CKD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee3940e6580a2f924894f6f2f80ca856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memItemLeft" align="right" valign="top"><a id="ga86a631cdfa58f91c731b709e27ee6d0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_CCPC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_CCPC_Pos)</td></tr>
<tr class="separator:ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a></td></tr>
<tr class="separator:gaae22c9c1197107d6fa629f419a29541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944661589a5e77ab328c5df5569d967a"><td class="memItemLeft" align="right" valign="top"><a id="ga944661589a5e77ab328c5df5569d967a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_CCUS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga944661589a5e77ab328c5df5569d967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9908b05b59b90ba3e42124e7ad4347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_CCUS_Pos)</td></tr>
<tr class="separator:gaac9908b05b59b90ba3e42124e7ad4347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a></td></tr>
<tr class="separator:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a232ac14d50dc779712b5917e2ab5"><td class="memItemLeft" align="right" valign="top"><a id="ga159a232ac14d50dc779712b5917e2ab5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_CCDS_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga159a232ac14d50dc779712b5917e2ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_CCDS_Pos)</td></tr>
<tr class="separator:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memItemLeft" align="right" valign="top"><a id="ga7e8f8be33b5a8e48b67524b93e521a91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_MMS_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memItemLeft" align="right" valign="top"><a id="ga493bce1bb3c1243de9e4a9069c261e54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_TI1S_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_TI1S_Pos)</td></tr>
<tr class="separator:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memItemLeft" align="right" valign="top"><a id="gaa5a3877d7270c1ddf25da016cc40ed21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a08d73020c32fdaa4cc403f234792b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS1_Pos)</td></tr>
<tr class="separator:ga2a08d73020c32fdaa4cc403f234792b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a></td></tr>
<tr class="separator:ga31b26bf058f88d771c33aff85ec89358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memItemLeft" align="right" valign="top"><a id="ga820e5a3fe5cf4265bc144c8bd697d839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS1N_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146f505a2802837aa5799069416206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS1N_Pos)</td></tr>
<tr class="separator:ga146f505a2802837aa5799069416206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a></td></tr>
<tr class="separator:gae61f8d54923999fffb6db381e81f2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e01ac6a03a0903067f24c11540e2f0"><td class="memItemLeft" align="right" valign="top"><a id="gae7e01ac6a03a0903067f24c11540e2f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS2_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae7e01ac6a03a0903067f24c11540e2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS2_Pos)</td></tr>
<tr class="separator:gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a></td></tr>
<tr class="separator:ga61467648a433bd887683b9a4760021fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d70395acf83574da7c53ca126bdd4d"><td class="memItemLeft" align="right" valign="top"><a id="ga60d70395acf83574da7c53ca126bdd4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS2N_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga60d70395acf83574da7c53ca126bdd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831140b7e39cda6b158041797be1ed37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS2N_Pos)</td></tr>
<tr class="separator:ga831140b7e39cda6b158041797be1ed37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a></td></tr>
<tr class="separator:ga769146db660b832f3ef26f892b567bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56da9ea6f82692b87573a45abab7447"><td class="memItemLeft" align="right" valign="top"><a id="gaf56da9ea6f82692b87573a45abab7447"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf56da9ea6f82692b87573a45abab7447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5376e0d45eef0125cf133db5a7189a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS3_Pos)</td></tr>
<tr class="separator:ga4d5376e0d45eef0125cf133db5a7189a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a></td></tr>
<tr class="separator:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0849600336151b9eb3a0b405913bdd96"><td class="memItemLeft" align="right" valign="top"><a id="ga0849600336151b9eb3a0b405913bdd96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS3N_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0849600336151b9eb3a0b405913bdd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS3N_Pos)</td></tr>
<tr class="separator:gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a></td></tr>
<tr class="separator:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab672f9b97f3346360d6d740328a780f7"><td class="memItemLeft" align="right" valign="top"><a id="gab672f9b97f3346360d6d740328a780f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab672f9b97f3346360d6d740328a780f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS4_Pos)</td></tr>
<tr class="separator:ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a></td></tr>
<tr class="separator:gad644f2f4b26e46587abedc8d3164e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memItemLeft" align="right" valign="top"><a id="ga40905e02ce0cff7e929a9e78e7f46bcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_SMS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34db507d082a38eb597b9a27bb659ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga34db507d082a38eb597b9a27bb659ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea721a2c84d19eb7ccb3a75b4262f5e7"><td class="memItemLeft" align="right" valign="top"><a id="gaea721a2c84d19eb7ccb3a75b4262f5e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_OCCS_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaea721a2c84d19eb7ccb3a75b4262f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5453c5f4636105b0f1a6820dd57105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">TIM_SMCR_OCCS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_OCCS_Pos)</td></tr>
<tr class="separator:gabf5453c5f4636105b0f1a6820dd57105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">TIM_SMCR_OCCS_Msk</a></td></tr>
<tr class="separator:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcaa765c40260187fc144e9e8138cc4b"><td class="memItemLeft" align="right" valign="top"><a id="gafcaa765c40260187fc144e9e8138cc4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_TS_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcaa765c40260187fc144e9e8138cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f429175a5ab1cfb78af1487d8b187"><td class="memItemLeft" align="right" valign="top"><a id="ga904f429175a5ab1cfb78af1487d8b187"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_MSM_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga904f429175a5ab1cfb78af1487d8b187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_MSM_Pos)</td></tr>
<tr class="separator:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memItemLeft" align="right" valign="top"><a id="gafbb493ebc2ecb4f3759eb97f9496a1dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ETF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f059d7026ed8c8b644ec62d416323b"><td class="memItemLeft" align="right" valign="top"><a id="gac0f059d7026ed8c8b644ec62d416323b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ETPS_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac0f059d7026ed8c8b644ec62d416323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memItemLeft" align="right" valign="top"><a id="gaaef2d4adcfd438a4d19ea54ef7031ed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ECE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ECE_Pos)</td></tr>
<tr class="separator:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memItemLeft" align="right" valign="top"><a id="gada5b5864ba9fe393be0bcd168e3cf439"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ETP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETP_Pos)</td></tr>
<tr class="separator:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177019595c3a462255e7ea4a64cde2a6"><td class="memItemLeft" align="right" valign="top"><a id="ga177019595c3a462255e7ea4a64cde2a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_UIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga177019595c3a462255e7ea4a64cde2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47c8f36981860ff345f922f6ba02662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_UIE_Pos)</td></tr>
<tr class="separator:gab47c8f36981860ff345f922f6ba02662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca1de767246ce92802bca84ae436364"><td class="memItemLeft" align="right" valign="top"><a id="ga0ca1de767246ce92802bca84ae436364"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC1IE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0ca1de767246ce92802bca84ae436364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)</td></tr>
<tr class="separator:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dcc06e124f3980a1d8a949787acc90"><td class="memItemLeft" align="right" valign="top"><a id="gab5dcc06e124f3980a1d8a949787acc90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC2IE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5dcc06e124f3980a1d8a949787acc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)</td></tr>
<tr class="separator:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memItemLeft" align="right" valign="top"><a id="gae3a26f9fd83be5be909cdbbf59fb138d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC3IE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)</td></tr>
<tr class="separator:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98032297756f6e341f92fa243278e98"><td class="memItemLeft" align="right" valign="top"><a id="gac98032297756f6e341f92fa243278e98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC4IE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac98032297756f6e341f92fa243278e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)</td></tr>
<tr class="separator:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f87983f6cb8450b975286079c19ff29"><td class="memItemLeft" align="right" valign="top"><a id="ga2f87983f6cb8450b975286079c19ff29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_COMIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2f87983f6cb8450b975286079c19ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9af339214666b3251fff9598277b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_COMIE_Pos)</td></tr>
<tr class="separator:gabe9af339214666b3251fff9598277b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a></td></tr>
<tr class="separator:gade8a374e04740aac1ece248b868522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa348f21e19ac18be00577cc2844941d6"><td class="memItemLeft" align="right" valign="top"><a id="gaa348f21e19ac18be00577cc2844941d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_TIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa348f21e19ac18be00577cc2844941d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3e781c907ca4774fae5c089e445f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_TIE_Pos)</td></tr>
<tr class="separator:gadf3e781c907ca4774fae5c089e445f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f1acf20b177e729494b03d389fc879"><td class="memItemLeft" align="right" valign="top"><a id="ga68f1acf20b177e729494b03d389fc879"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_BIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga68f1acf20b177e729494b03d389fc879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad054244795a6fcd3bc1ff35e4c651982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_BIE_Pos)</td></tr>
<tr class="separator:gad054244795a6fcd3bc1ff35e4c651982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a></td></tr>
<tr class="separator:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memItemLeft" align="right" valign="top"><a id="ga5078f4d6a9f542a502194cd1499f90a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_UDE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66544291fb58960e9f4018509a4dee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_UDE_Pos)</td></tr>
<tr class="separator:ga66544291fb58960e9f4018509a4dee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memItemLeft" align="right" valign="top"><a id="ga15a2b408f82591fcffc36fb1b71e0ee4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC1DE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40247fa7b772b644df2754b599e71e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)</td></tr>
<tr class="separator:ga40247fa7b772b644df2754b599e71e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e807487bdcf4d7db0c50c02154420"><td class="memItemLeft" align="right" valign="top"><a id="ga567e807487bdcf4d7db0c50c02154420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC2DE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga567e807487bdcf4d7db0c50c02154420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)</td></tr>
<tr class="separator:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e08651981fedc16b1ed9925c4f84373"><td class="memItemLeft" align="right" valign="top"><a id="ga3e08651981fedc16b1ed9925c4f84373"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC3DE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3e08651981fedc16b1ed9925c4f84373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)</td></tr>
<tr class="separator:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memItemLeft" align="right" valign="top"><a id="ga4c72cedbdd1f3c2390f25bb181b76b39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC4DE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)</td></tr>
<tr class="separator:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memItemLeft" align="right" valign="top"><a id="ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_COMDE_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_COMDE_Pos)</td></tr>
<tr class="separator:ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a></td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1014527f96f63edc7dfa3b79297557"><td class="memItemLeft" align="right" valign="top"><a id="ga8b1014527f96f63edc7dfa3b79297557"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_TDE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8b1014527f96f63edc7dfa3b79297557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_TDE_Pos)</td></tr>
<tr class="separator:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memItemLeft" align="right" valign="top"><a id="ga558df2cd4bfe780f9381149b4e0eab19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_UIF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a713154f9408c97cd7b193f23affab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_UIF_Pos)</td></tr>
<tr class="separator:ga7a713154f9408c97cd7b193f23affab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c518804171ea0813d7dd5702adde4c"><td class="memItemLeft" align="right" valign="top"><a id="ga61c518804171ea0813d7dd5702adde4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC1IF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga61c518804171ea0813d7dd5702adde4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC1IF_Pos)</td></tr>
<tr class="separator:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef088105198e8850e542fc8e0fd362ae"><td class="memItemLeft" align="right" valign="top"><a id="gaef088105198e8850e542fc8e0fd362ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC2IF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef088105198e8850e542fc8e0fd362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac970c8ac8779185ba8f313e280c40902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC2IF_Pos)</td></tr>
<tr class="separator:gac970c8ac8779185ba8f313e280c40902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memItemLeft" align="right" valign="top"><a id="gad9d4e629577fc5a15dd907a0a2d6f43a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC3IF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC3IF_Pos)</td></tr>
<tr class="separator:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5a114b99523c3f6766951ab28026f9"><td class="memItemLeft" align="right" valign="top"><a id="ga1f5a114b99523c3f6766951ab28026f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC4IF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1f5a114b99523c3f6766951ab28026f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC4IF_Pos)</td></tr>
<tr class="separator:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memItemLeft" align="right" valign="top"><a id="gaa44f0ec2b4134ef80ce28d7a878772af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_COMIF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_COMIF_Pos)</td></tr>
<tr class="separator:ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a></td></tr>
<tr class="separator:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc65e5e222f7625dda796d36e0c0d563"><td class="memItemLeft" align="right" valign="top"><a id="gabc65e5e222f7625dda796d36e0c0d563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_TIF_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc65e5e222f7625dda796d36e0c0d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9bed9cae745d41a987675821b202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_TIF_Pos)</td></tr>
<tr class="separator:ga6ad9bed9cae745d41a987675821b202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memItemLeft" align="right" valign="top"><a id="ga61bc5fc1383047eb82dd66cb44a52ff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_BIF_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778093c3983d94f88d6da49de96c9826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_BIF_Pos)</td></tr>
<tr class="separator:ga778093c3983d94f88d6da49de96c9826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a></td></tr>
<tr class="separator:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memItemLeft" align="right" valign="top"><a id="ga6d3dd0efe5e5b6c21a10091bbb61d2c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC1OF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38020b672e525cf31f3a21a01ee680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC1OF_Pos)</td></tr>
<tr class="separator:gae38020b672e525cf31f3a21a01ee680f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memItemLeft" align="right" valign="top"><a id="ga9a0188211bdf0406c2712d92e7d644c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC2OF_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772886dce929789865cf7053728488d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC2OF_Pos)</td></tr>
<tr class="separator:ga772886dce929789865cf7053728488d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memItemLeft" align="right" valign="top"><a id="ga131fff23ae52a9ae98267f06f35b9abb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC3OF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d466016b806136b3e0251363e7e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC3OF_Pos)</td></tr>
<tr class="separator:ga36d466016b806136b3e0251363e7e38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa692368f903e95550c110a8cdbece996"><td class="memItemLeft" align="right" valign="top"><a id="gaa692368f903e95550c110a8cdbece996"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC4OF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa692368f903e95550c110a8cdbece996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36421d430d4fd0d34d02444b5da804b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC4OF_Pos)</td></tr>
<tr class="separator:ga36421d430d4fd0d34d02444b5da804b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd5b80d699afa003cb407a74dc0593"><td class="memItemLeft" align="right" valign="top"><a id="ga71cd5b80d699afa003cb407a74dc0593"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_UG_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71cd5b80d699afa003cb407a74dc0593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff315da1492025d608eb2c71e1e4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_UG_Pos)</td></tr>
<tr class="separator:ga5ff315da1492025d608eb2c71e1e4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee06d20dfa5d132d221a28193dedd211"><td class="memItemLeft" align="right" valign="top"><a id="gaee06d20dfa5d132d221a28193dedd211"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC1G_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaee06d20dfa5d132d221a28193dedd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC1G_Pos)</td></tr>
<tr class="separator:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memItemLeft" align="right" valign="top"><a id="ga49003c85e8c92b159faee96d1c6a8cea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC2G_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa4c983163836490441a78e7bf89b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC2G_Pos)</td></tr>
<tr class="separator:gacfa4c983163836490441a78e7bf89b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memItemLeft" align="right" valign="top"><a id="ga8006ffc22a9a37d21364e8023d7eb145"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC3G_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC3G_Pos)</td></tr>
<tr class="separator:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b4e300af06da863900ba29d894eb26"><td class="memItemLeft" align="right" valign="top"><a id="ga49b4e300af06da863900ba29d894eb26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC4G_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga49b4e300af06da863900ba29d894eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae87478438e43366db04ac05db1db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC4G_Pos)</td></tr>
<tr class="separator:ga8ae87478438e43366db04ac05db1db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memItemLeft" align="right" valign="top"><a id="ga235c6ad9b108e6640f0c3fb7b3b9e278"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_COMG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04646da2ee78ff6e2d4c483c8050d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_COMG_Pos)</td></tr>
<tr class="separator:gab04646da2ee78ff6e2d4c483c8050d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a></td></tr>
<tr class="separator:gadb06f8bb364307695c7d6a028391de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68094deb44a74ef649c243ec840b9a2"><td class="memItemLeft" align="right" valign="top"><a id="gad68094deb44a74ef649c243ec840b9a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_TG_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad68094deb44a74ef649c243ec840b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb01f674152f674c87c21b6147963d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_TG_Pos)</td></tr>
<tr class="separator:gaedb01f674152f674c87c21b6147963d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068531a673c44015bef074e6c926ce77"><td class="memItemLeft" align="right" valign="top"><a id="ga068531a673c44015bef074e6c926ce77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_BG_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga068531a673c44015bef074e6c926ce77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbac05839c59f31bd13664890685941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_BG_Pos)</td></tr>
<tr class="separator:ga3cbac05839c59f31bd13664890685941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a></td></tr>
<tr class="separator:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memItemLeft" align="right" valign="top"><a id="ga8824b80350897e1b65c1b98f1b7e9469"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_CC1S_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45972a14def2a4e25e20a688e535b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:gae45972a14def2a4e25e20a688e535b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memItemLeft" align="right" valign="top"><a id="ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1FE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9383afb4e7ea68c9254f69461ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)</td></tr>
<tr class="separator:gaae9383afb4e7ea68c9254f69461ec626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memItemLeft" align="right" valign="top"><a id="gaf34f1ffb1956f71bb24fb8229d76a6a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1PE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad2b511f62760051b61edc1d666b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)</td></tr>
<tr class="separator:gad6ad2b511f62760051b61edc1d666b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memItemLeft" align="right" valign="top"><a id="gac4e6a8f6b0480f58e9632780bb393c4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1M_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e26a7685848c6cd8572038f06ceab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga45e26a7685848c6cd8572038f06ceab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memItemLeft" align="right" valign="top"><a id="ga78c5f97f5378df55d6b5bdf60219ecd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1CE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574f991bc328a80c9b44224e9a74d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)</td></tr>
<tr class="separator:ga574f991bc328a80c9b44224e9a74d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06c5ff5024706a767be3454512401e"><td class="memItemLeft" align="right" valign="top"><a id="ga2e06c5ff5024706a767be3454512401e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_CC2S_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e06c5ff5024706a767be3454512401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df8354fa71992fddecba93c6309c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga1df8354fa71992fddecba93c6309c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7240668687c24e88a8738b3a84be511"><td class="memItemLeft" align="right" valign="top"><a id="gab7240668687c24e88a8738b3a84be511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2FE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab7240668687c24e88a8738b3a84be511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)</td></tr>
<tr class="separator:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819513a7183766b4427cddfb08413eb7"><td class="memItemLeft" align="right" valign="top"><a id="ga819513a7183766b4427cddfb08413eb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2PE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga819513a7183766b4427cddfb08413eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664936de978a62b290fe7da4c2b1c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)</td></tr>
<tr class="separator:ga664936de978a62b290fe7da4c2b1c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31265c2d3adef5873acc64f2f0045a1"><td class="memItemLeft" align="right" valign="top"><a id="gae31265c2d3adef5873acc64f2f0045a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2M_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae31265c2d3adef5873acc64f2f0045a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memItemLeft" align="right" valign="top"><a id="ga2e30d09989e2a51517b5962e63baf1dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2CE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)</td></tr>
<tr class="separator:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memItemLeft" align="right" valign="top"><a id="ga84059edcc2ee8d02b8bc6757b667b47a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC1PSC_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memItemLeft" align="right" valign="top"><a id="ga4b270ce595ea92cabc0e62576b5cbdb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC1F_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8750e792254e281c4999de3fbf9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:gade8750e792254e281c4999de3fbf9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memItemLeft" align="right" valign="top"><a id="ga5eb62126e13b62bf9ed83bcb358532b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC2PSC_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a16f773b95122caa60dbdd5b22964"><td class="memItemLeft" align="right" valign="top"><a id="gaed5a16f773b95122caa60dbdd5b22964"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC2F_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaed5a16f773b95122caa60dbdd5b22964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1456053707716ae50feded2a118887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga4b1456053707716ae50feded2a118887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab00cf673f46bb5a112370ff94d5495b"><td class="memItemLeft" align="right" valign="top"><a id="gaab00cf673f46bb5a112370ff94d5495b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_CC3S_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab00cf673f46bb5a112370ff94d5495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236d456c1635745129611f040e50392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:gac236d456c1635745129611f040e50392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memItemLeft" align="right" valign="top"><a id="ga3fada082e0cea460d9722f5dca1fe1a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3FE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)</td></tr>
<tr class="separator:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memItemLeft" align="right" valign="top"><a id="ga5ebdd2a0a808080fac30e5ee1514f4cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3PE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)</td></tr>
<tr class="separator:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc968db76163687538732d31cf4d4d91"><td class="memItemLeft" align="right" valign="top"><a id="gafc968db76163687538732d31cf4d4d91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3M_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafc968db76163687538732d31cf4d4d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03695b16c15f57bd329b050603e11ff6"><td class="memItemLeft" align="right" valign="top"><a id="ga03695b16c15f57bd329b050603e11ff6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3CE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga03695b16c15f57bd329b050603e11ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040e81b609666fec1f0476346bb8b942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)</td></tr>
<tr class="separator:ga040e81b609666fec1f0476346bb8b942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memItemLeft" align="right" valign="top"><a id="ga5774c57db57a50e9a1b7e6fa6c2833f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_CC4S_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ec4d183286e02653876ead0a835a09"><td class="memItemLeft" align="right" valign="top"><a id="ga69ec4d183286e02653876ead0a835a09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4FE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga69ec4d183286e02653876ead0a835a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)</td></tr>
<tr class="separator:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1271844d8091a2494487cd082a585ca"><td class="memItemLeft" align="right" valign="top"><a id="gaf1271844d8091a2494487cd082a585ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4PE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf1271844d8091a2494487cd082a585ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)</td></tr>
<tr class="separator:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memItemLeft" align="right" valign="top"><a id="ga67d4d6f1f9b93ff94a941d8c574ca400"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4M_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memItemLeft" align="right" valign="top"><a id="ga8b06f4781d9ec977f5be9f010ee44b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4CE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3897ea2b9197cbc75507df645faefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)</td></tr>
<tr class="separator:ga3a3897ea2b9197cbc75507df645faefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memItemLeft" align="right" valign="top"><a id="gae531e77cc77a9a76a0f32074ad371cf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC3PSC_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memItemLeft" align="right" valign="top"><a id="gaf23e70bb3dfe3c685a26e6ae00786b62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC3F_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df596e58e5b71467be3d85988fb302f"><td class="memItemLeft" align="right" valign="top"><a id="ga1df596e58e5b71467be3d85988fb302f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC4PSC_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1df596e58e5b71467be3d85988fb302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289328a0304739b4459fa74978be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:ga289328a0304739b4459fa74978be5aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce62241567cc540d3b7ce61084c1e2"><td class="memItemLeft" align="right" valign="top"><a id="gafdce62241567cc540d3b7ce61084c1e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC4F_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafdce62241567cc540d3b7ce61084c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memItemLeft" align="right" valign="top"><a id="ga6da61acdf3f1662c2a522820260f0ca1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1E_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1E_Pos)</td></tr>
<tr class="separator:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memItemLeft" align="right" valign="top"><a id="ga15c77329fadbcb3c84bde50fca4531fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1P_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3006ecce72e486321261536ae385732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1P_Pos)</td></tr>
<tr class="separator:ga3006ecce72e486321261536ae385732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27744605da2a44ce88bcd692a6dd639"><td class="memItemLeft" align="right" valign="top"><a id="gac27744605da2a44ce88bcd692a6dd639"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1NE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac27744605da2a44ce88bcd692a6dd639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f84300589fc23c7ad7c688b77adffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1NE_Pos)</td></tr>
<tr class="separator:ga6f84300589fc23c7ad7c688b77adffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a></td></tr>
<tr class="separator:ga813056b3f90a13c4432aeba55f28957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memItemLeft" align="right" valign="top"><a id="ga17cab7ddc6363d68c881d424dc2f95b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1NP_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)</td></tr>
<tr class="separator:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memItemLeft" align="right" valign="top"><a id="ga4a7e6fef34c0f02a97140620a2429b84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2E_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91010bed31fbd01d7013fe9be759b215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2E_Pos)</td></tr>
<tr class="separator:ga91010bed31fbd01d7013fe9be759b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memItemLeft" align="right" valign="top"><a id="gab6eed48ffae9d0a886c124b2993b8a9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2P_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f10f70479dce9444a304a58dfa52e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2P_Pos)</td></tr>
<tr class="separator:ga95f10f70479dce9444a304a58dfa52e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memItemLeft" align="right" valign="top"><a id="ga5a035ed74e6d62a0fcf54bd0b31f785a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2NE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395e49f88082d5e2144801c98047e03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2NE_Pos)</td></tr>
<tr class="separator:ga395e49f88082d5e2144801c98047e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a></td></tr>
<tr class="separator:ga6a784649120eddec31998f34323d4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memItemLeft" align="right" valign="top"><a id="ga8de88ef55a7e82a4fe7379a0568da7ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2NP_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b294ed91060a15ee77651cd8e688e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)</td></tr>
<tr class="separator:ga1b294ed91060a15ee77651cd8e688e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee67670829d7a6333cae4b5eada7899"><td class="memItemLeft" align="right" valign="top"><a id="gaaee67670829d7a6333cae4b5eada7899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3E_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaee67670829d7a6333cae4b5eada7899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3E_Pos)</td></tr>
<tr class="separator:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memItemLeft" align="right" valign="top"><a id="gab92731a4de3cb45962bfc34f3986a3bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3P_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3P_Pos)</td></tr>
<tr class="separator:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memItemLeft" align="right" valign="top"><a id="ga0e4ec9ec3d3f6b778c7750f4861de8dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3NE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3NE_Pos)</td></tr>
<tr class="separator:ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a></td></tr>
<tr class="separator:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4768173a56472e6f19ca49bb229e6a"><td class="memItemLeft" align="right" valign="top"><a id="gacc4768173a56472e6f19ca49bb229e6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3NP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc4768173a56472e6f19ca49bb229e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)</td></tr>
<tr class="separator:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f1890df26547229ce711eed7a30c3"><td class="memItemLeft" align="right" valign="top"><a id="ga8e4f1890df26547229ce711eed7a30c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC4E_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8e4f1890df26547229ce711eed7a30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4E_Pos)</td></tr>
<tr class="separator:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memItemLeft" align="right" valign="top"><a id="ga0b16bb9029a386a09ca24796a74f7fa8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC4P_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4P_Pos)</td></tr>
<tr class="separator:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451b690ca839a363b6b911bcacafffb4"><td class="memItemLeft" align="right" valign="top"><a id="ga451b690ca839a363b6b911bcacafffb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC4NP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga451b690ca839a363b6b911bcacafffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e263b29e870a454c029f4a825f4f50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)</td></tr>
<tr class="separator:ga7e263b29e870a454c029f4a825f4f50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a></td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memItemLeft" align="right" valign="top"><a id="gaf110ca46cc8cf7b55f63cafa563073b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CNT_CNT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54bb0107f222981fe8c8416af521fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos)</td></tr>
<tr class="separator:gac54bb0107f222981fe8c8416af521fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memItemLeft" align="right" valign="top"><a id="gac11163ae1ef14d3e7a1f047c40a501f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_PSC_PSC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff3a421342fafac2e25421084bd85df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)</td></tr>
<tr class="separator:gacff3a421342fafac2e25421084bd85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memItemLeft" align="right" valign="top"><a id="ga8430ae919aa2e98c8a4cb32049ae5c3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_ARR_ARR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166174bde137aa84aec495eef6907ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos)</td></tr>
<tr class="separator:ga166174bde137aa84aec495eef6907ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memItemLeft" align="right" valign="top"><a id="gab062a3ee5ed93cef0fd1de937719fe5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_RCR_REP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e8380ec8ac6138f401fa53833978fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; TIM_RCR_REP_Pos)</td></tr>
<tr class="separator:ga06e8380ec8ac6138f401fa53833978fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a></td></tr>
<tr class="separator:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memItemLeft" align="right" valign="top"><a id="ga815f704b96c35f8f2b4a9160913e36f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR1_CCR1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)</td></tr>
<tr class="separator:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memItemLeft" align="right" valign="top"><a id="ga22f43b4f1a39a8ff5124a31e2e37efbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR2_CCR2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)</td></tr>
<tr class="separator:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2438c905cf2e7f0c15b06090be697"><td class="memItemLeft" align="right" valign="top"><a id="ga69a2438c905cf2e7f0c15b06090be697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR3_CCR3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a2438c905cf2e7f0c15b06090be697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3983e861f1f4418bf3df69d263550024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)</td></tr>
<tr class="separator:ga3983e861f1f4418bf3df69d263550024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memItemLeft" align="right" valign="top"><a id="ga812691bb8cabc5eef6093926c6afb0fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR4_CCR4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2e10599fa35e837f604584c742551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)</td></tr>
<tr class="separator:ga2e2e10599fa35e837f604584c742551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memItemLeft" align="right" valign="top"><a id="ga20f8f8f7a4e2e060b4b51e0a8adc6201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_DTG_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a></td></tr>
<tr class="separator:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga2f06a132eba960bd6cc972e3580d537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:gae7868643a65285fc7132f040c8950f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga503b44e30a5fb77c34630d1faca70213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:gaf7d418cbd0db89991522cb6be34a017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;(0x80U &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:gac945c8bcf5567912a88eb2acee53c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810028fd9aba73ee3b92d59017cb8d"><td class="memItemLeft" align="right" valign="top"><a id="ga71810028fd9aba73ee3b92d59017cb8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_LOCK_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga71810028fd9aba73ee3b92d59017cb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM_BDTR_LOCK_Pos)</td></tr>
<tr class="separator:ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a></td></tr>
<tr class="separator:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_LOCK_Pos)</td></tr>
<tr class="separator:gabbd1736c8172e7cd098bb591264b07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM_BDTR_LOCK_Pos)</td></tr>
<tr class="separator:ga756df80ff8c34399435f52dca18e6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memItemLeft" align="right" valign="top"><a id="ga508a8d8aea6def7bd3dd689ff5f47312"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_OSSI_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ff8c5f843f6587554de55163a0f420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_OSSI_Pos)</td></tr>
<tr class="separator:ga05ff8c5f843f6587554de55163a0f420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a></td></tr>
<tr class="separator:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memItemLeft" align="right" valign="top"><a id="ga5738bf6a27c598bc93b37db41f1a21c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_OSSR_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396c60115df4f4f217ae3b2df15d130c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_OSSR_Pos)</td></tr>
<tr class="separator:ga396c60115df4f4f217ae3b2df15d130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a></td></tr>
<tr class="separator:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bff46bd1b077d0a152e4600397f98d"><td class="memItemLeft" align="right" valign="top"><a id="ga27bff46bd1b077d0a152e4600397f98d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_BKE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga27bff46bd1b077d0a152e4600397f98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2272c6e4c575623c1f46f482cd957415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_BKE_Pos)</td></tr>
<tr class="separator:ga2272c6e4c575623c1f46f482cd957415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a></td></tr>
<tr class="separator:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42525a0a24fac15595720c1ef01d57a"><td class="memItemLeft" align="right" valign="top"><a id="gaf42525a0a24fac15595720c1ef01d57a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_BKP_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf42525a0a24fac15595720c1ef01d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101b7d11ccc8db986ee394ec26167130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_BKP_Pos)</td></tr>
<tr class="separator:ga101b7d11ccc8db986ee394ec26167130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a></td></tr>
<tr class="separator:ga3247abbbf0d00260be051d176d88020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memItemLeft" align="right" valign="top"><a id="ga7c59af6d6570d3f4c7bff1efcde8fd5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_AOE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_AOE_Pos)</td></tr>
<tr class="separator:gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a></td></tr>
<tr class="separator:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1874eb52559400db69885a6dee768c4"><td class="memItemLeft" align="right" valign="top"><a id="gae1874eb52559400db69885a6dee768c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_MOE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae1874eb52559400db69885a6dee768c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead4c63fdacf9c85e3c997275649aa8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_MOE_Pos)</td></tr>
<tr class="separator:gaead4c63fdacf9c85e3c997275649aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a></td></tr>
<tr class="separator:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memItemLeft" align="right" valign="top"><a id="ga3a306a1cb19e8538984d63e2728f18c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DCR_DBA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e78721748388667766590962b29f610"><td class="memItemLeft" align="right" valign="top"><a id="ga2e78721748388667766590962b29f610"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DCR_DBL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e78721748388667766590962b29f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404a796ef83390218d4aed467f779ca0"><td class="memItemLeft" align="right" valign="top"><a id="ga404a796ef83390218d4aed467f779ca0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DMAR_DMAB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga404a796ef83390218d4aed467f779ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)</td></tr>
<tr class="separator:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4003f1faad8a6093019be59a21a50cbf"><td class="memItemLeft" align="right" valign="top"><a id="ga4003f1faad8a6093019be59a21a50cbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM14_OR_TI1_RMP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4003f1faad8a6093019be59a21a50cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c53b500c35df84004fda1864c26b0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c53b500c35df84004fda1864c26b0ed">TIM14_OR_TI1_RMP_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; TIM14_OR_TI1_RMP_Pos)</td></tr>
<tr class="separator:ga9c53b500c35df84004fda1864c26b0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c00ee5f19b05fe995bf742ee5f8cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51c00ee5f19b05fe995bf742ee5f8cad">TIM14_OR_TI1_RMP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c53b500c35df84004fda1864c26b0ed">TIM14_OR_TI1_RMP_Msk</a></td></tr>
<tr class="separator:ga51c00ee5f19b05fe995bf742ee5f8cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d96e36ed461e986b7aa037581d9d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72d96e36ed461e986b7aa037581d9d38">TIM14_OR_TI1_RMP_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; TIM14_OR_TI1_RMP_Pos)</td></tr>
<tr class="separator:ga72d96e36ed461e986b7aa037581d9d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4892ff651a1434afb1981b9d032d8672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4892ff651a1434afb1981b9d032d8672">TIM14_OR_TI1_RMP_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; TIM14_OR_TI1_RMP_Pos)</td></tr>
<tr class="separator:ga4892ff651a1434afb1981b9d032d8672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memItemLeft" align="right" valign="top"><a id="ga64f40c78bbc597ada96c2ec828722eeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_UE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_UE_Pos)</td></tr>
<tr class="separator:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678b98c07ad61dec17131716d1ddfa58"><td class="memItemLeft" align="right" valign="top"><a id="ga678b98c07ad61dec17131716d1ddfa58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_RE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga678b98c07ad61dec17131716d1ddfa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625927bbfd40ce911de7183cae92e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RE_Pos)</td></tr>
<tr class="separator:ga625927bbfd40ce911de7183cae92e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53df187761bfed354686b47e0a691564"><td class="memItemLeft" align="right" valign="top"><a id="ga53df187761bfed354686b47e0a691564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_TE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga53df187761bfed354686b47e0a691564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TE_Pos)</td></tr>
<tr class="separator:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memItemLeft" align="right" valign="top"><a id="ga5ba3e0fc695108b77498a9fdbacc95d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_IDLEIE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)</td></tr>
<tr class="separator:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2232ea76bad178a6e945fe573c2dc984"><td class="memItemLeft" align="right" valign="top"><a id="ga2232ea76bad178a6e945fe573c2dc984"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_RXNEIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2232ea76bad178a6e945fe573c2dc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)</td></tr>
<tr class="separator:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a></td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee92ad658865410023fc8508325024a"><td class="memItemLeft" align="right" valign="top"><a id="ga3ee92ad658865410023fc8508325024a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_TCIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3ee92ad658865410023fc8508325024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TCIE_Pos)</td></tr>
<tr class="separator:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931210415f36d727f75bfc856aed9ef"><td class="memItemLeft" align="right" valign="top"><a id="ga6931210415f36d727f75bfc856aed9ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_TXEIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6931210415f36d727f75bfc856aed9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65436dd25155a36250ee090dd940caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TXEIE_Pos)</td></tr>
<tr class="separator:ga65436dd25155a36250ee090dd940caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a></td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a693e8924defd8e57b0b08323afa0b"><td class="memItemLeft" align="right" valign="top"><a id="ga46a693e8924defd8e57b0b08323afa0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_PEIE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga46a693e8924defd8e57b0b08323afa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PEIE_Pos)</td></tr>
<tr class="separator:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memItemLeft" align="right" valign="top"><a id="gaf2e65e62ab989658fec2bdaad7892c16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_PS_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08638afebc30caad3337f1faac6d904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PS_Pos)</td></tr>
<tr class="separator:ga08638afebc30caad3337f1faac6d904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1029c679b6ce540fc8343e074387fa5b"><td class="memItemLeft" align="right" valign="top"><a id="ga1029c679b6ce540fc8343e074387fa5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_PCE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1029c679b6ce540fc8343e074387fa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PCE_Pos)</td></tr>
<tr class="separator:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memItemLeft" align="right" valign="top"><a id="ga86cc2060fef5dc3ce6820e31f0156492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_WAKE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bc41f3a11fced743f19684211eacd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_WAKE_Pos)</td></tr>
<tr class="separator:gab0bc41f3a11fced743f19684211eacd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16c1bf94dba8a889397c5933322308"><td class="memItemLeft" align="right" valign="top"><a id="ga8b16c1bf94dba8a889397c5933322308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_M_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b16c1bf94dba8a889397c5933322308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_M_Pos)</td></tr>
<tr class="separator:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a0428a58ed317ba2baf6362123930f"><td class="memItemLeft" align="right" valign="top"><a id="ga68a0428a58ed317ba2baf6362123930f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_MME_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga68a0428a58ed317ba2baf6362123930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1337df7835fb7605f567f8c23336510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">USART_CR1_MME_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_MME_Pos)</td></tr>
<tr class="separator:gaf1337df7835fb7605f567f8c23336510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">USART_CR1_MME_Msk</a></td></tr>
<tr class="separator:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac313f7deb7198a2c0d53446c418e434b"><td class="memItemLeft" align="right" valign="top"><a id="gac313f7deb7198a2c0d53446c418e434b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_CMIE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac313f7deb7198a2c0d53446c418e434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5174025558ca07302b4cbd4c3a3c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">USART_CR1_CMIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_CMIE_Pos)</td></tr>
<tr class="separator:ga7b5174025558ca07302b4cbd4c3a3c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6e25c121fc78142f8866809bc98aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">USART_CR1_CMIE_Msk</a></td></tr>
<tr class="separator:gaac6e25c121fc78142f8866809bc98aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f51c380de00d417c76712183070ff01"><td class="memItemLeft" align="right" valign="top"><a id="ga7f51c380de00d417c76712183070ff01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_OVER8_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7f51c380de00d417c76712183070ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac009e53008167c20955efe87a147ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_OVER8_Pos)</td></tr>
<tr class="separator:gac009e53008167c20955efe87a147ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a></td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30bbaacca54d128b14fc80293a3fb9"><td class="memItemLeft" align="right" valign="top"><a id="gadf30bbaacca54d128b14fc80293a3fb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_DEDT_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gadf30bbaacca54d128b14fc80293a3fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9847feffa692f728663f3c612cbf4f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">USART_CR1_DEDT_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USART_CR1_DEDT_Pos)</td></tr>
<tr class="separator:ga9847feffa692f728663f3c612cbf4f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d95af966e08146e1172c4b828bda38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">USART_CR1_DEDT_Msk</a></td></tr>
<tr class="separator:gab2d95af966e08146e1172c4b828bda38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b664114104da4e943d96b59ba37142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">USART_CR1_DEDT_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USART_CR1_DEDT_Pos)</td></tr>
<tr class="separator:ga01b664114104da4e943d96b59ba37142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">USART_CR1_DEDT_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USART_CR1_DEDT_Pos)</td></tr>
<tr class="separator:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">USART_CR1_DEDT_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USART_CR1_DEDT_Pos)</td></tr>
<tr class="separator:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">USART_CR1_DEDT_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USART_CR1_DEDT_Pos)</td></tr>
<tr class="separator:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa005f970098bde194883b57529b0d306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">USART_CR1_DEDT_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USART_CR1_DEDT_Pos)</td></tr>
<tr class="separator:gaa005f970098bde194883b57529b0d306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7640a539139354f68939dd6c4213eeda"><td class="memItemLeft" align="right" valign="top"><a id="ga7640a539139354f68939dd6c4213eeda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_DEAT_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga7640a539139354f68939dd6c4213eeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf428b58fe78a921cec6d585556253c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">USART_CR1_DEAT_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; USART_CR1_DEAT_Pos)</td></tr>
<tr class="separator:gacf428b58fe78a921cec6d585556253c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">USART_CR1_DEAT_Msk</a></td></tr>
<tr class="separator:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">USART_CR1_DEAT_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; USART_CR1_DEAT_Pos)</td></tr>
<tr class="separator:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c67729309721386a3211e7ef9c097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">USART_CR1_DEAT_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; USART_CR1_DEAT_Pos)</td></tr>
<tr class="separator:ga915c67729309721386a3211e7ef9c097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37334305484b5177eb2b0c0fbd38f333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">USART_CR1_DEAT_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; USART_CR1_DEAT_Pos)</td></tr>
<tr class="separator:ga37334305484b5177eb2b0c0fbd38f333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9044f6093b026dae8651416935dd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">USART_CR1_DEAT_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; USART_CR1_DEAT_Pos)</td></tr>
<tr class="separator:gaad9044f6093b026dae8651416935dd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21679d47bc5412b3ff3821da03d3695e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">USART_CR1_DEAT_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; USART_CR1_DEAT_Pos)</td></tr>
<tr class="separator:ga21679d47bc5412b3ff3821da03d3695e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a808309c2809d8b08f0782fb321ae8"><td class="memItemLeft" align="right" valign="top"><a id="ga91a808309c2809d8b08f0782fb321ae8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_RTOIE_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga91a808309c2809d8b08f0782fb321ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1575795973e3e34e3fe4bb420a8d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">USART_CR1_RTOIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RTOIE_Pos)</td></tr>
<tr class="separator:gacb1575795973e3e34e3fe4bb420a8d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">USART_CR1_RTOIE_Msk</a></td></tr>
<tr class="separator:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d4b4a174a7e19ee43b94891582b703"><td class="memItemLeft" align="right" valign="top"><a id="gab8d4b4a174a7e19ee43b94891582b703"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_EOBIE_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d4b4a174a7e19ee43b94891582b703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a159ef2d22e88ce651ee3b9ea54a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">USART_CR1_EOBIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_EOBIE_Pos)</td></tr>
<tr class="separator:ga4c5a159ef2d22e88ce651ee3b9ea54a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae527749fded038f642974711b1d53ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">USART_CR1_EOBIE_Msk</a></td></tr>
<tr class="separator:gae527749fded038f642974711b1d53ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c518cae1eaa9ae594ebff5b7a1bf9c"><td class="memItemLeft" align="right" valign="top"><a id="gac6c518cae1eaa9ae594ebff5b7a1bf9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_ADDM7_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac6c518cae1eaa9ae594ebff5b7a1bf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d874b6e6c6b5631df3733e355ed295a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">USART_CR2_ADDM7_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_ADDM7_Pos)</td></tr>
<tr class="separator:ga3d874b6e6c6b5631df3733e355ed295a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8588feb26d8b36054a060d6b691823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">USART_CR2_ADDM7_Msk</a></td></tr>
<tr class="separator:ga2d8588feb26d8b36054a060d6b691823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262849ac25bc43d23d46945c85851b0"><td class="memItemLeft" align="right" valign="top"><a id="ga0262849ac25bc43d23d46945c85851b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_LBCL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0262849ac25bc43d23d46945c85851b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d515f33359c44365712bfbcf34c7e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_LBCL_Pos)</td></tr>
<tr class="separator:ga3d515f33359c44365712bfbcf34c7e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memItemLeft" align="right" valign="top"><a id="ga4188976dbf7f6455ba79d1afd830cf7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_CPHA_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CPHA_Pos)</td></tr>
<tr class="separator:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110f164794e57c70b9d7b0b26577e86a"><td class="memItemLeft" align="right" valign="top"><a id="ga110f164794e57c70b9d7b0b26577e86a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_CPOL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga110f164794e57c70b9d7b0b26577e86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CPOL_Pos)</td></tr>
<tr class="separator:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memItemLeft" align="right" valign="top"><a id="gaff740ebbb84ac8db332d177cd6cc9235"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_CLKEN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CLKEN_Pos)</td></tr>
<tr class="separator:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memItemLeft" align="right" valign="top"><a id="ga4a46b8272a2fe5ae5e5ce7123db22d51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_STOP_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222983c0ec62822a37a0da9d114fb75e"><td class="memItemLeft" align="right" valign="top"><a id="ga222983c0ec62822a37a0da9d114fb75e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_SWAP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga222983c0ec62822a37a0da9d114fb75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4501114beca5a00c44cd2182a979eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">USART_CR2_SWAP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_SWAP_Pos)</td></tr>
<tr class="separator:ga4f4501114beca5a00c44cd2182a979eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aecba5721df1c1adb6d0264625accad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">USART_CR2_SWAP_Msk</a></td></tr>
<tr class="separator:ga4aecba5721df1c1adb6d0264625accad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bba63d44a14e161f561a5a3591dff4"><td class="memItemLeft" align="right" valign="top"><a id="gae8bba63d44a14e161f561a5a3591dff4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_RXINV_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8bba63d44a14e161f561a5a3591dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be966e1261f1182e90a9727ae00fed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">USART_CR2_RXINV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_RXINV_Pos)</td></tr>
<tr class="separator:ga4be966e1261f1182e90a9727ae00fed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff10115e1adb07c00f42627cedf01e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">USART_CR2_RXINV_Msk</a></td></tr>
<tr class="separator:gafff10115e1adb07c00f42627cedf01e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e85095255df25708af3998bfbc0f840"><td class="memItemLeft" align="right" valign="top"><a id="ga1e85095255df25708af3998bfbc0f840"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_TXINV_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1e85095255df25708af3998bfbc0f840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdf6d30f688b739455d262344d9145d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">USART_CR2_TXINV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_TXINV_Pos)</td></tr>
<tr class="separator:ga3bdf6d30f688b739455d262344d9145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">USART_CR2_TXINV_Msk</a></td></tr>
<tr class="separator:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedc64f34c6631efb738a4c3146d4717"><td class="memItemLeft" align="right" valign="top"><a id="gabedc64f34c6631efb738a4c3146d4717"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_DATAINV_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabedc64f34c6631efb738a4c3146d4717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a526b2f220467ea5f83c7d5e1f0ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">USART_CR2_DATAINV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_DATAINV_Pos)</td></tr>
<tr class="separator:ga12a526b2f220467ea5f83c7d5e1f0ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">USART_CR2_DATAINV_Msk</a></td></tr>
<tr class="separator:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bbd90c0d8c06613b8babdf7a1f2b08"><td class="memItemLeft" align="right" valign="top"><a id="gaf9bbd90c0d8c06613b8babdf7a1f2b08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_MSBFIRST_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf9bbd90c0d8c06613b8babdf7a1f2b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32464cf4e8b224ac8f6dc9e8ca8ee46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">USART_CR2_MSBFIRST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_MSBFIRST_Pos)</td></tr>
<tr class="separator:ga32464cf4e8b224ac8f6dc9e8ca8ee46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7342ab16574cebf157aa885a79986812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">USART_CR2_MSBFIRST_Msk</a></td></tr>
<tr class="separator:ga7342ab16574cebf157aa885a79986812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd50e8338e173588e3e228cd36fea49b"><td class="memItemLeft" align="right" valign="top"><a id="gabd50e8338e173588e3e228cd36fea49b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_ABREN_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gabd50e8338e173588e3e228cd36fea49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b8b21a9bb234c28cba2ba46eb91d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">USART_CR2_ABREN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_ABREN_Pos)</td></tr>
<tr class="separator:ga01b8b21a9bb234c28cba2ba46eb91d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa290a89959d43fecf43f89d66123a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">USART_CR2_ABREN_Msk</a></td></tr>
<tr class="separator:gaaa290a89959d43fecf43f89d66123a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aec992473cfdf90375f5156816361e7"><td class="memItemLeft" align="right" valign="top"><a id="ga9aec992473cfdf90375f5156816361e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_ABRMODE_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga9aec992473cfdf90375f5156816361e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07277ae996d117d7ad0dd6039b550bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">USART_CR2_ABRMODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; USART_CR2_ABRMODE_Pos)</td></tr>
<tr class="separator:ga07277ae996d117d7ad0dd6039b550bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">USART_CR2_ABRMODE_Msk</a></td></tr>
<tr class="separator:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">USART_CR2_ABRMODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_ABRMODE_Pos)</td></tr>
<tr class="separator:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac439d0281ee2e6f20261076a50314cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">USART_CR2_ABRMODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; USART_CR2_ABRMODE_Pos)</td></tr>
<tr class="separator:gac439d0281ee2e6f20261076a50314cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c059ff69b8b03c14958fb24a214192"><td class="memItemLeft" align="right" valign="top"><a id="gae6c059ff69b8b03c14958fb24a214192"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_RTOEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae6c059ff69b8b03c14958fb24a214192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca386418170bcbfd458e6976c29deed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">USART_CR2_RTOEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_RTOEN_Pos)</td></tr>
<tr class="separator:gaca386418170bcbfd458e6976c29deed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89524eda63950f55bc47208a66b7dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">USART_CR2_RTOEN_Msk</a></td></tr>
<tr class="separator:gab89524eda63950f55bc47208a66b7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memItemLeft" align="right" valign="top"><a id="ga2d1320f17e2f61e21a867e538c737ac3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_ADD_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; USART_CR2_ADD_Pos)</td></tr>
<tr class="separator:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memItemLeft" align="right" valign="top"><a id="gafeb00f27cc04dab7e9bcca92d6e7ad9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_EIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_EIE_Pos)</td></tr>
<tr class="separator:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memItemLeft" align="right" valign="top"><a id="ga7df0071641a9cc2d70e4957c28f923c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_HDSEL_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5553c10996ceb918244202407347848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_HDSEL_Pos)</td></tr>
<tr class="separator:ga5553c10996ceb918244202407347848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memItemLeft" align="right" valign="top"><a id="ga173f2f38fdb5ba3db30d3b2686bd9773"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_DMAR_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0232a385ce9760635c92556c3eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DMAR_Pos)</td></tr>
<tr class="separator:ga4dd0232a385ce9760635c92556c3eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afc87870cbe74aabf127179dedca3f"><td class="memItemLeft" align="right" valign="top"><a id="ga00afc87870cbe74aabf127179dedca3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_DMAT_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga00afc87870cbe74aabf127179dedca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a52251ccd0dae87055bbd336add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DMAT_Pos)</td></tr>
<tr class="separator:ga114a52251ccd0dae87055bbd336add29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790491b1c83dd6a84a6f86945cf74563"><td class="memItemLeft" align="right" valign="top"><a id="ga790491b1c83dd6a84a6f86945cf74563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_RTSE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga790491b1c83dd6a84a6f86945cf74563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cda51a847495ad5f32c5f5c252152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_RTSE_Pos)</td></tr>
<tr class="separator:gae20cda51a847495ad5f32c5f5c252152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memItemLeft" align="right" valign="top"><a id="gae3bfa28091d9c8781aeb03fcb371dd01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_CTSE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e4c254d292233d827a898bda170fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_CTSE_Pos)</td></tr>
<tr class="separator:ga97e4c254d292233d827a898bda170fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memItemLeft" align="right" valign="top"><a id="ga660c0090fb7c6c17bce5f15a7b07ce7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_CTSIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_CTSIE_Pos)</td></tr>
<tr class="separator:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memItemLeft" align="right" valign="top"><a id="ga8d9eb170fd3fa98254e243f588e5a068"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_ONEBIT_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)</td></tr>
<tr class="separator:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a></td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102a294cf149c9a0ef423a5c5178f51e"><td class="memItemLeft" align="right" valign="top"><a id="ga102a294cf149c9a0ef423a5c5178f51e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_OVRDIS_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga102a294cf149c9a0ef423a5c5178f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c80447cea2eb076e1213e1d9a3a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">USART_CR3_OVRDIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_OVRDIS_Pos)</td></tr>
<tr class="separator:ga69c80447cea2eb076e1213e1d9a3a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d63c7953788124179cd18a8890a91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">USART_CR3_OVRDIS_Msk</a></td></tr>
<tr class="separator:ga33d63c7953788124179cd18a8890a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315eff6532631e01c4b46241b8203120"><td class="memItemLeft" align="right" valign="top"><a id="ga315eff6532631e01c4b46241b8203120"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_DDRE_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga315eff6532631e01c4b46241b8203120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508139f92a04e0324a84c6173b5afbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">USART_CR3_DDRE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DDRE_Pos)</td></tr>
<tr class="separator:ga508139f92a04e0324a84c6173b5afbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f1b53b09336e82958755747853a753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">USART_CR3_DDRE_Msk</a></td></tr>
<tr class="separator:gae1f1b53b09336e82958755747853a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502aaea0f34e2ab34624ff66f1c8b101"><td class="memItemLeft" align="right" valign="top"><a id="ga502aaea0f34e2ab34624ff66f1c8b101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_DEM_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga502aaea0f34e2ab34624ff66f1c8b101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a24555d522b37f1bef42cb08539ff6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">USART_CR3_DEM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DEM_Pos)</td></tr>
<tr class="separator:ga9a24555d522b37f1bef42cb08539ff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd65f9fd10ee8e99db1118828deb0441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">USART_CR3_DEM_Msk</a></td></tr>
<tr class="separator:gacd65f9fd10ee8e99db1118828deb0441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35291bee983f8af47b6ad7193a06cc7"><td class="memItemLeft" align="right" valign="top"><a id="gab35291bee983f8af47b6ad7193a06cc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_DEP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab35291bee983f8af47b6ad7193a06cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf5c087ecc921b7b5c18b5682b12245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">USART_CR3_DEP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DEP_Pos)</td></tr>
<tr class="separator:gacaf5c087ecc921b7b5c18b5682b12245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2000c42015289291da1c58fe27800d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">USART_CR3_DEP_Msk</a></td></tr>
<tr class="separator:ga2000c42015289291da1c58fe27800d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da3df12337bdcb5b93129db2719a5e"><td class="memItemLeft" align="right" valign="top"><a id="gaa4da3df12337bdcb5b93129db2719a5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_BRR_DIV_FRACTION_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4da3df12337bdcb5b93129db2719a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d26e25a2acc22989a0522951e1c406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">USART_BRR_DIV_FRACTION_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos)</td></tr>
<tr class="separator:ga27d26e25a2acc22989a0522951e1c406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">USART_BRR_DIV_FRACTION_Msk</a></td></tr>
<tr class="separator:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38af4d54f6346fc7998ecd0618c22f3"><td class="memItemLeft" align="right" valign="top"><a id="gaf38af4d54f6346fc7998ecd0618c22f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_BRR_DIV_MANTISSA_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf38af4d54f6346fc7998ecd0618c22f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8739f2a9ca35ed93f81353a7a206a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">USART_BRR_DIV_MANTISSA_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)</td></tr>
<tr class="separator:gae8739f2a9ca35ed93f81353a7a206a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">USART_BRR_DIV_MANTISSA_Msk</a></td></tr>
<tr class="separator:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09117d544d70ca803eb3831fc86b4a2"><td class="memItemLeft" align="right" valign="top"><a id="gab09117d544d70ca803eb3831fc86b4a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_GTPR_PSC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab09117d544d70ca803eb3831fc86b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742100366bd139204afb3402a052a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga742100366bd139204afb3402a052a588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219c2c6c797f288ff792f0b6c792070b"><td class="memItemLeft" align="right" valign="top"><a id="ga219c2c6c797f288ff792f0b6c792070b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_GTPR_GT_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga219c2c6c797f288ff792f0b6c792070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc06fc01cf5031610706007672f2780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; USART_GTPR_GT_Pos)</td></tr>
<tr class="separator:gaddc06fc01cf5031610706007672f2780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8121420c036e48c9ec89bba961aef3ec"><td class="memItemLeft" align="right" valign="top"><a id="ga8121420c036e48c9ec89bba961aef3ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_RTOR_RTO_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8121420c036e48c9ec89bba961aef3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37e9b1afb41db79336ba8c3878df0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">USART_RTOR_RTO_Msk</a>&#160;&#160;&#160;(0xFFFFFFU &lt;&lt; USART_RTOR_RTO_Pos)</td></tr>
<tr class="separator:gab37e9b1afb41db79336ba8c3878df0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">USART_RTOR_RTO_Msk</a></td></tr>
<tr class="separator:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb201e32d29f6b998571d687448139e6"><td class="memItemLeft" align="right" valign="top"><a id="gadb201e32d29f6b998571d687448139e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_RTOR_BLEN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadb201e32d29f6b998571d687448139e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f1b7f22208b8cbe9bb08aa8b232b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">USART_RTOR_BLEN_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; USART_RTOR_BLEN_Pos)</td></tr>
<tr class="separator:ga87f1b7f22208b8cbe9bb08aa8b232b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f65309076ce671d0efac5265eb276d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">USART_RTOR_BLEN_Msk</a></td></tr>
<tr class="separator:ga14f65309076ce671d0efac5265eb276d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d640bc5319f4f68f3438235bd4cbfd"><td class="memItemLeft" align="right" valign="top"><a id="gad2d640bc5319f4f68f3438235bd4cbfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_RQR_ABRRQ_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad2d640bc5319f4f68f3438235bd4cbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be4966a4dbf9dac2d188e9d22e7b088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">USART_RQR_ABRRQ_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_ABRRQ_Pos)</td></tr>
<tr class="separator:ga6be4966a4dbf9dac2d188e9d22e7b088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad261e1474dfb5329b5520e22790b026b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">USART_RQR_ABRRQ</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">USART_RQR_ABRRQ_Msk</a></td></tr>
<tr class="separator:gad261e1474dfb5329b5520e22790b026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de9d4cabae19eeb28765da49a8b0314"><td class="memItemLeft" align="right" valign="top"><a id="ga2de9d4cabae19eeb28765da49a8b0314"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_RQR_SBKRQ_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2de9d4cabae19eeb28765da49a8b0314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d25e0fe4eee65b95095bfaac60209f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">USART_RQR_SBKRQ_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_SBKRQ_Pos)</td></tr>
<tr class="separator:ga70d25e0fe4eee65b95095bfaac60209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">USART_RQR_SBKRQ</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">USART_RQR_SBKRQ_Msk</a></td></tr>
<tr class="separator:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade6b015b7e223054a2b88234cba8910"><td class="memItemLeft" align="right" valign="top"><a id="gaade6b015b7e223054a2b88234cba8910"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_RQR_MMRQ_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaade6b015b7e223054a2b88234cba8910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c2d00c30c9e4ce60ceaad9e9f79a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">USART_RQR_MMRQ_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_MMRQ_Pos)</td></tr>
<tr class="separator:gac6c2d00c30c9e4ce60ceaad9e9f79a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">USART_RQR_MMRQ</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">USART_RQR_MMRQ_Msk</a></td></tr>
<tr class="separator:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c7c905709ca36248badab45642727c"><td class="memItemLeft" align="right" valign="top"><a id="ga51c7c905709ca36248badab45642727c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_RQR_RXFRQ_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga51c7c905709ca36248badab45642727c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d7f833b412f9dc19d62f39873deae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">USART_RQR_RXFRQ_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_RXFRQ_Pos)</td></tr>
<tr class="separator:gae3d7f833b412f9dc19d62f39873deae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b148ee7c697bbcf836648063613612a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">USART_RQR_RXFRQ</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">USART_RQR_RXFRQ_Msk</a></td></tr>
<tr class="separator:ga7b148ee7c697bbcf836648063613612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55ce53d1486d4ca5a13183e4d78418d"><td class="memItemLeft" align="right" valign="top"><a id="gac55ce53d1486d4ca5a13183e4d78418d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_PE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac55ce53d1486d4ca5a13183e4d78418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b9eb35da82f39c93d867ef97354973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">USART_ISR_PE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_PE_Pos)</td></tr>
<tr class="separator:gae7b9eb35da82f39c93d867ef97354973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10e69d231b67d698ab59db3d338baa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">USART_ISR_PE_Msk</a></td></tr>
<tr class="separator:gaa10e69d231b67d698ab59db3d338baa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4876c9c39ec5710f92c15328d11af9e"><td class="memItemLeft" align="right" valign="top"><a id="gae4876c9c39ec5710f92c15328d11af9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_FE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae4876c9c39ec5710f92c15328d11af9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15aa492a3f8ad47d62541e2f8ef4b9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">USART_ISR_FE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_FE_Pos)</td></tr>
<tr class="separator:ga15aa492a3f8ad47d62541e2f8ef4b9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">USART_ISR_FE_Msk</a></td></tr>
<tr class="separator:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f6dcfb6db7c74a338ec1d3eec9dbaa"><td class="memItemLeft" align="right" valign="top"><a id="ga14f6dcfb6db7c74a338ec1d3eec9dbaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_NE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga14f6dcfb6db7c74a338ec1d3eec9dbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015a59198487b53f88535babb98ae0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">USART_ISR_NE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_NE_Pos)</td></tr>
<tr class="separator:ga015a59198487b53f88535babb98ae0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">USART_ISR_NE_Msk</a></td></tr>
<tr class="separator:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7ac40cfc963f125654ba13d8ac6baf"><td class="memItemLeft" align="right" valign="top"><a id="gade7ac40cfc963f125654ba13d8ac6baf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_ORE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gade7ac40cfc963f125654ba13d8ac6baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3251573623cdc120a509cc5bb7a8f542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">USART_ISR_ORE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_ORE_Pos)</td></tr>
<tr class="separator:ga3251573623cdc120a509cc5bb7a8f542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">USART_ISR_ORE_Msk</a></td></tr>
<tr class="separator:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b64bc708038630eaf4f5ecf83d468b"><td class="memItemLeft" align="right" valign="top"><a id="ga04b64bc708038630eaf4f5ecf83d468b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_IDLE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga04b64bc708038630eaf4f5ecf83d468b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab963ebe456544ea82d31400edd16f1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">USART_ISR_IDLE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_IDLE_Pos)</td></tr>
<tr class="separator:gab963ebe456544ea82d31400edd16f1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee745b19e0a6073280d234fdc96e627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">USART_ISR_IDLE_Msk</a></td></tr>
<tr class="separator:gacee745b19e0a6073280d234fdc96e627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324397c50b4fedce2e5762305a10a977"><td class="memItemLeft" align="right" valign="top"><a id="ga324397c50b4fedce2e5762305a10a977"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_RXNE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga324397c50b4fedce2e5762305a10a977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4f6c9b26f5024994031f93cf2b0982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">USART_ISR_RXNE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_RXNE_Pos)</td></tr>
<tr class="separator:gaee4f6c9b26f5024994031f93cf2b0982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39da7549976e5a5c91deff40e6044f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">USART_ISR_RXNE_Msk</a></td></tr>
<tr class="separator:ga39da7549976e5a5c91deff40e6044f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0b0f21e1afde54bf44f4188f20bb72"><td class="memItemLeft" align="right" valign="top"><a id="ga7c0b0f21e1afde54bf44f4188f20bb72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_TC_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7c0b0f21e1afde54bf44f4188f20bb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544469a72f23eb8f779ba88a1340b0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">USART_ISR_TC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_TC_Pos)</td></tr>
<tr class="separator:ga544469a72f23eb8f779ba88a1340b0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">USART_ISR_TC_Msk</a></td></tr>
<tr class="separator:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e7c8d903c127689186bd32dc9b20b"><td class="memItemLeft" align="right" valign="top"><a id="gad56e7c8d903c127689186bd32dc9b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_TXE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad56e7c8d903c127689186bd32dc9b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7656f40932ea96165e47eeb35472b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">USART_ISR_TXE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_TXE_Pos)</td></tr>
<tr class="separator:ga7656f40932ea96165e47eeb35472b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">USART_ISR_TXE_Msk</a></td></tr>
<tr class="separator:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11421aa78a5d3f93b40b96a43170b128"><td class="memItemLeft" align="right" valign="top"><a id="ga11421aa78a5d3f93b40b96a43170b128"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_CTSIF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga11421aa78a5d3f93b40b96a43170b128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f1e26361131f3e1be62de88e1c06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">USART_ISR_CTSIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_CTSIF_Pos)</td></tr>
<tr class="separator:ga62f1e26361131f3e1be62de88e1c06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb259765d41183dc3c5fd36831358d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">USART_ISR_CTSIF_Msk</a></td></tr>
<tr class="separator:ga9fb259765d41183dc3c5fd36831358d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"><td class="memItemLeft" align="right" valign="top"><a id="ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_CTS_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac402a118b5a829c25754df846ab7b492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">USART_ISR_CTS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_CTS_Pos)</td></tr>
<tr class="separator:gac402a118b5a829c25754df846ab7b492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89131b07184422c83fda07ca20d4ce4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">USART_ISR_CTS_Msk</a></td></tr>
<tr class="separator:ga89131b07184422c83fda07ca20d4ce4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74ca11e1c042b629896dfcfb7032a53"><td class="memItemLeft" align="right" valign="top"><a id="gaa74ca11e1c042b629896dfcfb7032a53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_RTOF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa74ca11e1c042b629896dfcfb7032a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa529be006a377dfbafebe935763db981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">USART_ISR_RTOF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_RTOF_Pos)</td></tr>
<tr class="separator:gaa529be006a377dfbafebe935763db981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">USART_ISR_RTOF_Msk</a></td></tr>
<tr class="separator:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6146e8fb3e393dce355eeda7757b8a6"><td class="memItemLeft" align="right" valign="top"><a id="gaf6146e8fb3e393dce355eeda7757b8a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_ABRE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf6146e8fb3e393dce355eeda7757b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97cda0ddd3329946d67b46214d96cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">USART_ISR_ABRE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_ABRE_Pos)</td></tr>
<tr class="separator:gac97cda0ddd3329946d67b46214d96cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">USART_ISR_ABRE_Msk</a></td></tr>
<tr class="separator:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1543863e600874b79a1892e0074bd0c"><td class="memItemLeft" align="right" valign="top"><a id="gac1543863e600874b79a1892e0074bd0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_ABRF_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac1543863e600874b79a1892e0074bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">USART_ISR_ABRF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_ABRF_Pos)</td></tr>
<tr class="separator:ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbfac6c1ba908d265572184b02daed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">USART_ISR_ABRF_Msk</a></td></tr>
<tr class="separator:gafbbfac6c1ba908d265572184b02daed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008b5798e4bfb597a04f07a614145620"><td class="memItemLeft" align="right" valign="top"><a id="ga008b5798e4bfb597a04f07a614145620"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_BUSY_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga008b5798e4bfb597a04f07a614145620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8dedfdce1809a617b2c5b13ab89d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">USART_ISR_BUSY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_BUSY_Pos)</td></tr>
<tr class="separator:ga2d8dedfdce1809a617b2c5b13ab89d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">USART_ISR_BUSY_Msk</a></td></tr>
<tr class="separator:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3a66fe3b38311ff9c23d8b20331b0e"><td class="memItemLeft" align="right" valign="top"><a id="ga3c3a66fe3b38311ff9c23d8b20331b0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_CMF_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga3c3a66fe3b38311ff9c23d8b20331b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6c248ec80835fb56ee72dfced7e405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">USART_ISR_CMF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_CMF_Pos)</td></tr>
<tr class="separator:ga8e6c248ec80835fb56ee72dfced7e405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199e4dab14311318c87b77ef758c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">USART_ISR_CMF_Msk</a></td></tr>
<tr class="separator:ga8199e4dab14311318c87b77ef758c2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c66fcd9f462060dd82dd252f69b45bf"><td class="memItemLeft" align="right" valign="top"><a id="ga8c66fcd9f462060dd82dd252f69b45bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_SBKF_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8c66fcd9f462060dd82dd252f69b45bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adfc9ed603cc7747ba2613a25429b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">USART_ISR_SBKF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_SBKF_Pos)</td></tr>
<tr class="separator:ga9adfc9ed603cc7747ba2613a25429b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">USART_ISR_SBKF_Msk</a></td></tr>
<tr class="separator:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4755fb0a6f9532f17cfe1346feb80bf"><td class="memItemLeft" align="right" valign="top"><a id="gad4755fb0a6f9532f17cfe1346feb80bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_RWU_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gad4755fb0a6f9532f17cfe1346feb80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedbe8b2dbf38c7bec1e82d00f23a8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">USART_ISR_RWU_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_RWU_Pos)</td></tr>
<tr class="separator:gafedbe8b2dbf38c7bec1e82d00f23a8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">USART_ISR_RWU_Msk</a></td></tr>
<tr class="separator:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b2fb8a12f5e7e470d7d5d685cb167d"><td class="memItemLeft" align="right" valign="top"><a id="ga39b2fb8a12f5e7e470d7d5d685cb167d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_TEACK_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga39b2fb8a12f5e7e470d7d5d685cb167d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43418a8f527a186c95e5ceda1768ac59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">USART_ISR_TEACK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_TEACK_Pos)</td></tr>
<tr class="separator:ga43418a8f527a186c95e5ceda1768ac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1433ae77d20ec6da645117cde536f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">USART_ISR_TEACK_Msk</a></td></tr>
<tr class="separator:gaf1433ae77d20ec6da645117cde536f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4830253f0b83aa34e8945ec1f2b990"><td class="memItemLeft" align="right" valign="top"><a id="ga8b4830253f0b83aa34e8945ec1f2b990"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ISR_REACK_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8b4830253f0b83aa34e8945ec1f2b990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d1c2dde620b507955a50a0a3c57cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">USART_ISR_REACK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_REACK_Pos)</td></tr>
<tr class="separator:ga47d1c2dde620b507955a50a0a3c57cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">USART_ISR_REACK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">USART_ISR_REACK_Msk</a></td></tr>
<tr class="separator:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa925c201b665549469a6858d1040638"><td class="memItemLeft" align="right" valign="top"><a id="gafa925c201b665549469a6858d1040638"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_PECF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafa925c201b665549469a6858d1040638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae5c3629d557d5168f585cf9283f87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">USART_ICR_PECF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_PECF_Pos)</td></tr>
<tr class="separator:ga3ae5c3629d557d5168f585cf9283f87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404185136eb68f679e82e0187d66e411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">USART_ICR_PECF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">USART_ICR_PECF_Msk</a></td></tr>
<tr class="separator:ga404185136eb68f679e82e0187d66e411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b3f9f5a5afd87a14435aec128a4af"><td class="memItemLeft" align="right" valign="top"><a id="ga565b3f9f5a5afd87a14435aec128a4af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_FECF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga565b3f9f5a5afd87a14435aec128a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1db0b71d6de4f3f03923402ea0663c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">USART_ICR_FECF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_FECF_Pos)</td></tr>
<tr class="separator:gaaa1db0b71d6de4f3f03923402ea0663c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">USART_ICR_FECF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">USART_ICR_FECF_Msk</a></td></tr>
<tr class="separator:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c095d0ca00e8ec7255a2464c1a6051"><td class="memItemLeft" align="right" valign="top"><a id="ga95c095d0ca00e8ec7255a2464c1a6051"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_NCF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga95c095d0ca00e8ec7255a2464c1a6051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2faba1e087606d5678064ed5dac19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">USART_ICR_NCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_NCF_Pos)</td></tr>
<tr class="separator:ga3c2faba1e087606d5678064ed5dac19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50b0d2460df1cbddd9576c2f4637312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">USART_ICR_NCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">USART_ICR_NCF_Msk</a></td></tr>
<tr class="separator:gad50b0d2460df1cbddd9576c2f4637312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd88555415ddcd62e99f62175c4157f"><td class="memItemLeft" align="right" valign="top"><a id="gadcd88555415ddcd62e99f62175c4157f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_ORECF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadcd88555415ddcd62e99f62175c4157f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa973cb1d530a801f5ddbce2bb08f6500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">USART_ICR_ORECF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_ORECF_Pos)</td></tr>
<tr class="separator:gaa973cb1d530a801f5ddbce2bb08f6500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">USART_ICR_ORECF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">USART_ICR_ORECF_Msk</a></td></tr>
<tr class="separator:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8e10f0165224f11b0349044d4aea5"><td class="memItemLeft" align="right" valign="top"><a id="ga1bf8e10f0165224f11b0349044d4aea5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_IDLECF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1bf8e10f0165224f11b0349044d4aea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263b55ba3b39d7be9c6564b80ffa3db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">USART_ICR_IDLECF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_IDLECF_Pos)</td></tr>
<tr class="separator:ga263b55ba3b39d7be9c6564b80ffa3db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">USART_ICR_IDLECF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">USART_ICR_IDLECF_Msk</a></td></tr>
<tr class="separator:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78258e16838bdce42ad7fedce636127a"><td class="memItemLeft" align="right" valign="top"><a id="ga78258e16838bdce42ad7fedce636127a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_TCCF_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga78258e16838bdce42ad7fedce636127a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af980293332522d448518b1b900b410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">USART_ICR_TCCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_TCCF_Pos)</td></tr>
<tr class="separator:ga5af980293332522d448518b1b900b410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf92ea54425a962dde662b10b61d0250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">USART_ICR_TCCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">USART_ICR_TCCF_Msk</a></td></tr>
<tr class="separator:gacf92ea54425a962dde662b10b61d0250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd73e9063595dc3781c6b23a52672ae"><td class="memItemLeft" align="right" valign="top"><a id="gaecd73e9063595dc3781c6b23a52672ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_CTSCF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaecd73e9063595dc3781c6b23a52672ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e99d6521968fbc8d2c54411ec22ceb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">USART_ICR_CTSCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_CTSCF_Pos)</td></tr>
<tr class="separator:ga8e99d6521968fbc8d2c54411ec22ceb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">USART_ICR_CTSCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">USART_ICR_CTSCF_Msk</a></td></tr>
<tr class="separator:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f7558be732121ccde59529915144e0"><td class="memItemLeft" align="right" valign="top"><a id="ga31f7558be732121ccde59529915144e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_RTOCF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga31f7558be732121ccde59529915144e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f99c4160ffe0d1b69fe1cc54bc820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">USART_ICR_RTOCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_RTOCF_Pos)</td></tr>
<tr class="separator:gaf22f99c4160ffe0d1b69fe1cc54bc820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">USART_ICR_RTOCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">USART_ICR_RTOCF_Msk</a></td></tr>
<tr class="separator:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca9109c65632fd5615eab3c1364a744"><td class="memItemLeft" align="right" valign="top"><a id="ga1ca9109c65632fd5615eab3c1364a744"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_ICR_CMCF_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1ca9109c65632fd5615eab3c1364a744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec57e194646688f2e0c948d9a67746ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">USART_ICR_CMCF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_CMCF_Pos)</td></tr>
<tr class="separator:gaec57e194646688f2e0c948d9a67746ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5478360c2639166c4d645b64cbf371be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">USART_ICR_CMCF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">USART_ICR_CMCF_Msk</a></td></tr>
<tr class="separator:ga5478360c2639166c4d645b64cbf371be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1e63e26cd15479d01a5f13991e1184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a>&#160;&#160;&#160;((uint16_t)0x01FFU)</td></tr>
<tr class="separator:gaec1e63e26cd15479d01a5f13991e1184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">USART_TDR_TDR</a>&#160;&#160;&#160;((uint16_t)0x01FFU)</td></tr>
<tr class="separator:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memItemLeft" align="right" valign="top"><a id="ga1a1da6274cc0fb20e75dfbe1a20ab62e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga305c0da4633020b9696d64a1785fa29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga64ede5bff80b5b979a44d073205f5930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top"><a id="ga4d510237467b8e10ca1001574671ad8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a></td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top"><a id="gaed4b5d3f4d2e0540058fd2253a8feb95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a></td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top"><a id="gaa4e9559da387f10bac2dc8ab0d4f6e6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a></td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top"><a id="gab1e344f4a12c60e57cb643511379b261"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a></td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top"><a id="gaf1f89d17eb4b3bb1b67c2b0185061e45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a></td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top"><a id="gadc9870e0e3a5c171b9c1db817afcf0ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a></td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top"><a id="gab3a493575c9a7c6006a3af9d13399268"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a></td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memItemLeft" align="right" valign="top"><a id="ga51b9fed94bc5fdbc67446173e1b3676c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_WDGA_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bd586be3859790f803c1275ea52390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CR_WDGA_Pos)</td></tr>
<tr class="separator:ga06bd586be3859790f803c1275ea52390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c98c783bea6069765360fcd6df341b"><td class="memItemLeft" align="right" valign="top"><a id="gae9c98c783bea6069765360fcd6df341b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9c98c783bea6069765360fcd6df341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed21af49014ce535798f9beead136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga3aed21af49014ce535798f9beead136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga26f4016f9990c2657acdf7521233d16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:gac3de841283deaea061d977392805211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga25594b7ced3e1277b636caf02416a4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top"><a id="gae37e08098d003f44eb8770a9d9bd40d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a></td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top"><a id="ga698b68239773862647ef5f9d963b80c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a></td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top"><a id="ga166845425e89d01552bac0baeec686d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W2</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a></td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top"><a id="ga344253edc9710aa6db6047b76cce723b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W3</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a></td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top"><a id="gaec3a0817a2dcde78414d02c0cb5d201d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W4</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a></td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top"><a id="ga8032c21626b10fcf5cd8ad36bc051663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W5</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a></td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top"><a id="ga106cdb96da03ce192628f54cefcbec2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W6</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a></td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memItemLeft" align="right" valign="top"><a id="ga496363a4b305b4aa94d9ec6c80d232f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_WDGTB_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627018d443463abccf249b1b848e2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:ga627018d443463abccf249b1b848e2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:gaab94b761166186987f91d342a5f79695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:ga9120ceb094ab327ec766a06fc66ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top"><a id="ga4858525604534e493b8a09e0b04ace61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_WDGTB0</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a></td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top"><a id="ga9d53e6fa74c43522ebacd6dd6f450d33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_WDGTB1</b>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a></td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memItemLeft" align="right" valign="top"><a id="ga6b4e702f6496841d60bc7ada8d68d648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_EWI_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CFR_EWI_Pos)</td></tr>
<tr class="separator:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memItemLeft" align="right" valign="top"><a id="gac4c37d2819f82d4cec6c8c9a9250ee43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_SR_EWIF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_SR_EWIF_Pos)</td></tr>
<tr class="separator:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaec05330012f52f35421531c72819fada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec05330012f52f35421531c72819fada">&#9670;&nbsp;</a></span>ADC_CCR_TSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_TSEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC internal path to temperature sensor enable </p>

</div>
</div>
<a id="ga9b8a6d7e4ca5663cbf6fb451279d7070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b8a6d7e4ca5663cbf6fb451279d7070">&#9670;&nbsp;</a></span>ADC_CCR_TSEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_TSEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_TSEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="gaecc47464aaa52f565d8daa9cf1a86054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc47464aaa52f565d8daa9cf1a86054">&#9670;&nbsp;</a></span>ADC_CCR_VREFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_VREFEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC internal path to VrefInt enable </p>

</div>
</div>
<a id="ga7a1002ffadbdbd09104840b4300c63c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1002ffadbdbd09104840b4300c63c9">&#9670;&nbsp;</a></span>ADC_CCR_VREFEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CCR_VREFEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_VREFEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga48d91913f0fe8acb7a07de52505a1fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48d91913f0fe8acb7a07de52505a1fa7">&#9670;&nbsp;</a></span>ADC_CFGR1_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_ALIGN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">ADC_CFGR1_ALIGN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC data alignement </p>

</div>
</div>
<a id="gaa426b1457baaefc8d6e9eedd0f4f9b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa426b1457baaefc8d6e9eedd0f4f9b4b">&#9670;&nbsp;</a></span>ADC_CFGR1_ALIGN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_ALIGN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_ALIGN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga2ff56271bc473179a89b075fda664512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ff56271bc473179a89b075fda664512">&#9670;&nbsp;</a></span>ADC_CFGR1_AUTOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AUTOFF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">ADC_CFGR1_AUTOFF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC low power auto power off </p>

</div>
</div>
<a id="ga224daf2e65e108b177316de51f1c4128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga224daf2e65e108b177316de51f1c4128">&#9670;&nbsp;</a></span>ADC_CFGR1_AUTOFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AUTOFF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_AUTOFF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gad806d97ed9f53a934977b9cf445358c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad806d97ed9f53a934977b9cf445358c2">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1CH&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">ADC_CFGR1_AWD1CH_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 monitored channel \ selection </p>

</div>
</div>
<a id="ga6c83c3b6679def98fbf913d63349fb3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c83c3b6679def98fbf913d63349fb3b">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1CH_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1CH_0&#160;&#160;&#160;(0x01U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="gab1ba31e1f4b86c28064b65207c93aebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1ba31e1f4b86c28064b65207c93aebb">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1CH_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1CH_1&#160;&#160;&#160;(0x02U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="gaa17bc65dbcb2831367b0ba9ae576d399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17bc65dbcb2831367b0ba9ae576d399">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1CH_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1CH_2&#160;&#160;&#160;(0x04U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 </p>

</div>
</div>
<a id="ga19a4d73c4e0f2618a3f96ed466ae21de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a4d73c4e0f2618a3f96ed466ae21de">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1CH_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1CH_3&#160;&#160;&#160;(0x08U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20000000 </p>

</div>
</div>
<a id="gad8bcca7b89fce298d3556714882f6e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8bcca7b89fce298d3556714882f6e78">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1CH_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1CH_4&#160;&#160;&#160;(0x10U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 </p>

</div>
</div>
<a id="ga39dac7fe90fe780d6751f0ba461df49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39dac7fe90fe780d6751f0ba461df49b">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1CH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1CH_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_CFGR1_AWD1CH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x7C000000 \ </p>

</div>
</div>
<a id="gaa9773f646ed95db8219dc935e15bffa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9773f646ed95db8219dc935e15bffa5">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">ADC_CFGR1_AWD1EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 enable on scope ADC group \ regular </p>

</div>
</div>
<a id="gaf44dced71b82895b090a7fb69ebe2caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf44dced71b82895b090a7fb69ebe2caf">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_AWD1EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga697af08860622dd7b88c9d3038456ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697af08860622dd7b88c9d3038456ba5">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1SGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1SGL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">ADC_CFGR1_AWD1SGL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 monitoring a single \ channel or all channels </p>

</div>
</div>
<a id="ga6bfc565e78991b785ab151925d49983e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bfc565e78991b785ab151925d49983e">&#9670;&nbsp;</a></span>ADC_CFGR1_AWD1SGL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_AWD1SGL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_AWD1SGL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 \ </p>

</div>
</div>
<a id="ga2a68ef1ef5f97552db10e8a4303eb0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a68ef1ef5f97552db10e8a4303eb0a2">&#9670;&nbsp;</a></span>ADC_CFGR1_CONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_CONT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">ADC_CFGR1_CONT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular continuous conversion mode </p>

</div>
</div>
<a id="ga599ae2f682f21f719d888080fee9fdc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599ae2f682f21f719d888080fee9fdc0">&#9670;&nbsp;</a></span>ADC_CFGR1_CONT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_CONT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_CONT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gae26a4779335193192049e1d58e3b2718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26a4779335193192049e1d58e3b2718">&#9670;&nbsp;</a></span>ADC_CFGR1_DISCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DISCEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">ADC_CFGR1_DISCEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer discontinuous mode \ </p>

</div>
</div>
<a id="gacdbef648fff668b8ef05c1f4453fbc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdbef648fff668b8ef05c1f4453fbc26">&#9670;&nbsp;</a></span>ADC_CFGR1_DISCEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DISCEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_DISCEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gab698a32d964b2c094ba4d42931c21068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab698a32d964b2c094ba4d42931c21068">&#9670;&nbsp;</a></span>ADC_CFGR1_DMACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DMACFG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">ADC_CFGR1_DMACFG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC DMA transfer configuration </p>

</div>
</div>
<a id="ga20a2d12984ea98654c3ba5ee3dbde924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20a2d12984ea98654c3ba5ee3dbde924">&#9670;&nbsp;</a></span>ADC_CFGR1_DMACFG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DMACFG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_DMACFG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga1466dacc8afdc2a11ed1d10720834c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1466dacc8afdc2a11ed1d10720834c0f">&#9670;&nbsp;</a></span>ADC_CFGR1_DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DMAEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">ADC_CFGR1_DMAEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC DMA transfer enable </p>

</div>
</div>
<a id="ga87f5b4a43c49576c2cf94ee945f1bf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f5b4a43c49576c2cf94ee945f1bf1a">&#9670;&nbsp;</a></span>ADC_CFGR1_DMAEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_DMAEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_DMAEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gafc48e957d935d791a767c763b9225832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc48e957d935d791a767c763b9225832">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">ADC_CFGR1_EXTEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular external trigger polarity </p>

</div>
</div>
<a id="ga7bd587c78699a50b76f5e33f867285c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bd587c78699a50b76f5e33f867285c2">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTEN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTEN_0&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_EXTEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gaf280aa8043f44ba5af39f6d9381169a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf280aa8043f44ba5af39f6d9381169a1">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTEN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTEN_1&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR1_EXTEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga17d8e6d4b42e73e1d753b1340dc76499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17d8e6d4b42e73e1d753b1340dc76499">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTEN_Msk&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR1_EXTEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000C00 </p>

</div>
</div>
<a id="ga01460f832e7bd04e150f86425aa922dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01460f832e7bd04e150f86425aa922dd">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">ADC_CFGR1_EXTSEL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular external trigger source </p>

</div>
</div>
<a id="ga6b23e26a7ff780ae4a913f9eb3c4fafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b23e26a7ff780ae4a913f9eb3c4fafb">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL_0&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gabd08752ec8996d12b0dbf1b555f4a67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd08752ec8996d12b0dbf1b555f4a67f">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL_1&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gaf417f2e3a6ca8d741d074fc2734e3b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf417f2e3a6ca8d741d074fc2734e3b9d">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL_2&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gaf5bf4fd10475fc722aaa40e42c2e57ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5bf4fd10475fc722aaa40e42c2e57ee">&#9670;&nbsp;</a></span>ADC_CFGR1_EXTSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_EXTSEL_Msk&#160;&#160;&#160;(0x7U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000001C0 </p>

</div>
</div>
<a id="gadbd980c2b24383afb370bfe69860064f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbd980c2b24383afb370bfe69860064f">&#9670;&nbsp;</a></span>ADC_CFGR1_OVRMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_OVRMOD&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">ADC_CFGR1_OVRMOD_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular overrun configuration </p>

</div>
</div>
<a id="ga0e34c3acc2cc1cca03427bd9fabb53a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e34c3acc2cc1cca03427bd9fabb53a3">&#9670;&nbsp;</a></span>ADC_CFGR1_OVRMOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_OVRMOD_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_OVRMOD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga9d5676c559f66561a86e6236ba803f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d5676c559f66561a86e6236ba803f98">&#9670;&nbsp;</a></span>ADC_CFGR1_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_RES&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">ADC_CFGR1_RES_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC data resolution </p>

</div>
</div>
<a id="gaa09ba21ff2817d7633982748c7afe8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa09ba21ff2817d7633982748c7afe8ff">&#9670;&nbsp;</a></span>ADC_CFGR1_RES_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_RES_0&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_RES_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga3540c4cec0b318ccc71dfa1317b4f659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3540c4cec0b318ccc71dfa1317b4f659">&#9670;&nbsp;</a></span>ADC_CFGR1_RES_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_RES_1&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR1_RES_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gaa236546999710afa33d9210b96723489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa236546999710afa33d9210b96723489">&#9670;&nbsp;</a></span>ADC_CFGR1_RES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_RES_Msk&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR1_RES_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000018 </p>

</div>
</div>
<a id="ga138c4d67e5735326ffc922409f3fc8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga138c4d67e5735326ffc922409f3fc8f4">&#9670;&nbsp;</a></span>ADC_CFGR1_SCANDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_SCANDIR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">ADC_CFGR1_SCANDIR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer scan direction </p>

</div>
</div>
<a id="ga414db6f840ab53499a7ccca07ea07bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga414db6f840ab53499a7ccca07ea07bec">&#9670;&nbsp;</a></span>ADC_CFGR1_SCANDIR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_SCANDIR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_SCANDIR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 \ </p>

</div>
</div>
<a id="ga2fe986e2a65282b01053839f8c0877a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fe986e2a65282b01053839f8c0877a3">&#9670;&nbsp;</a></span>ADC_CFGR1_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_WAIT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">ADC_CFGR1_WAIT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC low power auto wait </p>

</div>
</div>
<a id="gaea3149a99b68b2ac694e1875a74e312e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea3149a99b68b2ac694e1875a74e312e">&#9670;&nbsp;</a></span>ADC_CFGR1_WAIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR1_WAIT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR1_WAIT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga5821334c58af9ea7fa1205c1459f5a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5821334c58af9ea7fa1205c1459f5a3a">&#9670;&nbsp;</a></span>ADC_CFGR2_CKMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR2_CKMODE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">ADC_CFGR2_CKMODE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC clock source and prescaler (prescaler only \ for clock source synchronous) </p>

</div>
</div>
<a id="ga8603cb9fe211cb7cda8b29049dcde908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8603cb9fe211cb7cda8b29049dcde908">&#9670;&nbsp;</a></span>ADC_CFGR2_CKMODE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR2_CKMODE_0&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR2_CKMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 </p>

</div>
</div>
<a id="gadd8d90fdb7639030c0816d24f27cad4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd8d90fdb7639030c0816d24f27cad4b">&#9670;&nbsp;</a></span>ADC_CFGR2_CKMODE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR2_CKMODE_1&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR2_CKMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="ga53371bbd6f4a55732ba953e91cb83e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53371bbd6f4a55732ba953e91cb83e0c">&#9670;&nbsp;</a></span>ADC_CFGR2_CKMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR2_CKMODE_Msk&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR2_CKMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xC0000000 </p>

</div>
</div>
<a id="gaa8f696c99b9b4addf75b47035223e0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8f696c99b9b4addf75b47035223e0d1">&#9670;&nbsp;</a></span>ADC_CFGR2_JITOFFDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR2_JITOFFDIV2&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC clocked by PCLK div2 </p>

</div>
</div>
<a id="gadcd2fcfbed5ce42f548598253e2760be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd2fcfbed5ce42f548598253e2760be">&#9670;&nbsp;</a></span>ADC_CFGR2_JITOFFDIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFGR2_JITOFFDIV4&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC clocked by PCLK div4 </p>

</div>
</div>
<a id="ga9ca21fba6d475be2101310ee709e3434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca21fba6d475be2101310ee709e3434">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">ADC_CHSELR_CHSEL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channels, available \ when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gab167e83ae3042f3041d4da630d58ccc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab167e83ae3042f3041d4da630d58ccc6">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">ADC_CHSELR_CHSEL0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 0, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gab6bfc56437a61398d433d775549c7d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6bfc56437a61398d433d775549c7d7e">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 \ </p>

</div>
</div>
<a id="ga2617214deca9d2d1fe358e7012de53b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2617214deca9d2d1fe358e7012de53b7">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">ADC_CHSELR_CHSEL1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 1, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gac6252eddc09ac86f0ba2fc34e9973b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6252eddc09ac86f0ba2fc34e9973b52">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">ADC_CHSELR_CHSEL10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 10, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gad0c09f86005172696eaeb796fcffd041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c09f86005172696eaeb796fcffd041">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga0c74cdf4888bb431e36aa8f636c66e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c74cdf4888bb431e36aa8f636c66e75">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">ADC_CHSELR_CHSEL11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 11, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gad672dcfeb5d382e77dc94d280d77f2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad672dcfeb5d382e77dc94d280d77f2c3">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga835b5a1068e5b4746a61a637831a6add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835b5a1068e5b4746a61a637831a6add">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">ADC_CHSELR_CHSEL12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 12, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga066545b519da65f4dee67b20ddd43bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga066545b519da65f4dee67b20ddd43bcd">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gad9615a92dc5d719eda04efc0fbcc2274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9615a92dc5d719eda04efc0fbcc2274">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">ADC_CHSELR_CHSEL13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 13, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga24f05a1fce3fb5a476a3d6a1efa7e0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gab5b84d83a703faf41021f5aed1b08d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b84d83a703faf41021f5aed1b08d1f">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">ADC_CHSELR_CHSEL14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 14, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gad7f6c6ae7886562fb1ee5c74e5dcebcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7f6c6ae7886562fb1ee5c74e5dcebcf">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gab84928f30f310c5995fda17d09356caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab84928f30f310c5995fda17d09356caa">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">ADC_CHSELR_CHSEL15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 15, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga12f2987b60396f53ee2968a18fbfbf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f2987b60396f53ee2968a18fbfbf06">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga8dfc51c25f28841ceffb83ba992d07c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfc51c25f28841ceffb83ba992d07c5">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL16&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">ADC_CHSELR_CHSEL16_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 16, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga91cd489db1657f1ae26345e3ebcaa162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91cd489db1657f1ae26345e3ebcaa162">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL16_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL16_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL16_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gaec0461a534becec3c117d67abeb386b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec0461a534becec3c117d67abeb386b4">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL17&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">ADC_CHSELR_CHSEL17_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 17, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga6b46d6cc9802bd5df7500709d562bc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b46d6cc9802bd5df7500709d562bc3d">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL17_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL17_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL17_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga8056645767f844ce037f2a45fdb54ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8056645767f844ce037f2a45fdb54ca6">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL18&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">ADC_CHSELR_CHSEL18_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 18, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gafa1c98512c1e24e5f71c5da63e304573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa1c98512c1e24e5f71c5da63e304573">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL18_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL18_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL18_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gaafb6189343dc80a0b0f88c27cbcd8188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb6189343dc80a0b0f88c27cbcd8188">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 \ </p>

</div>
</div>
<a id="ga828269a978a7bee65fc836de87b422d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga828269a978a7bee65fc836de87b422d7">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">ADC_CHSELR_CHSEL2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 2, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga1d705d015fd20a8e5328ed49d6fcc355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d705d015fd20a8e5328ed49d6fcc355">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 \ </p>

</div>
</div>
<a id="ga697a712147bfa61fd786ae5ce3ca2bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697a712147bfa61fd786ae5ce3ca2bfa">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">ADC_CHSELR_CHSEL3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 3, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga43a4437436d6391d03ea0b46605164b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43a4437436d6391d03ea0b46605164b5">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 \ </p>

</div>
</div>
<a id="gae71a9b3ba55c541de0fd39ce647ba619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae71a9b3ba55c541de0fd39ce647ba619">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">ADC_CHSELR_CHSEL4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 4, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga2c2b66d105354c14511b62cb75fd8117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2b66d105354c14511b62cb75fd8117">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 \ </p>

</div>
</div>
<a id="ga1bb861455b1d4bcfc419e7a5d76655ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb861455b1d4bcfc419e7a5d76655ec">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">ADC_CHSELR_CHSEL5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 5, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga4c246993f940904e9c44cbdabba150e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c246993f940904e9c44cbdabba150e1">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 \ </p>

</div>
</div>
<a id="ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">ADC_CHSELR_CHSEL6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 6, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga9627edf91b62eb894a5d713898aeb84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9627edf91b62eb894a5d713898aeb84b">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 \ </p>

</div>
</div>
<a id="ga4f9b146cfe8e9ca180676f8e9af40b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9b146cfe8e9ca180676f8e9af40b8b">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">ADC_CHSELR_CHSEL7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 7, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gac566c041a57836d75b217dcf2466f5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac566c041a57836d75b217dcf2466f5f8">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 \ </p>

</div>
</div>
<a id="ga01e1d27f5eba18a59660d7b32611f068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e1d27f5eba18a59660d7b32611f068">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">ADC_CHSELR_CHSEL8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 8, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="ga148cef813445cc4506d6f89fb0409156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga148cef813445cc4506d6f89fb0409156">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 \ </p>

</div>
</div>
<a id="gaacfdf93021c4aa68f312f6f58c437091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfdf93021c4aa68f312f6f58c437091">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">ADC_CHSELR_CHSEL9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer channel 9, \ available when ADC_CFGR1_CHSELRMOD is reset </p>

</div>
</div>
<a id="gab06703614fbccb72f2abc8a1a3d80647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab06703614fbccb72f2abc8a1a3d80647">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CHSELR_CHSEL9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 \ </p>

</div>
</div>
<a id="ga5b59d55fef67e80101e5c2a1772ec50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b59d55fef67e80101e5c2a1772ec50d">&#9670;&nbsp;</a></span>ADC_CHSELR_CHSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSELR_CHSEL_Msk&#160;&#160;&#160;(0x7FFFFU &lt;&lt; ADC_CHSELR_CHSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0007FFFF </p>

</div>
</div>
<a id="ga87c66f671af3241a20d7dfa2a048b40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c66f671af3241a20d7dfa2a048b40a">&#9670;&nbsp;</a></span>ADC_CR_ADCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADCAL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC calibration </p>

</div>
</div>
<a id="ga3e9eb7e1a024259251ac752a6a7b4279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9eb7e1a024259251ac752a6a7b4279">&#9670;&nbsp;</a></span>ADC_CR_ADCAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADCAL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADCAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="gad99494f414a25f32a5f00ea39ea2150a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99494f414a25f32a5f00ea39ea2150a">&#9670;&nbsp;</a></span>ADC_CR_ADDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADDIS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC disable </p>

</div>
</div>
<a id="ga502e95251db602e283746c432535f335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502e95251db602e283746c432535f335">&#9670;&nbsp;</a></span>ADC_CR_ADDIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADDIS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADDIS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga26fe09dfd6969dd95591942e80cc3d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26fe09dfd6969dd95591942e80cc3d2b">&#9670;&nbsp;</a></span>ADC_CR_ADEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC enable </p>

</div>
</div>
<a id="ga4e660b36a753f0b46baa665d6dfe6e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e660b36a753f0b46baa665d6dfe6e2d">&#9670;&nbsp;</a></span>ADC_CR_ADEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga25021284fb6bfad3e8448edc6ef81218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25021284fb6bfad3e8448edc6ef81218">&#9670;&nbsp;</a></span>ADC_CR_ADSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADSTART&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular conversion start </p>

</div>
</div>
<a id="ga953c154b7b2b18679ed80a7839c908f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953c154b7b2b18679ed80a7839c908f3">&#9670;&nbsp;</a></span>ADC_CR_ADSTART_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADSTART_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADSTART_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga56c924ba75bdb8b75aa9130b75effbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56c924ba75bdb8b75aa9130b75effbe5">&#9670;&nbsp;</a></span>ADC_CR_ADSTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADSTP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular conversion stop \ </p>

</div>
</div>
<a id="ga1a55e4a2d2535b15287b714d8c6b1ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a55e4a2d2535b15287b714d8c6b1ee8">&#9670;&nbsp;</a></span>ADC_CR_ADSTP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_ADSTP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADSTP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gada596183c4087696c486546e88176038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada596183c4087696c486546e88176038">&#9670;&nbsp;</a></span>ADC_DR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular conversion data </p>

</div>
</div>
<a id="ga939e7a0780b9759e6c3f344553797101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga939e7a0780b9759e6c3f344553797101">&#9670;&nbsp;</a></span>ADC_DR_DATA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_0&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gacae696f0e147022ffcb55785e4fb7878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacae696f0e147022ffcb55785e4fb7878">&#9670;&nbsp;</a></span>ADC_DR_DATA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_1&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga8d2b611b9e68b09cf5a4f08cc0935b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d2b611b9e68b09cf5a4f08cc0935b52">&#9670;&nbsp;</a></span>ADC_DR_DATA_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_10&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gad7d8797443083b98d499e701de0c86ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d8797443083b98d499e701de0c86ff">&#9670;&nbsp;</a></span>ADC_DR_DATA_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_11&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga9bfab758993417e28973d15df01d2186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bfab758993417e28973d15df01d2186">&#9670;&nbsp;</a></span>ADC_DR_DATA_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_12&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga8172b28fabb7022660cc1779da9547f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8172b28fabb7022660cc1779da9547f0">&#9670;&nbsp;</a></span>ADC_DR_DATA_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_13&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gae936291a38f1ecda447e0bf63c3a4e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae936291a38f1ecda447e0bf63c3a4e96">&#9670;&nbsp;</a></span>ADC_DR_DATA_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_14&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gac59822569482aa21059cbb6b706fb8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59822569482aa21059cbb6b706fb8c0">&#9670;&nbsp;</a></span>ADC_DR_DATA_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_15&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gabfc56241e0b3ab0798a981b14d3e302f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc56241e0b3ab0798a981b14d3e302f">&#9670;&nbsp;</a></span>ADC_DR_DATA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_2&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gab730b1087788f3ab18ec6145d84597d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab730b1087788f3ab18ec6145d84597d3">&#9670;&nbsp;</a></span>ADC_DR_DATA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_3&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga5f3f982a8420ece922b3f8684226307c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f3f982a8420ece922b3f8684226307c">&#9670;&nbsp;</a></span>ADC_DR_DATA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_4&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gad6596f4834f2dd7e2604d4492135a4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6596f4834f2dd7e2604d4492135a4e3">&#9670;&nbsp;</a></span>ADC_DR_DATA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_5&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga7c27e67b6170a6873797fbf7e5c337fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c27e67b6170a6873797fbf7e5c337fe">&#9670;&nbsp;</a></span>ADC_DR_DATA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_6&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga1f0869cc00218b560ced2a4cf19770e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0869cc00218b560ced2a4cf19770e5">&#9670;&nbsp;</a></span>ADC_DR_DATA_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_7&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga00d8950acc2211570da7c927ae77886b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d8950acc2211570da7c927ae77886b">&#9670;&nbsp;</a></span>ADC_DR_DATA_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_8&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gab5ec727a1d5e3c082f49cead8dfac6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ec727a1d5e3c082f49cead8dfac6aa">&#9670;&nbsp;</a></span>ADC_DR_DATA_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_9&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga85ec9cca38cafd77f3d56fdf80f84eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85ec9cca38cafd77f3d56fdf80f84eb7">&#9670;&nbsp;</a></span>ADC_DR_DATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga55d9fb25dbbbaa72791a52fedfecca7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d9fb25dbbbaa72791a52fedfecca7b">&#9670;&nbsp;</a></span>ADC_IER_ADRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_ADRDYIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC ready interrupt </p>

</div>
</div>
<a id="gae81c5b62b488d346911cb6865b767cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae81c5b62b488d346911cb6865b767cd6">&#9670;&nbsp;</a></span>ADC_IER_ADRDYIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_ADRDYIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_ADRDYIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga2e70aa6f498afb91d459327c314c8f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e70aa6f498afb91d459327c314c8f69">&#9670;&nbsp;</a></span>ADC_IER_AWD1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_AWD1IE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 interrupt </p>

</div>
</div>
<a id="ga9f7c0e35bcb154cc2da118c3504b50d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7c0e35bcb154cc2da118c3504b50d4">&#9670;&nbsp;</a></span>ADC_IER_AWD1IE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_AWD1IE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_AWD1IE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga367429f3a07068668ffefd84c7c60985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga367429f3a07068668ffefd84c7c60985">&#9670;&nbsp;</a></span>ADC_IER_EOCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_EOCIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular end of unitary conversion \ interrupt </p>

</div>
</div>
<a id="gaf5a189c99834bf55784fd4b7b69e9687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a189c99834bf55784fd4b7b69e9687">&#9670;&nbsp;</a></span>ADC_IER_EOCIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_EOCIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOCIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga5ba8c4da5807ce6cea8b14be76f6243d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba8c4da5807ce6cea8b14be76f6243d">&#9670;&nbsp;</a></span>ADC_IER_EOSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_EOSIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular end of sequence conversions \ interrupt </p>

</div>
</div>
<a id="ga54252f722bf811578202880a17727763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54252f722bf811578202880a17727763">&#9670;&nbsp;</a></span>ADC_IER_EOSIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_EOSIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOSIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gafe38c621f1e8239fefbb8585911d2138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe38c621f1e8239fefbb8585911d2138">&#9670;&nbsp;</a></span>ADC_IER_EOSMPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_EOSMPIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular end of sampling interrupt </p>

</div>
</div>
<a id="ga31989175e19559ccda01b8632318e2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31989175e19559ccda01b8632318e2f8">&#9670;&nbsp;</a></span>ADC_IER_EOSMPIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_EOSMPIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOSMPIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga150e154d48f6069e324aa642ec30f107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150e154d48f6069e324aa642ec30f107">&#9670;&nbsp;</a></span>ADC_IER_OVRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_OVRIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular overrun interrupt </p>

</div>
</div>
<a id="gabea659e540b09e6ac3e70ed7b561a7a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea659e540b09e6ac3e70ed7b561a7a4">&#9670;&nbsp;</a></span>ADC_IER_OVRIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_OVRIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_OVRIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga06cdc9a3bf111d8c50ecba178daa90d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06cdc9a3bf111d8c50ecba178daa90d8">&#9670;&nbsp;</a></span>ADC_ISR_ADRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_ADRDY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC ready flag </p>

</div>
</div>
<a id="ga7d192dae14cf2daa81ea3c7fe02082bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d192dae14cf2daa81ea3c7fe02082bd">&#9670;&nbsp;</a></span>ADC_ISR_ADRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_ADRDY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_ADRDY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga83a11e5b28a1002826ef26b0b272b239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a11e5b28a1002826ef26b0b272b239">&#9670;&nbsp;</a></span>ADC_ISR_AWD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_AWD1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 flag </p>

</div>
</div>
<a id="ga047f1bb1d356fbb1398c15601b82fa18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga047f1bb1d356fbb1398c15601b82fa18">&#9670;&nbsp;</a></span>ADC_ISR_AWD1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_AWD1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_AWD1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga949681e78b978c1ccd680f11137a1550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga949681e78b978c1ccd680f11137a1550">&#9670;&nbsp;</a></span>ADC_ISR_EOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_EOC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular end of unitary conversion flag </p>

</div>
</div>
<a id="ga7d3a1b6e32741acec254760c4114270a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d3a1b6e32741acec254760c4114270a">&#9670;&nbsp;</a></span>ADC_ISR_EOC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_EOC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga56b6edb70e1c04c5e03a935d2c945f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b6edb70e1c04c5e03a935d2c945f50">&#9670;&nbsp;</a></span>ADC_ISR_EOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_EOS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">ADC_ISR_EOS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular end of sequence conversions flag </p>

</div>
</div>
<a id="ga5b497e9260ad2be98c5ce124848a58d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b497e9260ad2be98c5ce124848a58d9">&#9670;&nbsp;</a></span>ADC_ISR_EOS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_EOS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga0e8d87957a25e701a13575d635628d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e8d87957a25e701a13575d635628d11">&#9670;&nbsp;</a></span>ADC_ISR_EOSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_EOSMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular end of sampling flag </p>

</div>
</div>
<a id="ga0aca01f1e94e9cb20a24476342581e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aca01f1e94e9cb20a24476342581e4b">&#9670;&nbsp;</a></span>ADC_ISR_EOSMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_EOSMP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOSMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga66f58970a53712eed20aaac04c6a6f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66f58970a53712eed20aaac04c6a6f61">&#9670;&nbsp;</a></span>ADC_ISR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_OVR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular overrun flag </p>

</div>
</div>
<a id="gab0b28033954399020afcf36b016cc081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0b28033954399020afcf36b016cc081">&#9670;&nbsp;</a></span>ADC_ISR_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISR_OVR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_OVR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga29b01bfd0523da47456ba831cc68dc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b01bfd0523da47456ba831cc68dc95">&#9670;&nbsp;</a></span>ADC_SMPR1_SMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMPR&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP[2:0] bits (Sampling time selection) </p>

</div>
</div>
<a id="gaec9cd8ff8dfaf9d4abd8151d213cae78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9cd8ff8dfaf9d4abd8151d213cae78">&#9670;&nbsp;</a></span>ADC_SMPR1_SMPR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMPR_0&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a id="ga0f428f0a1aa53d93766479a36951db97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f428f0a1aa53d93766479a36951db97">&#9670;&nbsp;</a></span>ADC_SMPR1_SMPR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMPR_1&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a id="gaefffe59508c4f2748446371e9b791add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefffe59508c4f2748446371e9b791add">&#9670;&nbsp;</a></span>ADC_SMPR1_SMPR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMPR_2&#160;&#160;&#160;(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a id="gaceac2124a2a41388f9f5e5c2c310a27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceac2124a2a41388f9f5e5c2c310a27e">&#9670;&nbsp;</a></span>ADC_SMPR_SMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR_SMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">ADC_SMPR_SMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group of channels sampling time 2 </p>

</div>
</div>
<a id="ga694f8b1e1e5410a1a60484f4857b8b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694f8b1e1e5410a1a60484f4857b8b2d">&#9670;&nbsp;</a></span>ADC_SMPR_SMP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR_SMP_0&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR_SMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gab57bf329f4bf7c460f3666ea37dc7221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab57bf329f4bf7c460f3666ea37dc7221">&#9670;&nbsp;</a></span>ADC_SMPR_SMP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR_SMP_1&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR_SMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga046d9b1e209acb9e7152db85c8b7bcce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga046d9b1e209acb9e7152db85c8b7bcce">&#9670;&nbsp;</a></span>ADC_SMPR_SMP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR_SMP_2&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR_SMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga7d11cd6cdfa801c872dd0948b437d43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d11cd6cdfa801c872dd0948b437d43b">&#9670;&nbsp;</a></span>ADC_SMPR_SMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR_SMP_Msk&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR_SMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000007 </p>

</div>
</div>
<a id="ga90ad1cfd78eff67df0be5c4925676819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90ad1cfd78eff67df0be5c4925676819">&#9670;&nbsp;</a></span>ADC_TR1_HT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">ADC_TR1_HT1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Analog watchdog 1 threshold high \ </p>

</div>
</div>
<a id="gae7810b13d98a10a6a0c0f42ec4d6c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7810b13d98a10a6a0c0f42ec4d6c4f8">&#9670;&nbsp;</a></span>ADC_TR1_HT1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_0&#160;&#160;&#160;(0x001U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gaa75b052c1fa80b353a3e568d18f9bdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75b052c1fa80b353a3e568d18f9bdf2">&#9670;&nbsp;</a></span>ADC_TR1_HT1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_1&#160;&#160;&#160;(0x002U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga0460165b5a95af7ccadc8971ac7c5df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0460165b5a95af7ccadc8971ac7c5df8">&#9670;&nbsp;</a></span>ADC_TR1_HT1_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_10&#160;&#160;&#160;(0x400U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="gabcf69af30215febb5942d58939fed114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf69af30215febb5942d58939fed114">&#9670;&nbsp;</a></span>ADC_TR1_HT1_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_11&#160;&#160;&#160;(0x800U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="gaf4a9d7a6c932a1161cae22bbd2c6345a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a9d7a6c932a1161cae22bbd2c6345a">&#9670;&nbsp;</a></span>ADC_TR1_HT1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_2&#160;&#160;&#160;(0x004U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga83aede5882699c1a14de192a9c9e2ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83aede5882699c1a14de192a9c9e2ff2">&#9670;&nbsp;</a></span>ADC_TR1_HT1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_3&#160;&#160;&#160;(0x008U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga3273f19057accc4fa63f243c778f306a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3273f19057accc4fa63f243c778f306a">&#9670;&nbsp;</a></span>ADC_TR1_HT1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_4&#160;&#160;&#160;(0x010U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga6d0aa4102b39935decbe2dc083e587c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d0aa4102b39935decbe2dc083e587c5">&#9670;&nbsp;</a></span>ADC_TR1_HT1_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_5&#160;&#160;&#160;(0x020U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga72a957eeed81169f2aa46d86bfd24e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72a957eeed81169f2aa46d86bfd24e5a">&#9670;&nbsp;</a></span>ADC_TR1_HT1_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_6&#160;&#160;&#160;(0x040U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="gaed5b90376957036f86287ff09a5a7b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed5b90376957036f86287ff09a5a7b91">&#9670;&nbsp;</a></span>ADC_TR1_HT1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_7&#160;&#160;&#160;(0x080U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga9961fcd4c1edf4fd76e422d814872da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9961fcd4c1edf4fd76e422d814872da0">&#9670;&nbsp;</a></span>ADC_TR1_HT1_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_8&#160;&#160;&#160;(0x100U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="ga778c964be610134e2f6ce2c7b7165512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778c964be610134e2f6ce2c7b7165512">&#9670;&nbsp;</a></span>ADC_TR1_HT1_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_9&#160;&#160;&#160;(0x200U &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="gaa397c121d125dcbe3a686585064873b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa397c121d125dcbe3a686585064873b7">&#9670;&nbsp;</a></span>ADC_TR1_HT1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_HT1_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_TR1_HT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0FFF0000 </p>

</div>
</div>
<a id="gaba7b00a5ded63d156bf4d1bf6bf62ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba7b00a5ded63d156bf4d1bf6bf62ca8">&#9670;&nbsp;</a></span>ADC_TR1_LT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">ADC_TR1_LT1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 threshold low \ </p>

</div>
</div>
<a id="ga9da7b993b06b77effba5f2f411b5eef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9da7b993b06b77effba5f2f411b5eef9">&#9670;&nbsp;</a></span>ADC_TR1_LT1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_0&#160;&#160;&#160;(0x001U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga4aae1040f7730eaa0e187e51564c8c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aae1040f7730eaa0e187e51564c8c1e">&#9670;&nbsp;</a></span>ADC_TR1_LT1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_1&#160;&#160;&#160;(0x002U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gabed073de1c8c1750e2b7bf83f433add0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabed073de1c8c1750e2b7bf83f433add0">&#9670;&nbsp;</a></span>ADC_TR1_LT1_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_10&#160;&#160;&#160;(0x400U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gad5af7fc08b67c8e7b4a783dfc0d8b64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5af7fc08b67c8e7b4a783dfc0d8b64a">&#9670;&nbsp;</a></span>ADC_TR1_LT1_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_11&#160;&#160;&#160;(0x800U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga3fa676b8632fc1481ea7eea37949d1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa676b8632fc1481ea7eea37949d1f1">&#9670;&nbsp;</a></span>ADC_TR1_LT1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_2&#160;&#160;&#160;(0x004U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gac2eab5c680ef57576cb899b7a3ea85be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2eab5c680ef57576cb899b7a3ea85be">&#9670;&nbsp;</a></span>ADC_TR1_LT1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_3&#160;&#160;&#160;(0x008U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gac7b491b417bf3c634fa457479cf60d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b491b417bf3c634fa457479cf60d04">&#9670;&nbsp;</a></span>ADC_TR1_LT1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_4&#160;&#160;&#160;(0x010U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga52262a8d95b8a14748dcc72b6ea96aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52262a8d95b8a14748dcc72b6ea96aaa">&#9670;&nbsp;</a></span>ADC_TR1_LT1_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_5&#160;&#160;&#160;(0x020U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaae3990d7c9b211b93d4bad5de08fa02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3990d7c9b211b93d4bad5de08fa02c">&#9670;&nbsp;</a></span>ADC_TR1_LT1_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_6&#160;&#160;&#160;(0x040U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaa104e1362b305a5ca7f4ef659ade3902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa104e1362b305a5ca7f4ef659ade3902">&#9670;&nbsp;</a></span>ADC_TR1_LT1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_7&#160;&#160;&#160;(0x080U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga928806f57017847b5e7339a0a5f12dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga928806f57017847b5e7339a0a5f12dd8">&#9670;&nbsp;</a></span>ADC_TR1_LT1_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_8&#160;&#160;&#160;(0x100U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga3d05c654d328d3707ed3e342a6bb2a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d05c654d328d3707ed3e342a6bb2a09">&#9670;&nbsp;</a></span>ADC_TR1_LT1_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_9&#160;&#160;&#160;(0x200U &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga0ae8c5196727979bfdb50a35d4d18545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ae8c5196727979bfdb50a35d4d18545">&#9670;&nbsp;</a></span>ADC_TR1_LT1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TR1_LT1_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_TR1_LT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000FFF </p>

</div>
</div>
<a id="ga7d57481fb891a0964b40f721354c56d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d57481fb891a0964b40f721354c56d7">&#9670;&nbsp;</a></span>CRC_CR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_RESET&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET the CRC computation unit bit \ </p>

</div>
</div>
<a id="ga04d46dadb6b31660c4ef0af2b00053f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04d46dadb6b31660c4ef0af2b00053f5">&#9670;&nbsp;</a></span>CRC_CR_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_RESET_Msk&#160;&#160;&#160;(0x1U &lt;&lt; CRC_CR_RESET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga4c5a6e8ab7464ff35f1e5f424b76c15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5a6e8ab7464ff35f1e5f424b76c15a">&#9670;&nbsp;</a></span>CRC_CR_REV_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_REV_IN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">CRC_CR_REV_IN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REV_IN Reverse Input Data bits </p>

</div>
</div>
<a id="ga92fda6ff4d3290ee41e59a13e2e8037b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fda6ff4d3290ee41e59a13e2e8037b">&#9670;&nbsp;</a></span>CRC_CR_REV_IN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_REV_IN_0&#160;&#160;&#160;(0x1U &lt;&lt; CRC_CR_REV_IN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga3ffd71a81205713ba49123a7c4e7a7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffd71a81205713ba49123a7c4e7a7ef">&#9670;&nbsp;</a></span>CRC_CR_REV_IN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_REV_IN_1&#160;&#160;&#160;(0x2U &lt;&lt; CRC_CR_REV_IN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaf06f0d41ead26a009a4dd09129f2fd5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf06f0d41ead26a009a4dd09129f2fd5f">&#9670;&nbsp;</a></span>CRC_CR_REV_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_REV_IN_Msk&#160;&#160;&#160;(0x3U &lt;&lt; CRC_CR_REV_IN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000060 </p>

</div>
</div>
<a id="ga62d72fcad54fe50ab75d2895d6e155f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62d72fcad54fe50ab75d2895d6e155f7">&#9670;&nbsp;</a></span>CRC_CR_REV_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_REV_OUT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">CRC_CR_REV_OUT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REV_OUT Reverse Output Data bits </p>

</div>
</div>
<a id="ga2af78df77ce172d08e399e34c5ded959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2af78df77ce172d08e399e34c5ded959">&#9670;&nbsp;</a></span>CRC_CR_REV_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_REV_OUT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; CRC_CR_REV_OUT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga2bf4701d3b15924e657942ce3caa4105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf4701d3b15924e657942ce3caa4105">&#9670;&nbsp;</a></span>CRC_DR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DR_DR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data register bits </p>

</div>
</div>
<a id="gadd43c14689d281daa4e9a32bf8ec89e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd43c14689d281daa4e9a32bf8ec89e1">&#9670;&nbsp;</a></span>CRC_DR_DR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DR_DR_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="gae9a0feb3cf1d8c5871e663ca4a174cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9a0feb3cf1d8c5871e663ca4a174cc0">&#9670;&nbsp;</a></span>CRC_IDR_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_IDR_IDR&#160;&#160;&#160;((uint8_t)0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General-purpose 8-bit data register bits </p>

</div>
</div>
<a id="gaa35e084536ff8919f5cd2a88ea86d8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35e084536ff8919f5cd2a88ea86d8b2">&#9670;&nbsp;</a></span>CRC_INIT_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INIT_INIT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">CRC_INIT_INIT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initial CRC value bits </p>

</div>
</div>
<a id="ga1ebf0e8c81cc54aeb79c3489b5ebf542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ebf0e8c81cc54aeb79c3489b5ebf542">&#9670;&nbsp;</a></span>CRC_INIT_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INIT_INIT_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; CRC_INIT_INIT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF \ </p>

</div>
</div>
<a id="gae83fb5d62c6e6fa1c2fd06084528404e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae83fb5d62c6e6fa1c2fd06084528404e">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 SMBUS timeout mode \ stopped when Core is halted \ </p>

</div>
</div>
<a id="ga202de646d5890eec98b04ad2be808604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga202de646d5890eec98b04ad2be808604">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="gada8989cb96dd5d6dbdaaf16e1f127c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada8989cb96dd5d6dbdaaf16e1f127c6a">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_IWDG_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Independent Watchdog stopped \ when Core is halted </p>

</div>
</div>
<a id="ga9a7937e3a29764f7e80895b8fbe81baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a7937e3a29764f7e80895b8fbe81baa">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga1e20246d389229ff46006b405bb56b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e20246d389229ff46006b405bb56b1d">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_RTC_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_RTC_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Calendar frozen when core is \ halted </p>

</div>
</div>
<a id="gaf7fefeace05cb28675d23037f7b3966a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7fefeace05cb28675d23037f7b3966a">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 \ </p>

</div>
</div>
<a id="gafd3acb3e632c74e326da7016073c7871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd3acb3e632c74e326da7016073c7871">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_TIM14_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeec836ee0ced45ad06aa4b025f13987e">DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM14 counter stopped when core is \ halted </p>

</div>
</div>
<a id="gaeec836ee0ced45ad06aa4b025f13987e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeec836ee0ced45ad06aa4b025f13987e">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga2fea6834f4ef9fc6b403cd079a001cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fea6834f4ef9fc6b403cd079a001cec">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_TIM3_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM3 counter stopped when core is \ halted </p>

</div>
</div>
<a id="gaab210ab764b68711904243c0d11631b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab210ab764b68711904243c0d11631b8">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga8a49d5e849185d09ee6c7594512ffe88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a49d5e849185d09ee6c7594512ffe88">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_WWDG_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Window Watchdog stopped when \ Core is halted </p>

</div>
</div>
<a id="ga0f24695b718a52f4a91297ee3c512db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f24695b718a52f4a91297ee3c512db4">&#9670;&nbsp;</a></span>DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gab3d13128d2d698508c1b5f1a4d1fa48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3d13128d2d698508c1b5f1a4d1fa48c">&#9670;&nbsp;</a></span>DBGMCU_APB2_FZ_DBG_TIM16_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46191a9439df1148711e1621967e1e99">DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM16 counter stopped when core is \ halted </p>

</div>
</div>
<a id="ga46191a9439df1148711e1621967e1e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46191a9439df1148711e1621967e1e99">&#9670;&nbsp;</a></span>DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gaf0e155f1b61cdbe5d873eb00ecbe3265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e155f1b61cdbe5d873eb00ecbe3265">&#9670;&nbsp;</a></span>DBGMCU_APB2_FZ_DBG_TIM17_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0e208179baf503990210bf56a4abb38">DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM17 counter stopped when core is \ halted </p>

</div>
</div>
<a id="gaa0e208179baf503990210bf56a4abb38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e208179baf503990210bf56a4abb38">&#9670;&nbsp;</a></span>DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga3eb7be194b6ffb258b9e9f5ed08a931e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb7be194b6ffb258b9e9f5ed08a931e">&#9670;&nbsp;</a></span>DBGMCU_APB2_FZ_DBG_TIM1_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 counter stopped when core is \ halted </p>

</div>
</div>
<a id="ga74cb9644d7d1eaf1a71254121f926169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cb9644d7d1eaf1a71254121f926169">&#9670;&nbsp;</a></span>DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga107a9396d63c892a8e614897c9d0b132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga107a9396d63c892a8e614897c9d0b132">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_STANDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STANDBY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Standby mode </p>

</div>
</div>
<a id="ga52e9a797b04f9577456af2499f5bd9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e9a797b04f9577456af2499f5bd9ff">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_STANDBY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STANDBY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gaf511f21a8de5b0b66c862915eee8bf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf511f21a8de5b0b66c862915eee8bf75">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Stop Mode </p>

</div>
</div>
<a id="ga71cd122085cdadba462f9e251ac35349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71cd122085cdadba462f9e251ac35349">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gafd961fcddc40341a817a9ec85b7c80ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd961fcddc40341a817a9ec85b7c80ac">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_DEV_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_DEV_ID&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Identifier \ </p>

</div>
</div>
<a id="gabf18661126fecb64b8c7d7d4e590fb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf18661126fecb64b8c7d7d4e590fb33">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_DEV_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_DEV_ID_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000FFF </p>

</div>
</div>
<a id="ga887eb26364a8693355024ca203323165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887eb26364a8693355024ca203323165">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REV_ID[15:0] bits (Revision Identifier) </p>

</div>
</div>
<a id="ga223ec71b13697d1d94ac910d74dda1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga223ec71b13697d1d94ac910d74dda1a4">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_0&#160;&#160;&#160;(0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga2c43be5f3bf427d9e5c5cb53c71c56c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c43be5f3bf427d9e5c5cb53c71c56c5">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_1&#160;&#160;&#160;(0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga0770975f537cee88759c533cce1985c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0770975f537cee88759c533cce1985c7">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_10&#160;&#160;&#160;(0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="ga217da836fc3089b44a9d9c3daff40c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217da836fc3089b44a9d9c3daff40c75">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_11&#160;&#160;&#160;(0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="gae27909354dd0b18756072ab3a3939e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae27909354dd0b18756072ab3a3939e91">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_12&#160;&#160;&#160;(0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 </p>

</div>
</div>
<a id="ga300efe7db3358b63a83133901ab507ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga300efe7db3358b63a83133901ab507ac">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_13&#160;&#160;&#160;(0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20000000 </p>

</div>
</div>
<a id="gaf7664e599c06b8f00398d9c84deec607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7664e599c06b8f00398d9c84deec607">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_14&#160;&#160;&#160;(0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 </p>

</div>
</div>
<a id="ga027015a672a0e61e0b8494b2f3d04c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga027015a672a0e61e0b8494b2f3d04c74">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_15&#160;&#160;&#160;(0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="gafd0c09bab9658d492fadbb6d8e926ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd0c09bab9658d492fadbb6d8e926ead">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_2&#160;&#160;&#160;(0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga1591e5e3e0ac1cf9a677e4ee7de14736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1591e5e3e0ac1cf9a677e4ee7de14736">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_3&#160;&#160;&#160;(0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gae6c2934497d6e9611d0f0de63705a45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c2934497d6e9611d0f0de63705a45d">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_4&#160;&#160;&#160;(0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga2c2b20d6c7ba5ec12ed0aa8aacade921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2b20d6c7ba5ec12ed0aa8aacade921">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_5&#160;&#160;&#160;(0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga777e36bfca8dbb754b1407be5d0f712b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga777e36bfca8dbb754b1407be5d0f712b">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_6&#160;&#160;&#160;(0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga7ebea4db4ccddeeacfecb181ec8763e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ebea4db4ccddeeacfecb181ec8763e3">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_7&#160;&#160;&#160;(0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga1fb637a05555ad0cf9f1308184822c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fb637a05555ad0cf9f1308184822c0a">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_8&#160;&#160;&#160;(0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="gaf24a517f96a59284e5b7c27c521050f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf24a517f96a59284e5b7c27c521050f7">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_9&#160;&#160;&#160;(0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="ga0d92c620aed9b19c7e8d9d12f743b258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d92c620aed9b19c7e8d9d12f743b258">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFF0000 </p>

</div>
</div>
<a id="ga445471396e741418bcd6f63404f4052c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga445471396e741418bcd6f63404f4052c">&#9670;&nbsp;</a></span>DMA_CCR_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_CIRC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode <br  />
 </p>

</div>
</div>
<a id="gae193971f396ec153ee7b0548a3c48b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae193971f396ec153ee7b0548a3c48b43">&#9670;&nbsp;</a></span>DMA_CCR_CIRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_CIRC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_CIRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga8f1ece172cf3c3e696b86d401d7345a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1ece172cf3c3e696b86d401d7345a2">&#9670;&nbsp;</a></span>DMA_CCR_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_DIR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="ga8e5dcfd5d097dbde187a6685bb211c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e5dcfd5d097dbde187a6685bb211c26">&#9670;&nbsp;</a></span>DMA_CCR_DIR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_DIR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_DIR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gababa3817d21a78079be76bc26b2c10f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gababa3817d21a78079be76bc26b2c10f2">&#9670;&nbsp;</a></span>DMA_CCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable <br  />
 </p>

</div>
</div>
<a id="ga6c98f3e087f4c044397cfd2d7e5ce7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c98f3e087f4c044397cfd2d7e5ce7af">&#9670;&nbsp;</a></span>DMA_CCR_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga0f0fae31377ab1d33e36cead97b1811b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0fae31377ab1d33e36cead97b1811b">&#9670;&nbsp;</a></span>DMA_CCR_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_HTIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable <br  />
 </p>

</div>
</div>
<a id="ga0cf0cff13434afd29515a971b42a37f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf0cff13434afd29515a971b42a37f6">&#9670;&nbsp;</a></span>DMA_CCR_HTIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_HTIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_HTIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga5c87a41026384e25fe2312d03af76215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c87a41026384e25fe2312d03af76215">&#9670;&nbsp;</a></span>DMA_CCR_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MEM2MEM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode <br  />
 </p>

</div>
</div>
<a id="ga97140fa074f33a93bcbd77519b5eb383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97140fa074f33a93bcbd77519b5eb383">&#9670;&nbsp;</a></span>DMA_CCR_MEM2MEM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MEM2MEM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gaa189138f534283d876f654ec9474987e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa189138f534283d876f654ec9474987e">&#9670;&nbsp;</a></span>DMA_CCR_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MINC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode <br  />
 </p>

</div>
</div>
<a id="gabb2ca356e4f635c16849392655d3b9dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb2ca356e4f635c16849392655d3b9dd">&#9670;&nbsp;</a></span>DMA_CCR_MINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MINC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MINC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga492495253fe3f05ea83dd3c3dbb5dddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga492495253fe3f05ea83dd3c3dbb5dddf">&#9670;&nbsp;</a></span>DMA_CCR_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) <br  />
 </p>

</div>
</div>
<a id="ga600d3f8200fc42ea6e1c7c8abbd327ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600d3f8200fc42ea6e1c7c8abbd327ad">&#9670;&nbsp;</a></span>DMA_CCR_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_0&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_MSIZE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga60b9958fbde96f69160ca7edf92d4c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b9958fbde96f69160ca7edf92d4c27">&#9670;&nbsp;</a></span>DMA_CCR_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_1&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_MSIZE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gaa3c808385ecd238b095a02d85298c9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c808385ecd238b095a02d85298c9f6">&#9670;&nbsp;</a></span>DMA_CCR_MSIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_Msk&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_MSIZE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000C00 </p>

</div>
</div>
<a id="ga028cb96357bd24868a74ee1134a35b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028cb96357bd24868a74ee1134a35b7e">&#9670;&nbsp;</a></span>DMA_CCR_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PINC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode <br  />
 </p>

</div>
</div>
<a id="ga5b94c11e212ec0d02a1c318909033437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b94c11e212ec0d02a1c318909033437">&#9670;&nbsp;</a></span>DMA_CCR_PINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PINC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PINC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga97726688157629243aa59bb60e33c284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97726688157629243aa59bb60e33c284">&#9670;&nbsp;</a></span>DMA_CCR_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits(Channel Priority level) </p>

</div>
</div>
<a id="gaa935d7f115297c5e9e10a62efd065247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa935d7f115297c5e9e10a62efd065247">&#9670;&nbsp;</a></span>DMA_CCR_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_0&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga82819927445c9617409bb08e09dc4cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82819927445c9617409bb08e09dc4cd8">&#9670;&nbsp;</a></span>DMA_CCR_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_1&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_PL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga58ab0dfa59b749016e1c6a40e0c8d831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58ab0dfa59b749016e1c6a40e0c8d831">&#9670;&nbsp;</a></span>DMA_CCR_PL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_Msk&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_PL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00003000 </p>

</div>
</div>
<a id="ga1a8d824b9bff520523fccfbe57b07516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8d824b9bff520523fccfbe57b07516">&#9670;&nbsp;</a></span>DMA_CCR_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) <br  />
 </p>

</div>
</div>
<a id="ga4b3726c7d0fd3b00e33637f163c79128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b3726c7d0fd3b00e33637f163c79128">&#9670;&nbsp;</a></span>DMA_CCR_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_0&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_PSIZE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga8e8d8786f16dda2bef035ba2df15b69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e8d8786f16dda2bef035ba2df15b69d">&#9670;&nbsp;</a></span>DMA_CCR_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_1&#160;&#160;&#160;(0x2U &lt;&lt; DMA_CCR_PSIZE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gadae59fa854e52290fc47acef7ddd6f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadae59fa854e52290fc47acef7ddd6f8d">&#9670;&nbsp;</a></span>DMA_CCR_PSIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_Msk&#160;&#160;&#160;(0x3U &lt;&lt; DMA_CCR_PSIZE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="gaaba9cd82cab0cca23de038e946f81c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba9cd82cab0cca23de038e946f81c6a">&#9670;&nbsp;</a></span>DMA_CCR_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TCIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable <br  />
 </p>

</div>
</div>
<a id="gaef79d2345bc6bf22d465e0c8ef3592e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef79d2345bc6bf22d465e0c8ef3592e0">&#9670;&nbsp;</a></span>DMA_CCR_TCIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TCIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_TCIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga3dd2204c9046500140e3c720fb5a415f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd2204c9046500140e3c720fb5a415f">&#9670;&nbsp;</a></span>DMA_CCR_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TEIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable <br  />
 </p>

</div>
</div>
<a id="ga72b604ae976f8a76fd8bec74cf8a740f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b604ae976f8a76fd8bec74cf8a740f">&#9670;&nbsp;</a></span>DMA_CCR_TEIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TEIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_CCR_TEIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaacd9100e19b17a0641359cd158ea0cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd9100e19b17a0641359cd158ea0cb7">&#9670;&nbsp;</a></span>DMA_CMAR_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR_MA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address <br  />
 </p>

</div>
</div>
<a id="ga586545e18a7bb57d01798ae3376cf6af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga586545e18a7bb57d01798ae3376cf6af">&#9670;&nbsp;</a></span>DMA_CMAR_MA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR_MA_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="gad42c0abbace3b816e7669e27b3676d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad42c0abbace3b816e7669e27b3676d2a">&#9670;&nbsp;</a></span>DMA_CNDTR_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR_NDT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer <br  />
 </p>

</div>
</div>
<a id="ga40fb27883d05db94d55f910f05d5c430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40fb27883d05db94d55f910f05d5c430">&#9670;&nbsp;</a></span>DMA_CNDTR_NDT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR_NDT_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="gaa3f5ad05ab0a37eb49692c4d77730eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3f5ad05ab0a37eb49692c4d77730eb1">&#9670;&nbsp;</a></span>DMA_CPAR_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR_PA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="gac27c56cf129fefefab11773b3f40100a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac27c56cf129fefefab11773b3f40100a">&#9670;&nbsp;</a></span>DMA_CPAR_PA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR_PA_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="ga75ad797334d9fb70750ace14b16e0122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ad797334d9fb70750ace14b16e0122">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Global interrupt clear <br  />
 </p>

</div>
</div>
<a id="gaafca81339ca59945af094e77a64b662a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca81339ca59945af094e77a64b662a">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gab907e446bbf1e1400dc5fdbd929d0e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab907e446bbf1e1400dc5fdbd929d0e5f">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Global interrupt clear <br  />
 </p>

</div>
</div>
<a id="ga71192de2619477e600004737575fdadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71192de2619477e600004737575fdadd">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga0d98e88c334091e20e931372646a6b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d98e88c334091e20e931372646a6b0d">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Global interrupt clear <br  />
 </p>

</div>
</div>
<a id="ga629d1c4d7f7168ce1f41f76461033705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga629d1c4d7f7168ce1f41f76461033705">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga73d22139e4567c89e2afcb4aef71104c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73d22139e4567c89e2afcb4aef71104c">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Global interrupt clear <br  />
 </p>

</div>
</div>
<a id="ga559688e76f9ea0d0097398dfc1675e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga559688e76f9ea0d0097398dfc1675e87">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga943245d2a8300854d53fd07bb957a6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943245d2a8300854d53fd07bb957a6fc">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Global interrupt clear <br  />
 </p>

</div>
</div>
<a id="gabbcd140135e230eb7269bc76765d382a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbcd140135e230eb7269bc76765d382a">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga66e9aa2475130fbf63db304ceea019eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e9aa2475130fbf63db304ceea019eb">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Half Transfer clear <br  />
 </p>

</div>
</div>
<a id="ga93362ac1d0ec5c893aa665656f3833c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93362ac1d0ec5c893aa665656f3833c4">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga3e769c78024a22b4d1f528ce03ccc760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e769c78024a22b4d1f528ce03ccc760">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Half Transfer clear <br  />
 </p>

</div>
</div>
<a id="gab2526b7323a7b8b1e57b0a2d421ade04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2526b7323a7b8b1e57b0a2d421ade04">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga2dea86ca2ec8aa945b840f2c1866e1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dea86ca2ec8aa945b840f2c1866e1f6">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Half Transfer clear <br  />
 </p>

</div>
</div>
<a id="gab3e461cfd535f48d2d99f0c824966d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3e461cfd535f48d2d99f0c824966d6f">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga950664b81ec2d4d843f89ef102107d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950664b81ec2d4d843f89ef102107d7b">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Half Transfer clear <br  />
 </p>

</div>
</div>
<a id="ga9f626bff6ed0977787a137db9e5bf8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f626bff6ed0977787a137db9e5bf8f3">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga3c23c727a4dbbc45a356c8418299275d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c23c727a4dbbc45a356c8418299275d">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Half Transfer clear <br  />
 </p>

</div>
</div>
<a id="ga5ead1ae728d11546c609a4b3258a43cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ead1ae728d11546c609a4b3258a43cd">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga60085fa798cf77f80365839e7d88c8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60085fa798cf77f80365839e7d88c8f1">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Complete clear <br  />
 </p>

</div>
</div>
<a id="gad220bbe162cb8ddb8e73cbb535546893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad220bbe162cb8ddb8e73cbb535546893">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga8505b947a04834750e164dc320dfae09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8505b947a04834750e164dc320dfae09">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Complete clear <br  />
 </p>

</div>
</div>
<a id="ga6c49b9f3a3f134f771e34ee9dbf54b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c49b9f3a3f134f771e34ee9dbf54b6a">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaccb4c0c5e0f2e01dec12ba366b83cb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb4c0c5e0f2e01dec12ba366b83cb4d">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Complete clear <br  />
 </p>

</div>
</div>
<a id="ga2127474579593af9d87b1407265d2fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2127474579593af9d87b1407265d2fe0">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga34b431fd4e034f8333e44594712f75eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b431fd4e034f8333e44594712f75eb">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Complete clear <br  />
 </p>

</div>
</div>
<a id="ga8d5a73a1c30d08e5d638983c71a7a11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d5a73a1c30d08e5d638983c71a7a11c">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gaae4c7d1d10beb535aec39de9a8bdc327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae4c7d1d10beb535aec39de9a8bdc327">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Complete clear <br  />
 </p>

</div>
</div>
<a id="ga6f172003a70896fc632ee13e577bc684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f172003a70896fc632ee13e577bc684">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga989699cace2fa87efa867b825c1deb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989699cace2fa87efa867b825c1deb29">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Error clear <br  />
 </p>

</div>
</div>
<a id="gac4f46e33af7bcd81267658ad0887f2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4f46e33af7bcd81267658ad0887f2b5">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga4abb0afb7dbe362c150bf80c4c751a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4abb0afb7dbe362c150bf80c4c751a67">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Error clear <br  />
 </p>

</div>
</div>
<a id="ga4739de2a7cb002b64c620a8c96fac104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4739de2a7cb002b64c620a8c96fac104">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga59bad79f1ae37b69b048834808e8d067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59bad79f1ae37b69b048834808e8d067">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Error clear <br  />
 </p>

</div>
</div>
<a id="ga28803defcca6317abbaeccc5605cf8b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28803defcca6317abbaeccc5605cf8b3">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga6fdda8f7f2507c1d3988c7310a35d46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdda8f7f2507c1d3988c7310a35d46c">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Error clear <br  />
 </p>

</div>
</div>
<a id="ga4822afffc3effe5915ef34bd2b63a544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4822afffc3effe5915ef34bd2b63a544">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga6ec6326d337a773b4ced9d8a680c05a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec6326d337a773b4ced9d8a680c05a9">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Error clear <br  />
 </p>

</div>
</div>
<a id="ga9f2c3111dd90e84f62722510e32697e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f2c3111dd90e84f62722510e32697e4">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga3475228c998897d0f408a4c5da066186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3475228c998897d0f408a4c5da066186">&#9670;&nbsp;</a></span>DMA_ISR_GIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Global interrupt flag </p>

</div>
</div>
<a id="ga0b7fb0e497398daa1cc4d02ada0eae4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b7fb0e497398daa1cc4d02ada0eae4d">&#9670;&nbsp;</a></span>DMA_ISR_GIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga44fa823dbb15b829621961efc60d6a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44fa823dbb15b829621961efc60d6a95">&#9670;&nbsp;</a></span>DMA_ISR_GIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Global interrupt flag </p>

</div>
</div>
<a id="ga9ac75a526c8aac9bdfaf3db0290f0781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac75a526c8aac9bdfaf3db0290f0781">&#9670;&nbsp;</a></span>DMA_ISR_GIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gacb0bd8fb0e580688c5cf617b618bbc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0bd8fb0e580688c5cf617b618bbc17">&#9670;&nbsp;</a></span>DMA_ISR_GIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Global interrupt flag </p>

</div>
</div>
<a id="ga888129f3fae78a9763597f14b7a48a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga888129f3fae78a9763597f14b7a48a71">&#9670;&nbsp;</a></span>DMA_ISR_GIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gaf4f69823d44810c353af1f0a89eaf180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f69823d44810c353af1f0a89eaf180">&#9670;&nbsp;</a></span>DMA_ISR_GIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Global interrupt flag </p>

</div>
</div>
<a id="ga1229ea1ac5c5284e8549f50019a6d7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1229ea1ac5c5284e8549f50019a6d7a9">&#9670;&nbsp;</a></span>DMA_ISR_GIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga83d4d9cba635d1e33e3477b773379cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83d4d9cba635d1e33e3477b773379cfd">&#9670;&nbsp;</a></span>DMA_ISR_GIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Global interrupt flag </p>

</div>
</div>
<a id="ga169d06cc9417604632ffa031928f358c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga169d06cc9417604632ffa031928f358c">&#9670;&nbsp;</a></span>DMA_ISR_GIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_GIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga5f83359698adf05854b55705f78d8a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f83359698adf05854b55705f78d8a5c">&#9670;&nbsp;</a></span>DMA_ISR_HTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Half Transfer flag <br  />
 </p>

</div>
</div>
<a id="ga31cf7d467ec0d235311f50e8d8162295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31cf7d467ec0d235311f50e8d8162295">&#9670;&nbsp;</a></span>DMA_ISR_HTIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga8ee1947aef188f437f37d3ff444f8646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee1947aef188f437f37d3ff444f8646">&#9670;&nbsp;</a></span>DMA_ISR_HTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Half Transfer flag <br  />
 </p>

</div>
</div>
<a id="ga2c9ae1424366d705993a2de8cdbf3400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c9ae1424366d705993a2de8cdbf3400">&#9670;&nbsp;</a></span>DMA_ISR_HTIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga53bb9a00737c52faffaaa91ff08b34a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53bb9a00737c52faffaaa91ff08b34a1">&#9670;&nbsp;</a></span>DMA_ISR_HTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Half Transfer flag <br  />
 </p>

</div>
</div>
<a id="ga40a268abeee7a69bc3ee0f1f0a420fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a268abeee7a69bc3ee0f1f0a420fc0">&#9670;&nbsp;</a></span>DMA_ISR_HTIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga684cf326c770f1ab21c604a5f62907ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684cf326c770f1ab21c604a5f62907ad">&#9670;&nbsp;</a></span>DMA_ISR_HTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Half Transfer flag <br  />
 </p>

</div>
</div>
<a id="gaa109d5a133cd65d183be685a163647d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa109d5a133cd65d183be685a163647d6">&#9670;&nbsp;</a></span>DMA_ISR_HTIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga3d1f2b8c82b1e20b4311af8ca9576736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d1f2b8c82b1e20b4311af8ca9576736">&#9670;&nbsp;</a></span>DMA_ISR_HTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Half Transfer flag <br  />
 </p>

</div>
</div>
<a id="ga2b0a9aa745af883265f25aa38cfe7fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b0a9aa745af883265f25aa38cfe7fc4">&#9670;&nbsp;</a></span>DMA_ISR_HTIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_HTIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga1a1522414af27c7fff2cc27edac1d680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a1522414af27c7fff2cc27edac1d680">&#9670;&nbsp;</a></span>DMA_ISR_TCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Complete flag <br  />
 </p>

</div>
</div>
<a id="ga29314e2049064fc12ddbd114b0f2cbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29314e2049064fc12ddbd114b0f2cbcb">&#9670;&nbsp;</a></span>DMA_ISR_TCIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga631741eb4843eda3578808a3d8b527b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga631741eb4843eda3578808a3d8b527b2">&#9670;&nbsp;</a></span>DMA_ISR_TCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Complete flag <br  />
 </p>

</div>
</div>
<a id="ga2cba5cd2bbdf76f4206143c0c18e61d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cba5cd2bbdf76f4206143c0c18e61d6">&#9670;&nbsp;</a></span>DMA_ISR_TCIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga28664595df654d9d8052fb6f9cc48495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28664595df654d9d8052fb6f9cc48495">&#9670;&nbsp;</a></span>DMA_ISR_TCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Complete flag <br  />
 </p>

</div>
</div>
<a id="ga434871909597255878953a0e27b1a432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga434871909597255878953a0e27b1a432">&#9670;&nbsp;</a></span>DMA_ISR_TCIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gad7d4e46949a35cf037a303bd65a0c87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d4e46949a35cf037a303bd65a0c87a">&#9670;&nbsp;</a></span>DMA_ISR_TCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Complete flag <br  />
 </p>

</div>
</div>
<a id="ga542e49d2553c1157e974dea31e518512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542e49d2553c1157e974dea31e518512">&#9670;&nbsp;</a></span>DMA_ISR_TCIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga5ea57d09f13edbd6ad8afe9465e0fa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea57d09f13edbd6ad8afe9465e0fa70">&#9670;&nbsp;</a></span>DMA_ISR_TCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Complete flag <br  />
 </p>

</div>
</div>
<a id="ga473fad688ae2575d0b4ab15264175f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473fad688ae2575d0b4ab15264175f8e">&#9670;&nbsp;</a></span>DMA_ISR_TCIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TCIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga26bfd55e965445ae253a5c5fa8f1769a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26bfd55e965445ae253a5c5fa8f1769a">&#9670;&nbsp;</a></span>DMA_ISR_TEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Error flag <br  />
 </p>

</div>
</div>
<a id="ga8c5ca21ac0d204814ea8a873071ecfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5ca21ac0d204814ea8a873071ecfc8">&#9670;&nbsp;</a></span>DMA_ISR_TEIF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga5bcd07efcadd5fef598edec1cca70e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bcd07efcadd5fef598edec1cca70e38">&#9670;&nbsp;</a></span>DMA_ISR_TEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Error flag <br  />
 </p>

</div>
</div>
<a id="gaa50a2f5189928f8033af127152c40bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa50a2f5189928f8033af127152c40bd2">&#9670;&nbsp;</a></span>DMA_ISR_TEIF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gaa624379143a2535d7a60d87d59834d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa624379143a2535d7a60d87d59834d10">&#9670;&nbsp;</a></span>DMA_ISR_TEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Error flag <br  />
 </p>

</div>
</div>
<a id="gad915d8bae703b9a1cd7a9a4ed4fd4389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad915d8bae703b9a1cd7a9a4ed4fd4389">&#9670;&nbsp;</a></span>DMA_ISR_TEIF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga12fcc1471918f3e7b293b2d825177253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12fcc1471918f3e7b293b2d825177253">&#9670;&nbsp;</a></span>DMA_ISR_TEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Error flag <br  />
 </p>

</div>
</div>
<a id="ga4e569fd8008285c7aa126ddf890c54f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e569fd8008285c7aa126ddf890c54f4">&#9670;&nbsp;</a></span>DMA_ISR_TEIF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga42f9b12c4c80cbb7cd0f94f139c73de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f9b12c4c80cbb7cd0f94f139c73de3">&#9670;&nbsp;</a></span>DMA_ISR_TEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Error flag <br  />
 </p>

</div>
</div>
<a id="gab126644e992e1bef28e92be896ed1fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab126644e992e1bef28e92be896ed1fa1">&#9670;&nbsp;</a></span>DMA_ISR_TEIF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; DMA_ISR_TEIF5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga515c0dc6d2472e06a89e4bb19725e8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga515c0dc6d2472e06a89e4bb19725e8f3">&#9670;&nbsp;</a></span>EXTI_EMR_MR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 0 <br  />
 </p>

</div>
</div>
<a id="ga016c23b6c1164758878753e14201fdbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016c23b6c1164758878753e14201fdbc">&#9670;&nbsp;</a></span>EXTI_EMR_MR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga6d88e7c10e5985fa425ea7ab4fe4c3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">&#9670;&nbsp;</a></span>EXTI_EMR_MR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 1 <br  />
 </p>

</div>
</div>
<a id="gaf342d34ed1b8e4aa916bf49e30c2a234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf342d34ed1b8e4aa916bf49e30c2a234">&#9670;&nbsp;</a></span>EXTI_EMR_MR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 10 </p>

</div>
</div>
<a id="ga3ef7af204b6807cb09f10a11f774889e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef7af204b6807cb09f10a11f774889e">&#9670;&nbsp;</a></span>EXTI_EMR_MR10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga9ec516af1de770c82c3c9c458cbc0172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ec516af1de770c82c3c9c458cbc0172">&#9670;&nbsp;</a></span>EXTI_EMR_MR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 11 </p>

</div>
</div>
<a id="gabb1a0c32eb56c845232f07d6e1498633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1a0c32eb56c845232f07d6e1498633">&#9670;&nbsp;</a></span>EXTI_EMR_MR11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga15732553e5b0de9f58180a0b024d4cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15732553e5b0de9f58180a0b024d4cad">&#9670;&nbsp;</a></span>EXTI_EMR_MR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 12 </p>

</div>
</div>
<a id="ga988ba6ff638ee9d2bc8a2dec8ef8ea32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">&#9670;&nbsp;</a></span>EXTI_EMR_MR12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga9fd2ec6472e46869956acb28f5e1b55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd2ec6472e46869956acb28f5e1b55f">&#9670;&nbsp;</a></span>EXTI_EMR_MR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 13 </p>

</div>
</div>
<a id="ga06991d09dc3fd7373da2375b7e196452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06991d09dc3fd7373da2375b7e196452">&#9670;&nbsp;</a></span>EXTI_EMR_MR13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gaecf5890ea71eea034ec1cd9e96284f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf5890ea71eea034ec1cd9e96284f89">&#9670;&nbsp;</a></span>EXTI_EMR_MR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 14 </p>

</div>
</div>
<a id="ga56cd35406916f89cc00f5c4c153f7f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56cd35406916f89cc00f5c4c153f7f3b">&#9670;&nbsp;</a></span>EXTI_EMR_MR14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga7a7bacc32351a36aefcd5614abc76ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a7bacc32351a36aefcd5614abc76ae3">&#9670;&nbsp;</a></span>EXTI_EMR_MR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 15 </p>

</div>
</div>
<a id="gaaa1778406979e6566a10b085f1146a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa1778406979e6566a10b085f1146a28">&#9670;&nbsp;</a></span>EXTI_EMR_MR15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga6a30aa20cf475eecf7e15171e83035e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a30aa20cf475eecf7e15171e83035e4">&#9670;&nbsp;</a></span>EXTI_EMR_MR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR17&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 17 </p>

</div>
</div>
<a id="ga889175528233c464f6c0a5f8a901a06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga889175528233c464f6c0a5f8a901a06d">&#9670;&nbsp;</a></span>EXTI_EMR_MR17_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR17_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR17_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga25eee729b57b4c78a0613c184fc539e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25eee729b57b4c78a0613c184fc539e5">&#9670;&nbsp;</a></span>EXTI_EMR_MR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR18&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 18 </p>

</div>
</div>
<a id="ga3e6e89686fa4e8fe58365b684331f398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6e89686fa4e8fe58365b684331f398">&#9670;&nbsp;</a></span>EXTI_EMR_MR18_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR18_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR18_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gaaeababa85e5ebe6aa93d011d83fd7994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeababa85e5ebe6aa93d011d83fd7994">&#9670;&nbsp;</a></span>EXTI_EMR_MR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR19&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 19 </p>

</div>
</div>
<a id="ga514f26dc55f8e37ec8ac8bef9dfcadd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514f26dc55f8e37ec8ac8bef9dfcadd4">&#9670;&nbsp;</a></span>EXTI_EMR_MR19_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR19_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR19_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gaa419f81a443fd7eac16ac340c971dc63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa419f81a443fd7eac16ac340c971dc63">&#9670;&nbsp;</a></span>EXTI_EMR_MR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga460d5d4c0b53bcc04d5804e1204ded21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga460d5d4c0b53bcc04d5804e1204ded21">&#9670;&nbsp;</a></span>EXTI_EMR_MR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 2 <br  />
 </p>

</div>
</div>
<a id="gab08ac6b29d8a15fc593950600753b8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08ac6b29d8a15fc593950600753b8ee">&#9670;&nbsp;</a></span>EXTI_EMR_MR23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR23&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6">EXTI_EMR_MR23_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 23 </p>

</div>
</div>
<a id="gafcdea5a531978f3bf6b7de4472bd54e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcdea5a531978f3bf6b7de4472bd54e6">&#9670;&nbsp;</a></span>EXTI_EMR_MR23_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR23_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR23_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga546cba14a3e8a8172d5652e670ac9ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546cba14a3e8a8172d5652e670ac9ed3">&#9670;&nbsp;</a></span>EXTI_EMR_MR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga73944983ce5a6bde9dc172b4f483898c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73944983ce5a6bde9dc172b4f483898c">&#9670;&nbsp;</a></span>EXTI_EMR_MR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 3 <br  />
 </p>

</div>
</div>
<a id="ga14290334e49a34a93a3ce229bd5ecf74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14290334e49a34a93a3ce229bd5ecf74">&#9670;&nbsp;</a></span>EXTI_EMR_MR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gab80f809ead83e747677a31c80c6aae03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80f809ead83e747677a31c80c6aae03">&#9670;&nbsp;</a></span>EXTI_EMR_MR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 4 <br  />
 </p>

</div>
</div>
<a id="ga478ee1f30cf0d4ef71d512507fcb9cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478ee1f30cf0d4ef71d512507fcb9cb7">&#9670;&nbsp;</a></span>EXTI_EMR_MR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga65976f75b703f740dea3562ba3b8db59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65976f75b703f740dea3562ba3b8db59">&#9670;&nbsp;</a></span>EXTI_EMR_MR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 5 <br  />
 </p>

</div>
</div>
<a id="ga3e60a767b0307626c3cd4cbd01d10304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e60a767b0307626c3cd4cbd01d10304">&#9670;&nbsp;</a></span>EXTI_EMR_MR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaea480bd932cd1fa0904f5eb1caee9a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea480bd932cd1fa0904f5eb1caee9a12">&#9670;&nbsp;</a></span>EXTI_EMR_MR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 6 <br  />
 </p>

</div>
</div>
<a id="ga9ca40f93d86d921adecd19479b7ab5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca40f93d86d921adecd19479b7ab5c6">&#9670;&nbsp;</a></span>EXTI_EMR_MR6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gadbb27ff8664928994ef96f87052d14be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb27ff8664928994ef96f87052d14be">&#9670;&nbsp;</a></span>EXTI_EMR_MR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 7 <br  />
 </p>

</div>
</div>
<a id="gace6755a5d4b361648f0b2c76a0b32282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace6755a5d4b361648f0b2c76a0b32282">&#9670;&nbsp;</a></span>EXTI_EMR_MR7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga4ed4b371da871ffd0cc12ee00147282f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ed4b371da871ffd0cc12ee00147282f">&#9670;&nbsp;</a></span>EXTI_EMR_MR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 8 <br  />
 </p>

</div>
</div>
<a id="ga00700896523030015c081b6caa3b72b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00700896523030015c081b6caa3b72b5">&#9670;&nbsp;</a></span>EXTI_EMR_MR8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga109af342179fff1fccfdde582834867a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga109af342179fff1fccfdde582834867a">&#9670;&nbsp;</a></span>EXTI_EMR_MR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 9 <br  />
 </p>

</div>
</div>
<a id="ga47c54d6a078dcc8b9aec22e327785fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47c54d6a078dcc8b9aec22e327785fdd">&#9670;&nbsp;</a></span>EXTI_EMR_MR9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_EMR_MR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">&#9670;&nbsp;</a></span>EXTI_FTSR_TR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 0 \ </p>

</div>
</div>
<a id="ga6fd5afa140faff4e562142dc289387cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fd5afa140faff4e562142dc289387cc">&#9670;&nbsp;</a></span>EXTI_FTSR_TR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gac287be3bd3bad84aed48603dbe8bd4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac287be3bd3bad84aed48603dbe8bd4ed">&#9670;&nbsp;</a></span>EXTI_FTSR_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 1 \ </p>

</div>
</div>
<a id="gac9a2b80699a213f0d2b03658f21ad643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9a2b80699a213f0d2b03658f21ad643">&#9670;&nbsp;</a></span>EXTI_FTSR_TR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 10 \ </p>

</div>
</div>
<a id="ga8e6991a6c2f7e8fd99992d7623a31093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e6991a6c2f7e8fd99992d7623a31093">&#9670;&nbsp;</a></span>EXTI_FTSR_TR10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga6c74d4d520406a14c517784cdd5fc6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c74d4d520406a14c517784cdd5fc6ef">&#9670;&nbsp;</a></span>EXTI_FTSR_TR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 11 \ </p>

</div>
</div>
<a id="gac985e7db4d6a853c4411544878fd0551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac985e7db4d6a853c4411544878fd0551">&#9670;&nbsp;</a></span>EXTI_FTSR_TR11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga3992511ec1785bdf107873b139d74245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3992511ec1785bdf107873b139d74245">&#9670;&nbsp;</a></span>EXTI_FTSR_TR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 12 \ </p>

</div>
</div>
<a id="ga3f1c99fa4436d7a5fad4632366db4462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1c99fa4436d7a5fad4632366db4462">&#9670;&nbsp;</a></span>EXTI_FTSR_TR12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga0714519a1edcba4695f92f1bba70e825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0714519a1edcba4695f92f1bba70e825">&#9670;&nbsp;</a></span>EXTI_FTSR_TR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 13 \ </p>

</div>
</div>
<a id="ga89275d329ff466aee9a8b226376eb9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89275d329ff466aee9a8b226376eb9b7">&#9670;&nbsp;</a></span>EXTI_FTSR_TR13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga5b92577e64a95ef2069f1a56176d35ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b92577e64a95ef2069f1a56176d35ff">&#9670;&nbsp;</a></span>EXTI_FTSR_TR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 14 \ </p>

</div>
</div>
<a id="ga4e2e56c2bfea3a94e5bc8905b5008dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2e56c2bfea3a94e5bc8905b5008dd0">&#9670;&nbsp;</a></span>EXTI_FTSR_TR14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga2a6cc515f13ffe1a3620d06fa08addc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6cc515f13ffe1a3620d06fa08addc7">&#9670;&nbsp;</a></span>EXTI_FTSR_TR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 15 \ </p>

</div>
</div>
<a id="ga7b78c01259464833376dbc4755fefc21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b78c01259464833376dbc4755fefc21">&#9670;&nbsp;</a></span>EXTI_FTSR_TR15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaa1b4b850094ccc48790a1e4616ceebd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b4b850094ccc48790a1e4616ceebd2">&#9670;&nbsp;</a></span>EXTI_FTSR_TR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR16&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 16 \ </p>

</div>
</div>
<a id="gad43c9167b3d4af750254db5efaf97aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad43c9167b3d4af750254db5efaf97aa4">&#9670;&nbsp;</a></span>EXTI_FTSR_TR16_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR16_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR16_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga009e618c9563b3a8dcaec493006115c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga009e618c9563b3a8dcaec493006115c7">&#9670;&nbsp;</a></span>EXTI_FTSR_TR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR17&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 17 \ </p>

</div>
</div>
<a id="ga3170e25ad439045d2372d1e052cea88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3170e25ad439045d2372d1e052cea88c">&#9670;&nbsp;</a></span>EXTI_FTSR_TR17_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR17_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR17_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga1277527e2fa727fdec2dcc7a300ea1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1277527e2fa727fdec2dcc7a300ea1af">&#9670;&nbsp;</a></span>EXTI_FTSR_TR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR19&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 19 \ </p>

</div>
</div>
<a id="gaa1a59ec9892e009f734e6c7703af85c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1a59ec9892e009f734e6c7703af85c4">&#9670;&nbsp;</a></span>EXTI_FTSR_TR19_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR19_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR19_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga01090491a062f3b8b4a80b0b66690ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01090491a062f3b8b4a80b0b66690ce8">&#9670;&nbsp;</a></span>EXTI_FTSR_TR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga9c4503803cbe1933cd35519cfc809041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c4503803cbe1933cd35519cfc809041">&#9670;&nbsp;</a></span>EXTI_FTSR_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 2 \ </p>

</div>
</div>
<a id="ga71bfd75475e3d65a3bee0a4ccd41e0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71bfd75475e3d65a3bee0a4ccd41e0e3">&#9670;&nbsp;</a></span>EXTI_FTSR_TR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga23593d2b8a9ec0147bab28765af30e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23593d2b8a9ec0147bab28765af30e1f">&#9670;&nbsp;</a></span>EXTI_FTSR_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 3 \ </p>

</div>
</div>
<a id="ga71b35fe3af253035fe6c7a8702ef8e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b35fe3af253035fe6c7a8702ef8e5e">&#9670;&nbsp;</a></span>EXTI_FTSR_TR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaa77211bfa8f4d77cf373296954dad6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77211bfa8f4d77cf373296954dad6b2">&#9670;&nbsp;</a></span>EXTI_FTSR_TR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 4 \ </p>

</div>
</div>
<a id="gabecb16c1706cb6cad8ec0a8e06ac2475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecb16c1706cb6cad8ec0a8e06ac2475">&#9670;&nbsp;</a></span>EXTI_FTSR_TR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga903f9b080c5971dd5d7935e5b87886e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga903f9b080c5971dd5d7935e5b87886e2">&#9670;&nbsp;</a></span>EXTI_FTSR_TR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 5 \ </p>

</div>
</div>
<a id="gafeffba32b6b0854a232493dc2e2634d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeffba32b6b0854a232493dc2e2634d4">&#9670;&nbsp;</a></span>EXTI_FTSR_TR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gae8527cce22f69e02a08ed67a67f8e5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8527cce22f69e02a08ed67a67f8e5ca">&#9670;&nbsp;</a></span>EXTI_FTSR_TR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 6 \ </p>

</div>
</div>
<a id="gaa6590e0e011792337a19831a0ea2df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6590e0e011792337a19831a0ea2df2c">&#9670;&nbsp;</a></span>EXTI_FTSR_TR6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaf408315e497b902922a9bf40a4c6f567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf408315e497b902922a9bf40a4c6f567">&#9670;&nbsp;</a></span>EXTI_FTSR_TR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 7 \ </p>

</div>
</div>
<a id="ga0d1347ed594a5d5bb5e0a69f31cbfb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d1347ed594a5d5bb5e0a69f31cbfb20">&#9670;&nbsp;</a></span>EXTI_FTSR_TR7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga00f1bded4d121e21116627b8e80784fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00f1bded4d121e21116627b8e80784fc">&#9670;&nbsp;</a></span>EXTI_FTSR_TR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 8 \ </p>

</div>
</div>
<a id="gaf0b6b9ab34a5724cebedd0ccbf1ad65e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">&#9670;&nbsp;</a></span>EXTI_FTSR_TR8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga89f0c4de2b6acb75302d206b697f83ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f0c4de2b6acb75302d206b697f83ef">&#9670;&nbsp;</a></span>EXTI_FTSR_TR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 9 \ </p>

</div>
</div>
<a id="ga898047db88343aeac8c05f39c4bc63e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898047db88343aeac8c05f39c4bc63e0">&#9670;&nbsp;</a></span>EXTI_FTSR_TR9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_FTSR_TR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gae4f23236f2d0bb9ed886556064714c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4f23236f2d0bb9ed886556064714c50">&#9670;&nbsp;</a></span>EXTI_IMR_IM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_IM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask All </p>

</div>
</div>
<a id="ga06eeb49b799d40a72140618195e6a55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06eeb49b799d40a72140618195e6a55d">&#9670;&nbsp;</a></span>EXTI_IMR_IM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_IM_Msk&#160;&#160;&#160;(0x8EFFFFU &lt;&lt; EXTI_IMR_IM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x008EFFFF </p>

</div>
</div>
<a id="gad03b2ba6cde99065627fccabd54ac097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03b2ba6cde99065627fccabd54ac097">&#9670;&nbsp;</a></span>EXTI_IMR_MR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 0 <br  />
 </p>

</div>
</div>
<a id="gaaf1117a400c80d740d3dbb7fbea0f8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1117a400c80d740d3dbb7fbea0f8ce">&#9670;&nbsp;</a></span>EXTI_IMR_MR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaaaf3f9a86c620149893db38c83f8ba58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf3f9a86c620149893db38c83f8ba58">&#9670;&nbsp;</a></span>EXTI_IMR_MR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 1 <br  />
 </p>

</div>
</div>
<a id="ga5fd7db9a1ce82c152ca7bc6fddf31366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd7db9a1ce82c152ca7bc6fddf31366">&#9670;&nbsp;</a></span>EXTI_IMR_MR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 10 </p>

</div>
</div>
<a id="ga530c1c2659363a1edaba4af52c7e6a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga530c1c2659363a1edaba4af52c7e6a7d">&#9670;&nbsp;</a></span>EXTI_IMR_MR10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga68cfe8fe938fcb0fc6925bf493ccfaa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68cfe8fe938fcb0fc6925bf493ccfaa7">&#9670;&nbsp;</a></span>EXTI_IMR_MR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 11 </p>

</div>
</div>
<a id="ga25a00372781fec24bbabb7d2aeca82bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a00372781fec24bbabb7d2aeca82bd">&#9670;&nbsp;</a></span>EXTI_IMR_MR11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gad21caf923d2083fb106852493667c16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21caf923d2083fb106852493667c16e">&#9670;&nbsp;</a></span>EXTI_IMR_MR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 12 </p>

</div>
</div>
<a id="ga7c26fd0b40d6d66aec7cc5fff86f6720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c26fd0b40d6d66aec7cc5fff86f6720">&#9670;&nbsp;</a></span>EXTI_IMR_MR12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga5e1938a063c48d7d6504cb32f7965c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1938a063c48d7d6504cb32f7965c0e">&#9670;&nbsp;</a></span>EXTI_IMR_MR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 13 </p>

</div>
</div>
<a id="gadf4095ebf9c75696a62d7bead70cc5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf4095ebf9c75696a62d7bead70cc5cc">&#9670;&nbsp;</a></span>EXTI_IMR_MR13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gab8827cee06670f256bc8f6301bea9cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8827cee06670f256bc8f6301bea9cab">&#9670;&nbsp;</a></span>EXTI_IMR_MR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 14 </p>

</div>
</div>
<a id="ga052609a42da3b6c6895f006e50c12ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052609a42da3b6c6895f006e50c12ab6">&#9670;&nbsp;</a></span>EXTI_IMR_MR14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga88d9990be7f8f9e530a9f930a365fa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d9990be7f8f9e530a9f930a365fa44">&#9670;&nbsp;</a></span>EXTI_IMR_MR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 15 </p>

</div>
</div>
<a id="ga27011a5c7488ed0273c821804ef6a27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27011a5c7488ed0273c821804ef6a27b">&#9670;&nbsp;</a></span>EXTI_IMR_MR15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga4489fa85d1552b8f40faed93483a5d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4489fa85d1552b8f40faed93483a5d35">&#9670;&nbsp;</a></span>EXTI_IMR_MR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR17&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 17 </p>

</div>
</div>
<a id="gad6eb3bf08d4a51133e62dd719f2e48b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6eb3bf08d4a51133e62dd719f2e48b8">&#9670;&nbsp;</a></span>EXTI_IMR_MR17_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR17_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR17_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga05e16f2cda40cca58a45458cc44d510f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e16f2cda40cca58a45458cc44d510f">&#9670;&nbsp;</a></span>EXTI_IMR_MR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR18&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 18 </p>

</div>
</div>
<a id="ga52a2709f4f9d2ccb8d63c36958517b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a2709f4f9d2ccb8d63c36958517b26">&#9670;&nbsp;</a></span>EXTI_IMR_MR18_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR18_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR18_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gad47f7a023cbba165dfb95845d3c8c55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47f7a023cbba165dfb95845d3c8c55c">&#9670;&nbsp;</a></span>EXTI_IMR_MR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR19&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 19 </p>

</div>
</div>
<a id="gab55fbb64891a3120b3d5c53984abe6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab55fbb64891a3120b3d5c53984abe6ca">&#9670;&nbsp;</a></span>EXTI_IMR_MR19_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR19_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR19_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gacadc6566dd71406d2d516785c4b776bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacadc6566dd71406d2d516785c4b776bd">&#9670;&nbsp;</a></span>EXTI_IMR_MR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga71604d1c29973c5e2bf69c8e94e89f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71604d1c29973c5e2bf69c8e94e89f67">&#9670;&nbsp;</a></span>EXTI_IMR_MR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 2 <br  />
 </p>

</div>
</div>
<a id="gaad03e0ffe4e9aba719518244adfd7a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad03e0ffe4e9aba719518244adfd7a96">&#9670;&nbsp;</a></span>EXTI_IMR_MR23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR23&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5">EXTI_IMR_MR23_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 23 </p>

</div>
</div>
<a id="ga208224c30cd771d0e35d28e6584ac9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga208224c30cd771d0e35d28e6584ac9a5">&#9670;&nbsp;</a></span>EXTI_IMR_MR23_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR23_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR23_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga183b9b9663a6aeec66f0238abbbf282f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183b9b9663a6aeec66f0238abbbf282f">&#9670;&nbsp;</a></span>EXTI_IMR_MR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga5edd42f9b2129c18cfa3c3598dcd1134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5edd42f9b2129c18cfa3c3598dcd1134">&#9670;&nbsp;</a></span>EXTI_IMR_MR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 3 <br  />
 </p>

</div>
</div>
<a id="ga9f6badc25c27d6185c0e560454384a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f6badc25c27d6185c0e560454384a90">&#9670;&nbsp;</a></span>EXTI_IMR_MR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga23e920ad334439cd2ad4d683054914e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e920ad334439cd2ad4d683054914e3">&#9670;&nbsp;</a></span>EXTI_IMR_MR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 4 <br  />
 </p>

</div>
</div>
<a id="ga64dbc3def48abe258dd1e1ecce481086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64dbc3def48abe258dd1e1ecce481086">&#9670;&nbsp;</a></span>EXTI_IMR_MR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">&#9670;&nbsp;</a></span>EXTI_IMR_MR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 5 <br  />
 </p>

</div>
</div>
<a id="ga18ca0d16b43ed78d36f52dd5ab0c21c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ca0d16b43ed78d36f52dd5ab0c21c2">&#9670;&nbsp;</a></span>EXTI_IMR_MR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga5533c8ec796e3bbc9dc4474376056e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5533c8ec796e3bbc9dc4474376056e06">&#9670;&nbsp;</a></span>EXTI_IMR_MR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 6 <br  />
 </p>

</div>
</div>
<a id="ga6dcc5b70b0a599e944d99f53ac071e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dcc5b70b0a599e944d99f53ac071e1a">&#9670;&nbsp;</a></span>EXTI_IMR_MR6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gab620165d3fea1c564fcf1016805a1a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab620165d3fea1c564fcf1016805a1a8e">&#9670;&nbsp;</a></span>EXTI_IMR_MR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 7 <br  />
 </p>

</div>
</div>
<a id="gae41e117f93d5e426758ee40bd7d45755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae41e117f93d5e426758ee40bd7d45755">&#9670;&nbsp;</a></span>EXTI_IMR_MR7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga88e8b274e4398fdcb1c68da2b6320d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e8b274e4398fdcb1c68da2b6320d5b">&#9670;&nbsp;</a></span>EXTI_IMR_MR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 8 <br  />
 </p>

</div>
</div>
<a id="ga02a618dd052d47d30cadf578ee58e416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a618dd052d47d30cadf578ee58e416">&#9670;&nbsp;</a></span>EXTI_IMR_MR8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gaf4d177dcf33bb9a34f8590ec509746e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d177dcf33bb9a34f8590ec509746e8">&#9670;&nbsp;</a></span>EXTI_IMR_MR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 9 <br  />
 </p>

</div>
</div>
<a id="ga7433c8c28acd006d4a71e803f6d95de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7433c8c28acd006d4a71e803f6d95de3">&#9670;&nbsp;</a></span>EXTI_IMR_MR9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_IMR_MR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga6da1c8a465606de1f90a74d369fbf25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6da1c8a465606de1f90a74d369fbf25a">&#9670;&nbsp;</a></span>EXTI_PR_PR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 0 <br  />
 </p>

</div>
</div>
<a id="ga6e52c51a9d888231a788288e42bb8596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e52c51a9d888231a788288e42bb8596">&#9670;&nbsp;</a></span>EXTI_PR_PR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga4b9b5f97edeccf442998a65b19e77f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9b5f97edeccf442998a65b19e77f25">&#9670;&nbsp;</a></span>EXTI_PR_PR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 1 <br  />
 </p>

</div>
</div>
<a id="ga1ef8e9c691b95763007ed228e98fa108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ef8e9c691b95763007ed228e98fa108">&#9670;&nbsp;</a></span>EXTI_PR_PR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 10 </p>

</div>
</div>
<a id="ga19900075592fba3fc4a6641c5a44a4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19900075592fba3fc4a6641c5a44a4b4">&#9670;&nbsp;</a></span>EXTI_PR_PR10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga144f1a41abb7b87a1619c15ba5fb548b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144f1a41abb7b87a1619c15ba5fb548b">&#9670;&nbsp;</a></span>EXTI_PR_PR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 11 </p>

</div>
</div>
<a id="ga80e7dba5b45bb3fa090607a33ea4b4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80e7dba5b45bb3fa090607a33ea4b4b7">&#9670;&nbsp;</a></span>EXTI_PR_PR11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gae1a68025056b8c84bb13635af5e2a07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a68025056b8c84bb13635af5e2a07c">&#9670;&nbsp;</a></span>EXTI_PR_PR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 12 </p>

</div>
</div>
<a id="ga0a607029be3ca6159090afbf66b84d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a607029be3ca6159090afbf66b84d88">&#9670;&nbsp;</a></span>EXTI_PR_PR12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga3471c79d5b19813785387504a1a5f0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3471c79d5b19813785387504a1a5f0c4">&#9670;&nbsp;</a></span>EXTI_PR_PR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 13 </p>

</div>
</div>
<a id="ga46b3cd3e008be5d766a085378dbde61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46b3cd3e008be5d766a085378dbde61e">&#9670;&nbsp;</a></span>EXTI_PR_PR13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gae5396ec2dbbee9d7585224fa12273598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5396ec2dbbee9d7585224fa12273598">&#9670;&nbsp;</a></span>EXTI_PR_PR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 14 </p>

</div>
</div>
<a id="ga845983f32b8eccfafede2ece6a9371a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga845983f32b8eccfafede2ece6a9371a1">&#9670;&nbsp;</a></span>EXTI_PR_PR14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga149f9d9d6c1aab867734b59db1117c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149f9d9d6c1aab867734b59db1117c41">&#9670;&nbsp;</a></span>EXTI_PR_PR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 15 </p>

</div>
</div>
<a id="gac665a7df31dbb829ee5e8c92b35d1e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac665a7df31dbb829ee5e8c92b35d1e94">&#9670;&nbsp;</a></span>EXTI_PR_PR15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaa47e5b07d5a407198e09f05262f18bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa47e5b07d5a407198e09f05262f18bba">&#9670;&nbsp;</a></span>EXTI_PR_PR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR16&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 16 </p>

</div>
</div>
<a id="ga1577079526c7f1959e2e0c6c3dd8a4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1577079526c7f1959e2e0c6c3dd8a4e4">&#9670;&nbsp;</a></span>EXTI_PR_PR16_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR16_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR16_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gadbc7d82eb61e2adf0a955ef0cc97690f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc7d82eb61e2adf0a955ef0cc97690f">&#9670;&nbsp;</a></span>EXTI_PR_PR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR17&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 17 </p>

</div>
</div>
<a id="ga60b0021b076cb2e50a546abdc74ff497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b0021b076cb2e50a546abdc74ff497">&#9670;&nbsp;</a></span>EXTI_PR_PR17_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR17_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR17_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga41e43af631a30492e09e5fd5c50f47f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41e43af631a30492e09e5fd5c50f47f5">&#9670;&nbsp;</a></span>EXTI_PR_PR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR19&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 19 </p>

</div>
</div>
<a id="gae2b3167c29bb083e4c0e025846069a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b3167c29bb083e4c0e025846069a78">&#9670;&nbsp;</a></span>EXTI_PR_PR19_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR19_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR19_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gaa0ea95730ba8514076cc76945a01d850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ea95730ba8514076cc76945a01d850">&#9670;&nbsp;</a></span>EXTI_PR_PR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga085d2105381752a0aadc9be5a93ea665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085d2105381752a0aadc9be5a93ea665">&#9670;&nbsp;</a></span>EXTI_PR_PR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 2 <br  />
 </p>

</div>
</div>
<a id="gaa105697635cbab9ccf5f96efc9feec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa105697635cbab9ccf5f96efc9feec0d">&#9670;&nbsp;</a></span>EXTI_PR_PR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga064dab3e0d5689b92125713100555ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064dab3e0d5689b92125713100555ce0">&#9670;&nbsp;</a></span>EXTI_PR_PR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 3 <br  />
 </p>

</div>
</div>
<a id="gacbe8a3ee648b4cf47f51e435b8644cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbe8a3ee648b4cf47f51e435b8644cee">&#9670;&nbsp;</a></span>EXTI_PR_PR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga14f73b3693b3353a006d360cb8fd2ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f73b3693b3353a006d360cb8fd2ddc">&#9670;&nbsp;</a></span>EXTI_PR_PR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 4 <br  />
 </p>

</div>
</div>
<a id="ga9465307df267001826deb47a946dab61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9465307df267001826deb47a946dab61">&#9670;&nbsp;</a></span>EXTI_PR_PR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga319e167fa6e112061997d9a8d79f02f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga319e167fa6e112061997d9a8d79f02f8">&#9670;&nbsp;</a></span>EXTI_PR_PR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 5 <br  />
 </p>

</div>
</div>
<a id="ga7b096f7d09eed26b05531f8b0dbe239c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b096f7d09eed26b05531f8b0dbe239c">&#9670;&nbsp;</a></span>EXTI_PR_PR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaf6f47cd1f602692258985784ed5e8e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6f47cd1f602692258985784ed5e8e76">&#9670;&nbsp;</a></span>EXTI_PR_PR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 6 <br  />
 </p>

</div>
</div>
<a id="gae216f090307338513e0c48b792ff4380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae216f090307338513e0c48b792ff4380">&#9670;&nbsp;</a></span>EXTI_PR_PR6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaa17ea7e3fb89e98fd6a232f453fcff9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17ea7e3fb89e98fd6a232f453fcff9e">&#9670;&nbsp;</a></span>EXTI_PR_PR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 7 <br  />
 </p>

</div>
</div>
<a id="ga81bf1c350de28d01e9d252a2a7907a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81bf1c350de28d01e9d252a2a7907a1c">&#9670;&nbsp;</a></span>EXTI_PR_PR7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gaa82e0dcb4961a32a9b7ebdf30493156d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82e0dcb4961a32a9b7ebdf30493156d">&#9670;&nbsp;</a></span>EXTI_PR_PR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 8 <br  />
 </p>

</div>
</div>
<a id="gabf15f6df00912ea82ed99154c1824543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf15f6df00912ea82ed99154c1824543">&#9670;&nbsp;</a></span>EXTI_PR_PR8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga2fcc64f03d79af531febc077f45c48eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fcc64f03d79af531febc077f45c48eb">&#9670;&nbsp;</a></span>EXTI_PR_PR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit 9 <br  />
 </p>

</div>
</div>
<a id="gaf5c48dd0cba2bfc3f1cbae965d145019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c48dd0cba2bfc3f1cbae965d145019">&#9670;&nbsp;</a></span>EXTI_PR_PR9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_PR_PR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gadb1823a87cd797a6066681a3256cecc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb1823a87cd797a6066681a3256cecc6">&#9670;&nbsp;</a></span>EXTI_RTSR_TR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 0 </p>

</div>
</div>
<a id="ga2b3f74a67ed2871290e5cee5ec27e487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b3f74a67ed2871290e5cee5ec27e487">&#9670;&nbsp;</a></span>EXTI_RTSR_TR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga1c42cc3763c52d1061b32219fc441566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c42cc3763c52d1061b32219fc441566">&#9670;&nbsp;</a></span>EXTI_RTSR_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 1 </p>

</div>
</div>
<a id="gaa29df7ddbd067889992eb60ecddce0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29df7ddbd067889992eb60ecddce0e4">&#9670;&nbsp;</a></span>EXTI_RTSR_TR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 10 \ </p>

</div>
</div>
<a id="ga12717df4fef207dd689f240bbb23cedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12717df4fef207dd689f240bbb23cedf">&#9670;&nbsp;</a></span>EXTI_RTSR_TR10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga8cf7a92cdb61b3f8cf6eec9513317ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf7a92cdb61b3f8cf6eec9513317ab7">&#9670;&nbsp;</a></span>EXTI_RTSR_TR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 11 \ </p>

</div>
</div>
<a id="ga36a3f679be0d89926b127c4b293111e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a3f679be0d89926b127c4b293111e2">&#9670;&nbsp;</a></span>EXTI_RTSR_TR11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga0423be12bfb13f34eec9656d6d274e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0423be12bfb13f34eec9656d6d274e04">&#9670;&nbsp;</a></span>EXTI_RTSR_TR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 12 \ </p>

</div>
</div>
<a id="gab4507125ae8a435b97fe643f73e6492e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4507125ae8a435b97fe643f73e6492e">&#9670;&nbsp;</a></span>EXTI_RTSR_TR12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga5d5ef451fd76dc0fa9c76d7c520d8f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5ef451fd76dc0fa9c76d7c520d8f12">&#9670;&nbsp;</a></span>EXTI_RTSR_TR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 13 \ </p>

</div>
</div>
<a id="ga799f99b4edc9604b38ab1f12e0cf9cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799f99b4edc9604b38ab1f12e0cf9cae">&#9670;&nbsp;</a></span>EXTI_RTSR_TR13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga95b0d883fa0fbc49105bda5596463cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b0d883fa0fbc49105bda5596463cda">&#9670;&nbsp;</a></span>EXTI_RTSR_TR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 14 \ </p>

</div>
</div>
<a id="ga42533490cce0d8d3ff55a2d6ad8c24ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42533490cce0d8d3ff55a2d6ad8c24ee">&#9670;&nbsp;</a></span>EXTI_RTSR_TR14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga4fe54b09102a18676829c0bafb0aead2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fe54b09102a18676829c0bafb0aead2">&#9670;&nbsp;</a></span>EXTI_RTSR_TR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 15 \ </p>

</div>
</div>
<a id="ga3ffbcdf64f7de2427560316706ddc8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffbcdf64f7de2427560316706ddc8c1">&#9670;&nbsp;</a></span>EXTI_RTSR_TR15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gae8e4fb52990f0fa3fb9bed5b74f1a589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8e4fb52990f0fa3fb9bed5b74f1a589">&#9670;&nbsp;</a></span>EXTI_RTSR_TR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR16&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 16 \ </p>

</div>
</div>
<a id="gad883a3a53902664492c684a6dd435d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad883a3a53902664492c684a6dd435d33">&#9670;&nbsp;</a></span>EXTI_RTSR_TR16_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR16_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR16_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gad0a8fcb63516a4ed0d91b556f696f806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0a8fcb63516a4ed0d91b556f696f806">&#9670;&nbsp;</a></span>EXTI_RTSR_TR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR17&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 17 \ </p>

</div>
</div>
<a id="ga42283a804716a4de1910afd032b87681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42283a804716a4de1910afd032b87681">&#9670;&nbsp;</a></span>EXTI_RTSR_TR17_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR17_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR17_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga40a722b0c36e832f619b2136f1510b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a722b0c36e832f619b2136f1510b3e">&#9670;&nbsp;</a></span>EXTI_RTSR_TR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR19&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 19 \ </p>

</div>
</div>
<a id="gaab40d59af38c6adbe9621b8ab68dbdbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab40d59af38c6adbe9621b8ab68dbdbe">&#9670;&nbsp;</a></span>EXTI_RTSR_TR19_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR19_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR19_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga57ba4871b93492e5e8c846f2833f9da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57ba4871b93492e5e8c846f2833f9da1">&#9670;&nbsp;</a></span>EXTI_RTSR_TR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga1c073b519f09b130e4ab4039823e290c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c073b519f09b130e4ab4039823e290c">&#9670;&nbsp;</a></span>EXTI_RTSR_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 2 </p>

</div>
</div>
<a id="gadbecd9a805326155030f357bc2d70046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbecd9a805326155030f357bc2d70046">&#9670;&nbsp;</a></span>EXTI_RTSR_TR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga090f295579a774c215585a55e5066b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090f295579a774c215585a55e5066b11">&#9670;&nbsp;</a></span>EXTI_RTSR_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 3 </p>

</div>
</div>
<a id="ga560d856b177ddb7b90e101caf3ce66be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560d856b177ddb7b90e101caf3ce66be">&#9670;&nbsp;</a></span>EXTI_RTSR_TR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gabce4722e99e3f44d40bfb6afb63444cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce4722e99e3f44d40bfb6afb63444cc">&#9670;&nbsp;</a></span>EXTI_RTSR_TR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 4 </p>

</div>
</div>
<a id="ga795eff3140a1d0c0e1fcfc03b2fa5860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga795eff3140a1d0c0e1fcfc03b2fa5860">&#9670;&nbsp;</a></span>EXTI_RTSR_TR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gac57b970ebc88f7bb015119ece9dd32de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac57b970ebc88f7bb015119ece9dd32de">&#9670;&nbsp;</a></span>EXTI_RTSR_TR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 5 </p>

</div>
</div>
<a id="ga65a7c4c35c85b3e922e1df8447dd8e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a7c4c35c85b3e922e1df8447dd8e6d">&#9670;&nbsp;</a></span>EXTI_RTSR_TR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaccc2212ce653d34cf48446ae0a68bed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc2212ce653d34cf48446ae0a68bed6">&#9670;&nbsp;</a></span>EXTI_RTSR_TR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 6 </p>

</div>
</div>
<a id="ga85d1a629b7cde96375b82803c46cfcb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85d1a629b7cde96375b82803c46cfcb4">&#9670;&nbsp;</a></span>EXTI_RTSR_TR6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gad380a0bc59524f4a0846a0b91d3c65c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad380a0bc59524f4a0846a0b91d3c65c1">&#9670;&nbsp;</a></span>EXTI_RTSR_TR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 7 </p>

</div>
</div>
<a id="gadbc9d6a9f75fdff045e4806edad97b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc9d6a9f75fdff045e4806edad97b47">&#9670;&nbsp;</a></span>EXTI_RTSR_TR7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga26cd6a5115b0bbe113f39545bff1ee39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cd6a5115b0bbe113f39545bff1ee39">&#9670;&nbsp;</a></span>EXTI_RTSR_TR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 8 </p>

</div>
</div>
<a id="ga16c3b77b33079caf74151ade9fbc3b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16c3b77b33079caf74151ade9fbc3b82">&#9670;&nbsp;</a></span>EXTI_RTSR_TR8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga3127246b2db3571b00c6af2453941d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3127246b2db3571b00c6af2453941d17">&#9670;&nbsp;</a></span>EXTI_RTSR_TR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 9 </p>

</div>
</div>
<a id="ga394b28a010f7937178112dd11c7edf7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394b28a010f7937178112dd11c7edf7b">&#9670;&nbsp;</a></span>EXTI_RTSR_TR9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_RTSR_TR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gaa6df16d2e8010a2897888a4acf19cee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6df16d2e8010a2897888a4acf19cee3">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 0 <br  />
 </p>

</div>
</div>
<a id="gaded47468bc0aade2a8c36333d64a3fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded47468bc0aade2a8c36333d64a3fc7">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 \ </p>

</div>
</div>
<a id="gaeb0c3fa5a03204d743ae92ff925421ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0c3fa5a03204d743ae92ff925421ae">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 1 <br  />
 </p>

</div>
</div>
<a id="gae9d8691936b6cd80ff8e18c0bfe271d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d8691936b6cd80ff8e18c0bfe271d7">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 10 </p>

</div>
</div>
<a id="ga64deb2466771c956d1e912ea09166925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64deb2466771c956d1e912ea09166925">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga7ab9fea9935608ec8ee7fb1e1ae049e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab9fea9935608ec8ee7fb1e1ae049e7">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 11 </p>

</div>
</div>
<a id="gaace4933cca50b04988d34d48c7b659c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaace4933cca50b04988d34d48c7b659c3">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga5d67869db50c848f57633ebf00566539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d67869db50c848f57633ebf00566539">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 12 </p>

</div>
</div>
<a id="ga7d4daf940040b81b93f70afed1ec62e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d4daf940040b81b93f70afed1ec62e1">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga930a1d03fe3c32bd65a336ccee418826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930a1d03fe3c32bd65a336ccee418826">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 13 </p>

</div>
</div>
<a id="gafa747f781753f3db0d1731ce24ad4ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa747f781753f3db0d1731ce24ad4ddd">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gad5d645db667cd63d1a9b91963c543a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5d645db667cd63d1a9b91963c543a4b">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 14 </p>

</div>
</div>
<a id="ga405d264956ba9e06788545e2ad87413e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga405d264956ba9e06788545e2ad87413e">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga0b9e64d5a1779371fa4678713ab18e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9e64d5a1779371fa4678713ab18e08">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 15 </p>

</div>
</div>
<a id="ga677582734fb712a69ae2d6fb3a3329b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga677582734fb712a69ae2d6fb3a3329b6">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga55b528743b11f4ab93ae97ee2e639b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b528743b11f4ab93ae97ee2e639b5b">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER16&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 16 </p>

</div>
</div>
<a id="ga0c201ce487fab3e1b835a718ee9f11bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c201ce487fab3e1b835a718ee9f11bf">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER16_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER16_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga0da944251419887af3a87c86080fb455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0da944251419887af3a87c86080fb455">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER17&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 17 </p>

</div>
</div>
<a id="ga46bf902143efb4e89c7e20de1ed4f108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46bf902143efb4e89c7e20de1ed4f108">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER17_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER17_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gaab7c48ac5522385cdb1d7882985f909b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab7c48ac5522385cdb1d7882985f909b">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER19&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 19 </p>

</div>
</div>
<a id="ga5fddcdc43381e5daa122589d1a769c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fddcdc43381e5daa122589d1a769c41">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER19_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER19_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga43b28416d9efdd9464c175f594ff0490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b28416d9efdd9464c175f594ff0490">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 \ </p>

</div>
</div>
<a id="ga6bea1dbaf71e830dd357135524166f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bea1dbaf71e830dd357135524166f4c">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 2 <br  />
 </p>

</div>
</div>
<a id="ga701fc135a83a7a43ca6a977fa51087e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga701fc135a83a7a43ca6a977fa51087e1">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 \ </p>

</div>
</div>
<a id="ga37395ac6729647ab5ee1fa4ca086c08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37395ac6729647ab5ee1fa4ca086c08a">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 3 <br  />
 </p>

</div>
</div>
<a id="gaf1adab50a513d2ffc1c7ec8c245bb4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1adab50a513d2ffc1c7ec8c245bb4ce">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 \ </p>

</div>
</div>
<a id="gab051808f7a1ed9aaf43a3df90fc6a575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab051808f7a1ed9aaf43a3df90fc6a575">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 4 <br  />
 </p>

</div>
</div>
<a id="ga0cb85edd29e2bbdbb0ec3021c8f80e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb85edd29e2bbdbb0ec3021c8f80e72">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 \ </p>

</div>
</div>
<a id="gaa5b4ace22acacac13ce106b2063a3977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b4ace22acacac13ce106b2063a3977">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 5 <br  />
 </p>

</div>
</div>
<a id="gab9bb6ac1da4531f229770893e8803226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9bb6ac1da4531f229770893e8803226">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 \ </p>

</div>
</div>
<a id="gad8ad0142288597993852e4cf350f61ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8ad0142288597993852e4cf350f61ed">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 6 <br  />
 </p>

</div>
</div>
<a id="ga820d4fc8485a8c681dd9deddccf85c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga820d4fc8485a8c681dd9deddccf85c64">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 \ </p>

</div>
</div>
<a id="gabdf8eab3e32cc03ca71f519a9111e28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf8eab3e32cc03ca71f519a9111e28f">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 7 <br  />
 </p>

</div>
</div>
<a id="gac444748417965f0a263e4a3f99c81c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac444748417965f0a263e4a3f99c81c22">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 \ </p>

</div>
</div>
<a id="ga5e83a373926804449d500b115e9090ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e83a373926804449d500b115e9090ce">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 8 <br  />
 </p>

</div>
</div>
<a id="ga584d2b8877c26e45231b2194baba055a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga584d2b8877c26e45231b2194baba055a">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 \ </p>

</div>
</div>
<a id="gab102aa929ffe463ffe9f2db651704a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab102aa929ffe463ffe9f2db651704a61">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 9 <br  />
 </p>

</div>
</div>
<a id="ga2b275083074cfd7a32fc9af85b56509b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b275083074cfd7a32fc9af85b56509b">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 \ </p>

</div>
</div>
<a id="gaef5e44cbb084160a6004ca9951ec7318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef5e44cbb084160a6004ca9951ec7318">&#9670;&nbsp;</a></span>FLASH_ACR_LATENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LATENCY bit (Latency) </p>

</div>
</div>
<a id="gabdcd07c55bf5197e31d5ad9ab61747a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdcd07c55bf5197e31d5ad9ab61747a3">&#9670;&nbsp;</a></span>FLASH_ACR_LATENCY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 \ </p>

</div>
</div>
<a id="ga5285ab198307213dce0629f9b7c6fc86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5285ab198307213dce0629f9b7c6fc86">&#9670;&nbsp;</a></span>FLASH_ACR_PRFTBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_PRFTBE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9">FLASH_ACR_PRFTBE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prefetch Buffer Enable </p>

</div>
</div>
<a id="ga1640c1d9ecb35a7fdadfed6549f24bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1640c1d9ecb35a7fdadfed6549f24bf9">&#9670;&nbsp;</a></span>FLASH_ACR_PRFTBE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_PRFTBE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_PRFTBE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga1e73d25ffe7e7a258a873e1fbef17445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e73d25ffe7e7a258a873e1fbef17445">&#9670;&nbsp;</a></span>FLASH_ACR_PRFTBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_PRFTBS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a">FLASH_ACR_PRFTBS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prefetch Buffer Status </p>

</div>
</div>
<a id="ga340d43b152f1f3fd9b357ffc7f73932a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga340d43b152f1f3fd9b357ffc7f73932a">&#9670;&nbsp;</a></span>FLASH_ACR_PRFTBS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_PRFTBS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_ACR_PRFTBS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaafc00fde8118ce03602d00d34a80fec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafc00fde8118ce03602d00d34a80fec4">&#9670;&nbsp;</a></span>FLASH_AR_FAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AR_FAR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b">FLASH_AR_FAR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Address </p>

</div>
</div>
<a id="gaffd9ac121eb59edceae2f53fcd6d291b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd9ac121eb59edceae2f53fcd6d291b">&#9670;&nbsp;</a></span>FLASH_AR_FAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AR_FAR_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_AR_FAR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="gab9e69856f654ec430a42791a34799db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e69856f654ec430a42791a34799db0">&#9670;&nbsp;</a></span>FLASH_CR_EOPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_EOPIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of operation interrupt enable </p>

</div>
</div>
<a id="gab0866e1ddcbf0e7a895ca9a4794db4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0866e1ddcbf0e7a895ca9a4794db4bd">&#9670;&nbsp;</a></span>FLASH_CR_EOPIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_EOPIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_EOPIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga930897cecdaa9dbef8c640b84acbd8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930897cecdaa9dbef8c640b84acbd8c2">&#9670;&nbsp;</a></span>FLASH_CR_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_ERRIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="gac9f1e535996ab89de1ca07a32a11e526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f1e535996ab89de1ca07a32a11e526">&#9670;&nbsp;</a></span>FLASH_CR_ERRIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_ERRIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_ERRIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gab25f1fa4127fa015361b61a6f3180784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab25f1fa4127fa015361b61a6f3180784">&#9670;&nbsp;</a></span>FLASH_CR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_LOCK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock </p>

</div>
</div>
<a id="ga7954a2bc4dd25495e8c164454817a966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7954a2bc4dd25495e8c164454817a966">&#9670;&nbsp;</a></span>FLASH_CR_LOCK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_LOCK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_LOCK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga4a287aa5a625125301306a02fb69c53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a287aa5a625125301306a02fb69c53a">&#9670;&nbsp;</a></span>FLASH_CR_MER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_MER&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mass Erase </p>

</div>
</div>
<a id="ga3f1b8b67a6173c11f950347f09e63888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1b8b67a6173c11f950347f09e63888">&#9670;&nbsp;</a></span>FLASH_CR_MER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_MER_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_MER_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gae39d20c1cf47080881d5c054146e8863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae39d20c1cf47080881d5c054146e8863">&#9670;&nbsp;</a></span>FLASH_CR_OBL_LAUNCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OBL_LAUNCH&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081">FLASH_CR_OBL_LAUNCH_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Bytes Loader Launch </p>

</div>
</div>
<a id="gaa8d932ff27f0cdc1a36e8af25d369081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d932ff27f0cdc1a36e8af25d369081">&#9670;&nbsp;</a></span>FLASH_CR_OBL_LAUNCH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OBL_LAUNCH_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga19fbf5dc4339b1ec8630675f03ad6fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19fbf5dc4339b1ec8630675f03ad6fe0">&#9670;&nbsp;</a></span>FLASH_CR_OPTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTER&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef">FLASH_CR_OPTER_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Erase </p>

</div>
</div>
<a id="ga2c77052daf608eb7d7f6cedfd3c996ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c77052daf608eb7d7f6cedfd3c996ef">&#9670;&nbsp;</a></span>FLASH_CR_OPTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTER_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OPTER_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga6736a5478a87f35a6a0cb66d8784a5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6736a5478a87f35a6a0cb66d8784a5ab">&#9670;&nbsp;</a></span>FLASH_CR_OPTPG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTPG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195">FLASH_CR_OPTPG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Programming </p>

</div>
</div>
<a id="ga25a94f4bf8453aae2d98d3e4465b5195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a94f4bf8453aae2d98d3e4465b5195">&#9670;&nbsp;</a></span>FLASH_CR_OPTPG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTPG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OPTPG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga27d44bc9617cc430de9413b385dfe0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d44bc9617cc430de9413b385dfe0c3">&#9670;&nbsp;</a></span>FLASH_CR_OPTWRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTWRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390">FLASH_CR_OPTWRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Bytes Write Enable </p>

</div>
</div>
<a id="gaff4a5e6297b7507e1b62419d3a623390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4a5e6297b7507e1b62419d3a623390">&#9670;&nbsp;</a></span>FLASH_CR_OPTWRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTWRE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_OPTWRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gad845355ade49d56cf70ad0ff09595a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad845355ade49d56cf70ad0ff09595a23">&#9670;&nbsp;</a></span>FLASH_CR_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_PER&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Page Erase </p>

</div>
</div>
<a id="ga5ebb9718882d5ced359b67417421da6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ebb9718882d5ced359b67417421da6b">&#9670;&nbsp;</a></span>FLASH_CR_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_PER_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_PER_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga47754b39bd7a7c79c251d6376f97f661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47754b39bd7a7c79c251d6376f97f661">&#9670;&nbsp;</a></span>FLASH_CR_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_PG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Programming </p>

</div>
</div>
<a id="ga8bc468bdb6b58e9db0f91752dea96b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc468bdb6b58e9db0f91752dea96b1a">&#9670;&nbsp;</a></span>FLASH_CR_PG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_PG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_PG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gafe4dd28134f93f52b1d4ec5b36a99864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4dd28134f93f52b1d4ec5b36a99864">&#9670;&nbsp;</a></span>FLASH_CR_STRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_STRT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start </p>

</div>
</div>
<a id="ga1ce773f84ec7782c408a8d9cef09f496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce773f84ec7782c408a8d9cef09f496">&#9670;&nbsp;</a></span>FLASH_CR_STRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_STRT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_CR_STRT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gafd77e7bf91765d891ce63e2f0084b019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd77e7bf91765d891ce63e2f0084b019">&#9670;&nbsp;</a></span>FLASH_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEY1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338">FLASH_KEY1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash program erase key1 </p>

</div>
</div>
<a id="ga537fb8ad6ef7109b9bf1149f46abd338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga537fb8ad6ef7109b9bf1149f46abd338">&#9670;&nbsp;</a></span>FLASH_KEY1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEY1_Msk&#160;&#160;&#160;(0x45670123U &lt;&lt; FLASH_KEY1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x45670123 </p>

</div>
</div>
<a id="gaee83d0f557e158da52f4a205db6b60a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee83d0f557e158da52f4a205db6b60a7">&#9670;&nbsp;</a></span>FLASH_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEY2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd">FLASH_KEY2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash program erase key2: used with FLASH_PEKEY1 \ to unlock the write access to the FPEC. </p>

</div>
</div>
<a id="gaa93ad44e0f998a855f5bed0caabf57dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93ad44e0f998a855f5bed0caabf57dd">&#9670;&nbsp;</a></span>FLASH_KEY2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEY2_Msk&#160;&#160;&#160;(0xCDEF89ABU &lt;&lt; FLASH_KEY2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xCDEF89AB </p>

</div>
</div>
<a id="ga8a55ea632082aac5b60c62cc0eb0d556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a55ea632082aac5b60c62cc0eb0d556">&#9670;&nbsp;</a></span>FLASH_KEYR_FKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEYR_FKEYR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e">FLASH_KEYR_FKEYR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPEC Key </p>

</div>
</div>
<a id="ga33eb12d541927bf107399dbf42bcb86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33eb12d541927bf107399dbf42bcb86e">&#9670;&nbsp;</a></span>FLASH_KEYR_FKEYR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEYR_FKEYR_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_KEYR_FKEYR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="ga9380684d6fc14b681adf7eb97964c0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9380684d6fc14b681adf7eb97964c0bf">&#9670;&nbsp;</a></span>FLASH_OBR_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_DATA0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8">FLASH_OBR_DATA0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data0 </p>

</div>
</div>
<a id="gabdc8395646781a1dac3c37e3410310e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdc8395646781a1dac3c37e3410310e8">&#9670;&nbsp;</a></span>FLASH_OBR_DATA0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_DATA0_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; FLASH_OBR_DATA0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00FF0000 </p>

</div>
</div>
<a id="gae48a097cfc60d888756d3fda266d87c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae48a097cfc60d888756d3fda266d87c9">&#9670;&nbsp;</a></span>FLASH_OBR_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_DATA1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6">FLASH_OBR_DATA1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data1 </p>

</div>
</div>
<a id="ga758a49a002547e2d7536c7f6249347e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758a49a002547e2d7536c7f6249347e6">&#9670;&nbsp;</a></span>FLASH_OBR_DATA1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_DATA1_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; FLASH_OBR_DATA1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFF000000 </p>

</div>
</div>
<a id="gaecbb0d905783c45eedfcc51230f9226b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecbb0d905783c45eedfcc51230f9226b">&#9670;&nbsp;</a></span>FLASH_OBR_IWDG_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_IWDG_SW&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG SW </p>

</div>
</div>
<a id="ga7ce987133feb2311067ac98fec8e126e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce987133feb2311067ac98fec8e126e">&#9670;&nbsp;</a></span>FLASH_OBR_IWDG_SW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_IWDG_SW_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_IWDG_SW_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 \ </p>

</div>
</div>
<a id="ga59ebc84ae17c1bd9ca7a31f0439f85ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ebc84ae17c1bd9ca7a31f0439f85ae">&#9670;&nbsp;</a></span>FLASH_OBR_nBOOT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nBOOT1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1d2aa4ddcbebc64931028e5a3cf23cc">FLASH_OBR_nBOOT1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>nBOOT1 </p>

</div>
</div>
<a id="gac1d2aa4ddcbebc64931028e5a3cf23cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1d2aa4ddcbebc64931028e5a3cf23cc">&#9670;&nbsp;</a></span>FLASH_OBR_nBOOT1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nBOOT1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nBOOT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga3d863a776a1d5a136e267bac209f6a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d863a776a1d5a136e267bac209f6a85">&#9670;&nbsp;</a></span>FLASH_OBR_nRST_STDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STDBY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>nRST_STDBY </p>

</div>
</div>
<a id="gaddbf2bf2e4c6cab17c7eb7f226184f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddbf2bf2e4c6cab17c7eb7f226184f98">&#9670;&nbsp;</a></span>FLASH_OBR_nRST_STDBY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STDBY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga8e84d6c706420de2335619043a06760d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e84d6c706420de2335619043a06760d">&#9670;&nbsp;</a></span>FLASH_OBR_nRST_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>nRST_STOP </p>

</div>
</div>
<a id="gad1e122c9fc8103644e310bef58ed57fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e122c9fc8103644e310bef58ed57fb">&#9670;&nbsp;</a></span>FLASH_OBR_nRST_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_nRST_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gab52c27d6657bd72f1860fa25a1faf8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52c27d6657bd72f1860fa25a1faf8e3">&#9670;&nbsp;</a></span>FLASH_OBR_OPTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_OPTERR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">FLASH_OBR_OPTERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Error </p>

</div>
</div>
<a id="ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">&#9670;&nbsp;</a></span>FLASH_OBR_OPTERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_OPTERR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_OPTERR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga480034fa68984d8e717e4648896d29a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga480034fa68984d8e717e4648896d29a6">&#9670;&nbsp;</a></span>FLASH_OBR_RAM_PARITY_CHECK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RAM_PARITY_CHECK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42e02206d647737909af16869f58ccef">FLASH_OBR_RAM_PARITY_CHECK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM parity check </p>

</div>
</div>
<a id="ga42e02206d647737909af16869f58ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e02206d647737909af16869f58ccef">&#9670;&nbsp;</a></span>FLASH_OBR_RAM_PARITY_CHECK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RAM_PARITY_CHECK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_RAM_PARITY_CHECK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gaf1987d73729b5b293d3f5dce12083700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1987d73729b5b293d3f5dce12083700">&#9670;&nbsp;</a></span>FLASH_OBR_RDPRT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RDPRT1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa56f3a136d0c35c98d98ae5a6c6bb0dc">FLASH_OBR_RDPRT1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read protection Level 1 </p>

</div>
</div>
<a id="gaa56f3a136d0c35c98d98ae5a6c6bb0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa56f3a136d0c35c98d98ae5a6c6bb0dc">&#9670;&nbsp;</a></span>FLASH_OBR_RDPRT1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RDPRT1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_RDPRT1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga082dadf65a17879022887aaf1b2d10e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga082dadf65a17879022887aaf1b2d10e6">&#9670;&nbsp;</a></span>FLASH_OBR_RDPRT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RDPRT2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga398cbb0ec0c74d8371c543df8b71b681">FLASH_OBR_RDPRT2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read protection Level 2 </p>

</div>
</div>
<a id="ga398cbb0ec0c74d8371c543df8b71b681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398cbb0ec0c74d8371c543df8b71b681">&#9670;&nbsp;</a></span>FLASH_OBR_RDPRT2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RDPRT2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_RDPRT2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga1585552c59923cb1e1979cdfdc77b991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1585552c59923cb1e1979cdfdc77b991">&#9670;&nbsp;</a></span>FLASH_OBR_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_USER&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User Option Bytes </p>

</div>
</div>
<a id="ga8e68fa3437ad3429abe48f86782967e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e68fa3437ad3429abe48f86782967e1">&#9670;&nbsp;</a></span>FLASH_OBR_USER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_USER_Msk&#160;&#160;&#160;(0x77U &lt;&lt; FLASH_OBR_USER_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007700 </p>

</div>
</div>
<a id="gace7279dfeb50e357393a3270d816879f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace7279dfeb50e357393a3270d816879f">&#9670;&nbsp;</a></span>FLASH_OBR_VDDA_MONITOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_VDDA_MONITOR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e9521be1f729c3fcd0242cdcfb5ee09">FLASH_OBR_VDDA_MONITOR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDDA power supply supervisor </p>

</div>
</div>
<a id="ga1e9521be1f729c3fcd0242cdcfb5ee09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e9521be1f729c3fcd0242cdcfb5ee09">&#9670;&nbsp;</a></span>FLASH_OBR_VDDA_MONITOR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_VDDA_MONITOR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_OBR_VDDA_MONITOR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga1630c4f338daf2741daa1273f657164f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1630c4f338daf2741daa1273f657164f">&#9670;&nbsp;</a></span>FLASH_OPTKEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEY1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0cf4f4e013c23b519f056ee79602d61">FLASH_OPTKEY1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash option key1 </p>

</div>
</div>
<a id="gaa0cf4f4e013c23b519f056ee79602d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0cf4f4e013c23b519f056ee79602d61">&#9670;&nbsp;</a></span>FLASH_OPTKEY1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEY1_Msk&#160;&#160;&#160;(0x45670123U &lt;&lt; FLASH_OPTKEY1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x45670123 \ </p>

</div>
</div>
<a id="gae0da3085d59cf73089bfb1a2b9d9367d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0da3085d59cf73089bfb1a2b9d9367d">&#9670;&nbsp;</a></span>FLASH_OPTKEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEY2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga771257103ce3be5b7190e42c51853cdd">FLASH_OPTKEY2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash option key2: used with FLASH_OPTKEY1 to \ unlock the write access to the option byte block </p>

</div>
</div>
<a id="ga771257103ce3be5b7190e42c51853cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga771257103ce3be5b7190e42c51853cdd">&#9670;&nbsp;</a></span>FLASH_OPTKEY2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEY2_Msk&#160;&#160;&#160;(0xCDEF89ABU &lt;&lt; FLASH_OPTKEY2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xCDEF89AB \ </p>

</div>
</div>
<a id="ga8b8c555ae65817c33733f3bbbacf111d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8c555ae65817c33733f3bbbacf111d">&#9670;&nbsp;</a></span>FLASH_OPTKEYR_OPTKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEYR_OPTKEYR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Key \ </p>

</div>
</div>
<a id="gad7c988b5f6c428e1e58e99a0a45172ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7c988b5f6c428e1e58e99a0a45172ff">&#9670;&nbsp;</a></span>FLASH_OPTKEYR_OPTKEYR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEYR_OPTKEYR_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="ga4b86181a96fd2f1cc3828e9d8d83d368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b86181a96fd2f1cc3828e9d8d83d368">&#9670;&nbsp;</a></span>FLASH_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_BSY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy </p>

</div>
</div>
<a id="ga3564806c8fbd6e0b6ddde539c3e37045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3564806c8fbd6e0b6ddde539c3e37045">&#9670;&nbsp;</a></span>FLASH_SR_BSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_BSY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_BSY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gae1301c6b487cfefa247c54a576a0c12b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1301c6b487cfefa247c54a576a0c12b">&#9670;&nbsp;</a></span>FLASH_SR_EOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_EOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of operation </p>

</div>
</div>
<a id="ga386f68b5d2c3622b29811577932360ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga386f68b5d2c3622b29811577932360ed">&#9670;&nbsp;</a></span>FLASH_SR_EOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_EOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_EOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga60f40ca765714598a62aa216a5ccd8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60f40ca765714598a62aa216a5ccd8e4">&#9670;&nbsp;</a></span>FLASH_SR_PGERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_PGERR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714">FLASH_SR_PGERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Programming Error </p>

</div>
</div>
<a id="ga9a81dd644b636f16716399010e646714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a81dd644b636f16716399010e646714">&#9670;&nbsp;</a></span>FLASH_SR_PGERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_PGERR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_PGERR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gabf6f52f59b01530928d747cf32bd4d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf6f52f59b01530928d747cf32bd4d01">&#9670;&nbsp;</a></span>FLASH_SR_WRPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_WRPERR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Legacy of Write Protection Error </p>

</div>
</div>
<a id="ga2e403606e5ac23cb07701aeebc1f73e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e403606e5ac23cb07701aeebc1f73e5">&#9670;&nbsp;</a></span>FLASH_SR_WRPRTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_WRPRTERR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7">FLASH_SR_WRPRTERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Protection Error </p>

</div>
</div>
<a id="ga4e08ec1f30003524a295eaeac30426a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e08ec1f30003524a295eaeac30426a7">&#9670;&nbsp;</a></span>FLASH_SR_WRPRTERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_WRPRTERR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; FLASH_SR_WRPRTERR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 \ </p>

</div>
</div>
<a id="ga1d3842e780ec47c1127de0ed4a93821d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d3842e780ec47c1127de0ed4a93821d">&#9670;&nbsp;</a></span>FLASH_WRPR_WRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRPR_WRP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Protect </p>

</div>
</div>
<a id="ga9ccbeafd9e71de3e99373fef601eacd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ccbeafd9e71de3e99373fef601eacd2">&#9670;&nbsp;</a></span>FLASH_WRPR_WRP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRPR_WRP_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; FLASH_WRPR_WRP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga33b875b9713ed4640e400fcf126cf105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33b875b9713ed4640e400fcf126cf105">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL10_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 \ </p>

</div>
</div>
<a id="ga76888c8d8080e47339e0fd2e69ab42d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76888c8d8080e47339e0fd2e69ab42d8">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL11_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 \ </p>

</div>
</div>
<a id="gae162137694aa110fb89b9afeea1c648f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae162137694aa110fb89b9afeea1c648f">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL12_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000F0000 \ </p>

</div>
</div>
<a id="gacc533ac377beb113777896f0deb0ef91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc533ac377beb113777896f0deb0ef91">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL13_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00F00000 \ </p>

</div>
</div>
<a id="gae997df2b0bb50f310e7fd17df043e8e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae997df2b0bb50f310e7fd17df043e8e8">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL14_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0F000000 \ </p>

</div>
</div>
<a id="gaf94ca202e9ee8d766a5ee7794dba95b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf94ca202e9ee8d766a5ee7794dba95b6">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL15_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xF0000000 \ </p>

</div>
</div>
<a id="ga5be819e7ca1f69e2d5f6d63aaee056c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be819e7ca1f69e2d5f6d63aaee056c2">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL8_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="gafb779906c49372a9c0d7c8eaf7face71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb779906c49372a9c0d7c8eaf7face71">&#9670;&nbsp;</a></span>GPIO_AFRH_AFSEL9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFSEL9_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRH_AFSEL9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="ga214860438ba3256833543e2f5018922f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga214860438ba3256833543e2f5018922f">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL0_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="ga5aac45598b88539da585e098fc93d68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aac45598b88539da585e098fc93d68b">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL1_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="ga729f1e6b663a55ce7f5cfbe1c71489a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga729f1e6b663a55ce7f5cfbe1c71489a4">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL2_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="gaf34ee7b30defbcad60d167a279a8c17d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf34ee7b30defbcad60d167a279a8c17d">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL3_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 </p>

</div>
</div>
<a id="ga47cfab1b5c3a37414bc4a6ac2cbd746a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cfab1b5c3a37414bc4a6ac2cbd746a">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL4_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000F0000 </p>

</div>
</div>
<a id="gaf514d5f0c3456e2f7fc6d82f2b392051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf514d5f0c3456e2f7fc6d82f2b392051">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL5_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00F00000 </p>

</div>
</div>
<a id="gafb4e272e9b14944740fbe643542f0ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4e272e9b14944740fbe643542f0ade">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL6_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0F000000 </p>

</div>
</div>
<a id="gab3248acbb1bea59926db7edb98a245b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3248acbb1bea59926db7edb98a245b0">&#9670;&nbsp;</a></span>GPIO_AFRL_AFSEL7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFSEL7_Msk&#160;&#160;&#160;(0xFU &lt;&lt; GPIO_AFRL_AFSEL7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xF0000000 </p>

</div>
</div>
<a id="ga8b01ced29f1324ec2711a784f35504dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b01ced29f1324ec2711a784f35504dd">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK0_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga1373c9d71b76f466fd817823e64e7aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1373c9d71b76f466fd817823e64e7aae">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga1aea84ab5cf33a4b62cdb3af4a819bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aea84ab5cf33a4b62cdb3af4a819bde">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK11_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gaf21271b45020769396b2980a02a4c309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21271b45020769396b2980a02a4c309">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK12_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga64171a6f566fed1f9ea7418d6a00871c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64171a6f566fed1f9ea7418d6a00871c">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK13_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gac42b591ea761bd0ee23287ff8d508714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac42b591ea761bd0ee23287ff8d508714">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK14_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga3841ea86b5a8200485ab90c2c6511cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3841ea86b5a8200485ab90c2c6511cec">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK15_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga4780ec15743062227ad0808efb16d633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4780ec15743062227ad0808efb16d633">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gabc8315e9687b2a21a55a2abe39d42fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8315e9687b2a21a55a2abe39d42fdf">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga7f2a02d88e51b603d4b80078ccf691e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2a02d88e51b603d4b80078ccf691e0">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gac6c6dff29eb48ca0a5f6da2bc0bf3639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c6dff29eb48ca0a5f6da2bc0bf3639">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gacc6ac7aca22480f300049102d2b1c4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6ac7aca22480f300049102d2b1c4be">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK5_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga083a590c26723e38ae5d7fd77e23809c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga083a590c26723e38ae5d7fd77e23809c">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga5b322ee1833e0c7d369127406b5ea90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b322ee1833e0c7d369127406b5ea90e">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gaa0e44a9155de4980cdb0f8c4d3afc43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e44a9155de4980cdb0f8c4d3afc43e">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga551c1ad8749c8ddb6785c06c1461338f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551c1ad8749c8ddb6785c06c1461338f">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga9312bf35ddbae593f8e94b3ea7dce9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9312bf35ddbae593f8e94b3ea7dce9b5">&#9670;&nbsp;</a></span>GPIO_LCKR_LCKK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCKK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga9547fc54057db093f9ee4b846fcc4723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9547fc54057db093f9ee4b846fcc4723">&#9670;&nbsp;</a></span>GPIO_MODER_MODER0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER0_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga9e77a3bc750fe2ea8e06da301c65d6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e77a3bc750fe2ea8e06da301c65d6ef">&#9670;&nbsp;</a></span>GPIO_MODER_MODER0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER0_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga44c7a73f891cc60cb11c8dc122fde9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44c7a73f891cc60cb11c8dc122fde9bd">&#9670;&nbsp;</a></span>GPIO_MODER_MODER0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER0_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 \ </p>

</div>
</div>
<a id="ga6f4d2b18e57e7b2f600e4f5d9b17bd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">&#9670;&nbsp;</a></span>GPIO_MODER_MODER10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER10_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 \ </p>

</div>
</div>
<a id="ga9dcae08e0f7afc002658a4ef4a764dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dcae08e0f7afc002658a4ef4a764dc4">&#9670;&nbsp;</a></span>GPIO_MODER_MODER10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER10_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 \ </p>

</div>
</div>
<a id="ga9af602f158627d6d61a2fcf7149a6178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af602f158627d6d61a2fcf7149a6178">&#9670;&nbsp;</a></span>GPIO_MODER_MODER10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER10_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00300000 </p>

</div>
</div>
<a id="gaf4082cd576f50cd2687e45557b70d458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4082cd576f50cd2687e45557b70d458">&#9670;&nbsp;</a></span>GPIO_MODER_MODER11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER11_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 \ </p>

</div>
</div>
<a id="ga1b2f611ae75f3441bad03866550f6263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b2f611ae75f3441bad03866550f6263">&#9670;&nbsp;</a></span>GPIO_MODER_MODER11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER11_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 \ </p>

</div>
</div>
<a id="ga82a8fa719e9f98d2a7b4fd00ad41927d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a8fa719e9f98d2a7b4fd00ad41927d">&#9670;&nbsp;</a></span>GPIO_MODER_MODER11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER11_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00C00000 </p>

</div>
</div>
<a id="gaa89cd8ed328ed0116cbf51810fcd8788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89cd8ed328ed0116cbf51810fcd8788">&#9670;&nbsp;</a></span>GPIO_MODER_MODER12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER12_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 \ </p>

</div>
</div>
<a id="ga74f91bdd676e477e4c19d30d3ea5c4c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74f91bdd676e477e4c19d30d3ea5c4c8">&#9670;&nbsp;</a></span>GPIO_MODER_MODER12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER12_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 \ </p>

</div>
</div>
<a id="gabd6d6390219a23c8420cc152901ca9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd6d6390219a23c8420cc152901ca9bd">&#9670;&nbsp;</a></span>GPIO_MODER_MODER12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER12_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x03000000 </p>

</div>
</div>
<a id="gabc01e2e6cf45e8ec27d3a66ff36c2cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">&#9670;&nbsp;</a></span>GPIO_MODER_MODER13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER13_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 \ </p>

</div>
</div>
<a id="ga71a30088f5475ae8774404ae7d41872e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71a30088f5475ae8774404ae7d41872e">&#9670;&nbsp;</a></span>GPIO_MODER_MODER13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER13_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 \ </p>

</div>
</div>
<a id="ga3ae7344fb7e360c013ae484a7b3ce06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ae7344fb7e360c013ae484a7b3ce06e">&#9670;&nbsp;</a></span>GPIO_MODER_MODER13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER13_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0C000000 </p>

</div>
</div>
<a id="gad295063c22bd981239bc1b26f2e7f9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad295063c22bd981239bc1b26f2e7f9c0">&#9670;&nbsp;</a></span>GPIO_MODER_MODER14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER14_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 \ </p>

</div>
</div>
<a id="ga0ff3a914796db9625d86996b6f6f5288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff3a914796db9625d86996b6f6f5288">&#9670;&nbsp;</a></span>GPIO_MODER_MODER14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER14_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20000000 \ </p>

</div>
</div>
<a id="ga1fd4d1526a36e0838bc8c9bab621aba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fd4d1526a36e0838bc8c9bab621aba0">&#9670;&nbsp;</a></span>GPIO_MODER_MODER14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER14_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x30000000 </p>

</div>
</div>
<a id="ga6c4b7f270eb99d851b84b9917fe49564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c4b7f270eb99d851b84b9917fe49564">&#9670;&nbsp;</a></span>GPIO_MODER_MODER15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER15_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 \ </p>

</div>
</div>
<a id="ga9297c041f5f74aec73e6f4dd89ad819c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9297c041f5f74aec73e6f4dd89ad819c">&#9670;&nbsp;</a></span>GPIO_MODER_MODER15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER15_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 \ </p>

</div>
</div>
<a id="ga97ba0885b9dda0bec8202305bf9cf0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ba0885b9dda0bec8202305bf9cf0ad">&#9670;&nbsp;</a></span>GPIO_MODER_MODER15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER15_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xC0000000 </p>

</div>
</div>
<a id="ga5d85123ad7c77e052b542f2df47a1371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d85123ad7c77e052b542f2df47a1371">&#9670;&nbsp;</a></span>GPIO_MODER_MODER1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER1_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gad9f16759689b9ac61d9c68842ac49746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f16759689b9ac61d9c68842ac49746">&#9670;&nbsp;</a></span>GPIO_MODER_MODER1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER1_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga3b96dc64bbedb58b5a6fdcc3c97eab1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">&#9670;&nbsp;</a></span>GPIO_MODER_MODER1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER1_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000C \ </p>

</div>
</div>
<a id="ga06e9f9713b7a822784cd2c0fa79dcff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e9f9713b7a822784cd2c0fa79dcff0">&#9670;&nbsp;</a></span>GPIO_MODER_MODER2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER2_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga97f7959265384b2621288c8340990665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f7959265384b2621288c8340990665">&#9670;&nbsp;</a></span>GPIO_MODER_MODER2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER2_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaf6c01a65d00f6b648984e34f71ce0b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c01a65d00f6b648984e34f71ce0b83">&#9670;&nbsp;</a></span>GPIO_MODER_MODER2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER2_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000030 \ </p>

</div>
</div>
<a id="ga4aeeac804c07e25aeff31bebf3a639f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aeeac804c07e25aeff31bebf3a639f6">&#9670;&nbsp;</a></span>GPIO_MODER_MODER3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER3_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gafc09e4958f306ddcb6107942504b45e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc09e4958f306ddcb6107942504b45e0">&#9670;&nbsp;</a></span>GPIO_MODER_MODER3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER3_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga053851b8f1df3d358a7b07fe8f720a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga053851b8f1df3d358a7b07fe8f720a25">&#9670;&nbsp;</a></span>GPIO_MODER_MODER3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER3_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000C0 \ </p>

</div>
</div>
<a id="ga67276f1aa615d1af388fef7232483795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67276f1aa615d1af388fef7232483795">&#9670;&nbsp;</a></span>GPIO_MODER_MODER4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER4_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga5203150980865199911d58af22f49567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5203150980865199911d58af22f49567">&#9670;&nbsp;</a></span>GPIO_MODER_MODER4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER4_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga0678135cc7fb1e00fe0de880d822fde5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0678135cc7fb1e00fe0de880d822fde5">&#9670;&nbsp;</a></span>GPIO_MODER_MODER4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER4_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 \ </p>

</div>
</div>
<a id="ga62665be9bddb711eedf99c85e37bb5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62665be9bddb711eedf99c85e37bb5ad">&#9670;&nbsp;</a></span>GPIO_MODER_MODER5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER5_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga5096355e22b25bd4e6324399d5764630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5096355e22b25bd4e6324399d5764630">&#9670;&nbsp;</a></span>GPIO_MODER_MODER5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER5_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga9f1827fce38f560f895e4486f1aacaac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f1827fce38f560f895e4486f1aacaac">&#9670;&nbsp;</a></span>GPIO_MODER_MODER5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER5_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000C00 \ </p>

</div>
</div>
<a id="gaf45f41af21a000ab66da5b99b998deb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf45f41af21a000ab66da5b99b998deb3">&#9670;&nbsp;</a></span>GPIO_MODER_MODER6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER6_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga41dfd1f39fe849fe3707ebf2ac0d8371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41dfd1f39fe849fe3707ebf2ac0d8371">&#9670;&nbsp;</a></span>GPIO_MODER_MODER6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER6_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">&#9670;&nbsp;</a></span>GPIO_MODER_MODER6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER6_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00003000 \ </p>

</div>
</div>
<a id="ga585ab6cb29e3763ab8c1e997c55f2b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga585ab6cb29e3763ab8c1e997c55f2b43">&#9670;&nbsp;</a></span>GPIO_MODER_MODER7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER7_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga2b5cca014fc55f64cdbbb42ea0515e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b5cca014fc55f64cdbbb42ea0515e05">&#9670;&nbsp;</a></span>GPIO_MODER_MODER7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER7_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gae685da5b1c5c085e69be64ecf0b65ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae685da5b1c5c085e69be64ecf0b65ec5">&#9670;&nbsp;</a></span>GPIO_MODER_MODER7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER7_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000C000 \ </p>

</div>
</div>
<a id="ga2cdb8e55aa223af568ae12d316a22f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cdb8e55aa223af568ae12d316a22f8d">&#9670;&nbsp;</a></span>GPIO_MODER_MODER8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER8_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga0729411ccd74a91cdd0f23adada25782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0729411ccd74a91cdd0f23adada25782">&#9670;&nbsp;</a></span>GPIO_MODER_MODER8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER8_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gaaddfeb2d4f139bd00fdcd2ce538f2087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaddfeb2d4f139bd00fdcd2ce538f2087">&#9670;&nbsp;</a></span>GPIO_MODER_MODER8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER8_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00030000 \ </p>

</div>
</div>
<a id="gaea7c7ec787b1ee1ae7e0b4da216eb418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea7c7ec787b1ee1ae7e0b4da216eb418">&#9670;&nbsp;</a></span>GPIO_MODER_MODER9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER9_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_MODER_MODER9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gaa5cd33689071b7af70ece64a371645df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5cd33689071b7af70ece64a371645df">&#9670;&nbsp;</a></span>GPIO_MODER_MODER9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER9_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_MODER_MODER9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gafdcb7c58d623c51ababeb5917430132b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdcb7c58d623c51ababeb5917430132b">&#9670;&nbsp;</a></span>GPIO_MODER_MODER9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODER_MODER9_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000C0000 \ </p>

</div>
</div>
<a id="ga70c333e59b15dbb1626188a593c69be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70c333e59b15dbb1626188a593c69be6">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR0_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaf33d0e8954f223763a717be4bfda61c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33d0e8954f223763a717be4bfda61c6">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR0_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga2d99cb61cdaa26f0afb480358f1b8abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d99cb61cdaa26f0afb480358f1b8abb">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR0_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 </p>

</div>
</div>
<a id="ga03b9d216080b225051fcad35a56e9efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b9d216080b225051fcad35a56e9efd">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR10_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga5abf2516db49bfdce84e57f06c3640f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5abf2516db49bfdce84e57f06c3640f3">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR10_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga07091f437a3cb824e9de124e17398c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07091f437a3cb824e9de124e17398c84">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR10_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00300000 </p>

</div>
</div>
<a id="gab458cbe032c9f97543b6a7e0e269c37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab458cbe032c9f97543b6a7e0e269c37e">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR11_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="gab6c523b82e98f3e8fa7fa815b8ac1acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c523b82e98f3e8fa7fa815b8ac1acb">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR11_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="gaf839b4b37b993fd87890d5fc1158a451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf839b4b37b993fd87890d5fc1158a451">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR11_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00C00000 </p>

</div>
</div>
<a id="ga16cd66090764f3078c98af46e027050c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16cd66090764f3078c98af46e027050c">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR12_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="gac37c734ffcbaf2ed7d59a915e807be16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac37c734ffcbaf2ed7d59a915e807be16">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR12_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="gae8193e997c7128b854ae5b89dc6923f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8193e997c7128b854ae5b89dc6923f2">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR12_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x03000000 </p>

</div>
</div>
<a id="gae2eaf8f9861c939db6c38409d7aadbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2eaf8f9861c939db6c38409d7aadbd6">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR13_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="ga0ae953b52cc0f8a54d5f528f3216c793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ae953b52cc0f8a54d5f528f3216c793">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR13_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="gad3e2deb29b8b72c7dcb2b9e72c804088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e2deb29b8b72c7dcb2b9e72c804088">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR13_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0C000000 </p>

</div>
</div>
<a id="gaa0aa874ce3e83515deb520ab242851f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0aa874ce3e83515deb520ab242851f6">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR14_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 </p>

</div>
</div>
<a id="ga6c348d5cabedac86f6d70aa00c3352ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c348d5cabedac86f6d70aa00c3352ea">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR14_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20000000 </p>

</div>
</div>
<a id="ga45e55ade8781c9282c5f003b88f64454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45e55ade8781c9282c5f003b88f64454">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR14_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x30000000 </p>

</div>
</div>
<a id="gaf9e0e73830208b2c068f11fcc56a302e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e0e73830208b2c068f11fcc56a302e">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR15_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 </p>

</div>
</div>
<a id="gaa8324dacb10556d4cef99309a72d5da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8324dacb10556d4cef99309a72d5da7">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR15_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="ga437b5a7e48ac3e63ea0574179c9cc447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437b5a7e48ac3e63ea0574179c9cc447">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR15_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xC0000000 </p>

</div>
</div>
<a id="ga1ce8d609fb04613ac3b1001036cb8b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce8d609fb04613ac3b1001036cb8b96">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR1_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gad590e4202b9ebb7b4dc6e09eae08b7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad590e4202b9ebb7b4dc6e09eae08b7e2">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR1_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gad0174516d0f29df04c11061a4524337e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0174516d0f29df04c11061a4524337e">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR1_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000C </p>

</div>
</div>
<a id="gac4545caca1ebf16671fda1af72c33421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4545caca1ebf16671fda1af72c33421">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR2_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga2bf60aafefadd8ca2d301b872da219e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf60aafefadd8ca2d301b872da219e4">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR2_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaffa659a5e4db1c2fe0a8731241373122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa659a5e4db1c2fe0a8731241373122">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR2_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000030 </p>

</div>
</div>
<a id="gadf58614d8866fd704ec9e4795ab182ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf58614d8866fd704ec9e4795ab182ba">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR3_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga1e5a11cb6c7a3566535e372ddc4f6f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5a11cb6c7a3566535e372ddc4f6f61">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR3_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gae78ad1b671251e4e4793ebd499bc25d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78ad1b671251e4e4793ebd499bc25d3">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR3_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000C0 </p>

</div>
</div>
<a id="ga67281f129f5a76484a16fa95f6885be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67281f129f5a76484a16fa95f6885be0">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR4_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gabf053fe6cdc9c1c20159ea5ef2f30ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf053fe6cdc9c1c20159ea5ef2f30ea5">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR4_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gae9e149664b22af6849ee53e8c7dd828c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9e149664b22af6849ee53e8c7dd828c">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR4_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="ga1ec7bbb4c5f40f3747875636a2605a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ec7bbb4c5f40f3747875636a2605a4b">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR5_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga3aedf6f63df6c7c658d0f6588f8cc4b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aedf6f63df6c7c658d0f6588f8cc4b0">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR5_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga5e2ddf9bf246451b057f73b356f3caea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e2ddf9bf246451b057f73b356f3caea">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR5_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000C00 </p>

</div>
</div>
<a id="gac8a1b076822f7b3d78523b19d802bdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a1b076822f7b3d78523b19d802bdfd">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR6_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga57d5c406c7cafa2f439a94a6c1d659ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57d5c406c7cafa2f439a94a6c1d659ac">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR6_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga26455d1b7e9b0dd798755a2005149c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26455d1b7e9b0dd798755a2005149c8d">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR6_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00003000 </p>

</div>
</div>
<a id="ga3fe25c683b88b197dd9228b2ffa26bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe25c683b88b197dd9228b2ffa26bcd">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR7_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga1355fc1ce2896093d1ef140ebc27f295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1355fc1ce2896093d1ef140ebc27f295">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR7_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaa321c7a3b240b327111fc9c0cef7e37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa321c7a3b240b327111fc9c0cef7e37b">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR7_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000C000 </p>

</div>
</div>
<a id="gaabd51c866c2dbb155cc0adbbcc0a80a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabd51c866c2dbb155cc0adbbcc0a80a2">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR8_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga86b2e87f85ef7c455009292155183f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86b2e87f85ef7c455009292155183f86">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR8_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga6692664776fd8a4d2222ffb890d04592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6692664776fd8a4d2222ffb890d04592">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR8_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00030000 </p>

</div>
</div>
<a id="gaa5a0a1a6e43e8ec4b287ca05b12e620c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a0a1a6e43e8ec4b287ca05b12e620c">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR9_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gaf792700ca60a66748e2f747dc3e486a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf792700ca60a66748e2f747dc3e486a7">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR9_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga13876cc5bde08c8380fd3ac73a103d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13876cc5bde08c8380fd3ac73a103d81">&#9670;&nbsp;</a></span>GPIO_OSPEEDR_OSPEEDR9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OSPEEDR_OSPEEDR9_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000C0000 </p>

</div>
</div>
<a id="ga90ce7d30e6ae0b2faca4a6861ecc4cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR0_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gafce37884b3fefd13f415d3d0e86cba54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafce37884b3fefd13f415d3d0e86cba54">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR0_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gafb01551efcb3ad1b1e755da93167eac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb01551efcb3ad1b1e755da93167eac5">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR0_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 \ </p>

</div>
</div>
<a id="ga67fd34cdbc389ee49f5a9bf1271d7dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67fd34cdbc389ee49f5a9bf1271d7dd9">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR10_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 \ </p>

</div>
</div>
<a id="ga08ac8e25da27d1b6c97647fd18b3a335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ac8e25da27d1b6c97647fd18b3a335">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR10_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 \ </p>

</div>
</div>
<a id="gad588e530ee6e5166fd35e9d43b295287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad588e530ee6e5166fd35e9d43b295287">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR10_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00300000 </p>

</div>
</div>
<a id="ga18b3ea6ccb52b072cb19d6677b610831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18b3ea6ccb52b072cb19d6677b610831">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR11_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 \ </p>

</div>
</div>
<a id="ga78a3508e309b9acfa99c3a4301dfb0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78a3508e309b9acfa99c3a4301dfb0d8">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR11_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 \ </p>

</div>
</div>
<a id="gac00eeaff07aa3953cc3a0628a899bcc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac00eeaff07aa3953cc3a0628a899bcc5">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR11_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00C00000 </p>

</div>
</div>
<a id="ga9a0cd6d85037a7ae0d19806a7dc428a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0cd6d85037a7ae0d19806a7dc428a0">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR12_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 \ </p>

</div>
</div>
<a id="ga460b8f9029d8703782110e118fd6ccdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga460b8f9029d8703782110e118fd6ccdb">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR12_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 \ </p>

</div>
</div>
<a id="gac62c65d49ff368d3af4d63d22d73b93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac62c65d49ff368d3af4d63d22d73b93b">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR12_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x03000000 </p>

</div>
</div>
<a id="gae29eccc9daf15c787ebfc26af3fb3194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae29eccc9daf15c787ebfc26af3fb3194">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR13_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 \ </p>

</div>
</div>
<a id="ga80eddbf0106ccf71413851269315125d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80eddbf0106ccf71413851269315125d">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR13_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 \ </p>

</div>
</div>
<a id="ga6594a39f94b19dc5c37ed4b8356c62a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6594a39f94b19dc5c37ed4b8356c62a6">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR13_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0C000000 </p>

</div>
</div>
<a id="gad8521ddc4fa71b57540b61ec7803e77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8521ddc4fa71b57540b61ec7803e77f">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR14_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 \ </p>

</div>
</div>
<a id="gac5bcc6307af9a6e5f578dfcb4fda49b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5bcc6307af9a6e5f578dfcb4fda49b3">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR14_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20000000 \ </p>

</div>
</div>
<a id="gab87e440c08acd4837c821d82ff02c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab87e440c08acd4837c821d82ff02c9b6">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR14_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x30000000 </p>

</div>
</div>
<a id="ga0b6f6a720852e3791433148aab8b722c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b6f6a720852e3791433148aab8b722c">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR15_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 \ </p>

</div>
</div>
<a id="ga0d827196cbbdebdf82554c8c04a1db6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d827196cbbdebdf82554c8c04a1db6f">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR15_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 \ </p>

</div>
</div>
<a id="ga69922e19cb85abfd0cad889a0d4c08e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69922e19cb85abfd0cad889a0d4c08e1">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR15_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xC0000000 </p>

</div>
</div>
<a id="gaf102b1b4f826fdc1febfeaf42a7d8a7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf102b1b4f826fdc1febfeaf42a7d8a7f">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR1_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga33e13010f729b9a9555c1af45ee42bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33e13010f729b9a9555c1af45ee42bf7">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR1_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gadbe88d4645ceb71ec8a26b329d021e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe88d4645ceb71ec8a26b329d021e41">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR1_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000C \ </p>

</div>
</div>
<a id="gae53f1f88362bc9d12367842b2c41ac5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae53f1f88362bc9d12367842b2c41ac5f">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR2_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gad00c76742cc343b8be0aef2b7a552b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad00c76742cc343b8be0aef2b7a552b21">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR2_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaae23b8431c20a5d525d5201b25c35783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae23b8431c20a5d525d5201b25c35783">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR2_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000030 \ </p>

</div>
</div>
<a id="ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR3_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga9bd409075d0271cfcf5f2a382f55af83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd409075d0271cfcf5f2a382f55af83">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR3_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga403a661b8ff6c3e96373107bd4d3f638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403a661b8ff6c3e96373107bd4d3f638">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR3_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000C0 \ </p>

</div>
</div>
<a id="gaaaa42ab206386a753e8d57b76761d787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaa42ab206386a753e8d57b76761d787">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR4_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gaa7c19b72c8d4ebff81d9e7a6bb292d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR4_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga81478ef271cd93f7d2a9bb9b6f676502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81478ef271cd93f7d2a9bb9b6f676502">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR4_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 \ </p>

</div>
</div>
<a id="ga407f836cfe9440c0a9346bae50593324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407f836cfe9440c0a9346bae50593324">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR5_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga6e969eee59eb13d03cecb10296f3cba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e969eee59eb13d03cecb10296f3cba3">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR5_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga0944d79af9a53030939a732c03bff434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0944d79af9a53030939a732c03bff434">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR5_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000C00 \ </p>

</div>
</div>
<a id="gaa74c5941b0d588bfd8334c97dd16871e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa74c5941b0d588bfd8334c97dd16871e">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR6_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga84fe57689233ae16b9b38b3db0f8b31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84fe57689233ae16b9b38b3db0f8b31b">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR6_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gaff349c9d9641fd4ff6c96a4ed39c377d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff349c9d9641fd4ff6c96a4ed39c377d">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR6_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00003000 \ </p>

</div>
</div>
<a id="ga7b75312f187bed2ef764a0f244b8cd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b75312f187bed2ef764a0f244b8cd1b">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR7_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga284ea60cb769d74a000af43ddebfdbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284ea60cb769d74a000af43ddebfdbeb">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR7_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gadf5ab27eceaadf3e3fe5c234f9ab07f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf5ab27eceaadf3e3fe5c234f9ab07f0">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR7_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000C000 \ </p>

</div>
</div>
<a id="ga76b3b97a4a27a8bb2e942c0f95f7af31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76b3b97a4a27a8bb2e942c0f95f7af31">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR8_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gab9963e91e82f1059ec170793cbf32986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9963e91e82f1059ec170793cbf32986">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR8_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gabb779534ca337c5ffcd104edb9498c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb779534ca337c5ffcd104edb9498c59">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR8_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00030000 \ </p>

</div>
</div>
<a id="ga45a4501a9b4ff20e5404a97031e02537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a4501a9b4ff20e5404a97031e02537">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR9_0&#160;&#160;&#160;(0x1U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gaef8b9bad1bc1bb219f6b51bb12c48e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef8b9bad1bc1bb219f6b51bb12c48e67">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR9_1&#160;&#160;&#160;(0x2U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga028e07660ed6d05c4c6e3d9ca4b53c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028e07660ed6d05c4c6e3d9ca4b53c19">&#9670;&nbsp;</a></span>GPIO_PUPDR_PUPDR9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PUPDR_PUPDR9_Msk&#160;&#160;&#160;(0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000C0000 \ </p>

</div>
</div>
<a id="ga275e85befdb3d7ea7b5eb402cec574ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275e85befdb3d7ea7b5eb402cec574ec">&#9670;&nbsp;</a></span>I2C_CR1_ADDRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ADDRIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">I2C_CR1_ADDRIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address match interrupt enable \ </p>

</div>
</div>
<a id="ga2d2a3ad8001084b45c7726712ac4c04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d2a3ad8001084b45c7726712ac4c04f">&#9670;&nbsp;</a></span>I2C_CR1_ADDRIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ADDRIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ADDRIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga2062e827a9d1d14c8c1b58ad6dbbf762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2062e827a9d1d14c8c1b58ad6dbbf762">&#9670;&nbsp;</a></span>I2C_CR1_ALERTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERTEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">I2C_CR1_ALERTEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus alert enable </p>

</div>
</div>
<a id="gab1eef9b3f7abfe45a6bce7c952710b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1eef9b3f7abfe45a6bce7c952710b99">&#9670;&nbsp;</a></span>I2C_CR1_ALERTEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERTEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ALERTEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga4b33b8e33fa18fd49d6d1d8a69777289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b33b8e33fa18fd49d6d1d8a69777289">&#9670;&nbsp;</a></span>I2C_CR1_ANFOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ANFOFF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">I2C_CR1_ANFOFF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog noise filter OFF </p>

</div>
</div>
<a id="ga3920a53ac328fa582e56a3a77dda7ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3920a53ac328fa582e56a3a77dda7ba9">&#9670;&nbsp;</a></span>I2C_CR1_ANFOFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ANFOFF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ANFOFF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gae2ee714428013b4a48aba608f6922bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ee714428013b4a48aba608f6922bd6">&#9670;&nbsp;</a></span>I2C_CR1_DNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_DNF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">I2C_CR1_DNF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Digital noise filter </p>

</div>
</div>
<a id="gae9ad5fe07f4d728e9cdaec0a1fa83933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9ad5fe07f4d728e9cdaec0a1fa83933">&#9670;&nbsp;</a></span>I2C_CR1_DNF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_DNF_Msk&#160;&#160;&#160;(0xFU &lt;&lt; I2C_CR1_DNF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga75e971012a02f9dad47a1629c6f5d956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e971012a02f9dad47a1629c6f5d956">&#9670;&nbsp;</a></span>I2C_CR1_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ERRIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">I2C_CR1_ERRIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Errors interrupt enable </p>

</div>
</div>
<a id="ga5277a34e4795e0fd26a6f4dbbc82fd41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5277a34e4795e0fd26a6f4dbbc82fd41">&#9670;&nbsp;</a></span>I2C_CR1_ERRIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ERRIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_ERRIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gac28d4f433e501e727c91097dccc4616c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac28d4f433e501e727c91097dccc4616c">&#9670;&nbsp;</a></span>I2C_CR1_GCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_GCEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">I2C_CR1_GCEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General call enable </p>

</div>
</div>
<a id="ga722b2ce13c7159d6786a7bd62dc80162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722b2ce13c7159d6786a7bd62dc80162">&#9670;&nbsp;</a></span>I2C_CR1_GCEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_GCEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_GCEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gae3f71f7a55e13a467b2a5ed639e0fe18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3f71f7a55e13a467b2a5ed639e0fe18">&#9670;&nbsp;</a></span>I2C_CR1_NACKIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NACKIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">I2C_CR1_NACKIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NACK received interrupt enable \ </p>

</div>
</div>
<a id="ga7c87dc49b7dcec3e54113291c39591f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c87dc49b7dcec3e54113291c39591f4">&#9670;&nbsp;</a></span>I2C_CR1_NACKIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NACKIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_NACKIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga197aaca79f64e832af3a0a0864c2a08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197aaca79f64e832af3a0a0864c2a08c">&#9670;&nbsp;</a></span>I2C_CR1_NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock stretching disable \ </p>

</div>
</div>
<a id="ga1e4eb2525f0444cc6320f96cc6c01804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4eb2525f0444cc6320f96cc6c01804">&#9670;&nbsp;</a></span>I2C_CR1_NOSTRETCH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 \ </p>

</div>
</div>
<a id="ga953b0d38414808db79da116842ed3262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953b0d38414808db79da116842ed3262">&#9670;&nbsp;</a></span>I2C_CR1_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral enable </p>

</div>
</div>
<a id="ga641d1563a97f92a4c5e20dcdd0756986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641d1563a97f92a4c5e20dcdd0756986">&#9670;&nbsp;</a></span>I2C_CR1_PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_PE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga393649f17391feae45fa0db955b3fdf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393649f17391feae45fa0db955b3fdf5">&#9670;&nbsp;</a></span>I2C_CR1_PECEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PECEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">I2C_CR1_PECEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC enable </p>

</div>
</div>
<a id="gaecc632e3f7c22f90dcea5882d164c6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc632e3f7c22f90dcea5882d164c6e4">&#9670;&nbsp;</a></span>I2C_CR1_PECEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PECEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_PECEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga85a60efaeebfb879bec280f46beb30ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85a60efaeebfb879bec280f46beb30ea">&#9670;&nbsp;</a></span>I2C_CR1_RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_RXDMAEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">I2C_CR1_RXDMAEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA reception requests enable </p>

</div>
</div>
<a id="ga51c8825e168710277ef0edfc6714e6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c8825e168710277ef0edfc6714e6d4">&#9670;&nbsp;</a></span>I2C_CR1_RXDMAEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_RXDMAEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_RXDMAEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaf1fc89bf142bfc08ee78763e6e27cd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1fc89bf142bfc08ee78763e6e27cd80">&#9670;&nbsp;</a></span>I2C_CR1_RXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_RXIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">I2C_CR1_RXIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX interrupt enable </p>

</div>
</div>
<a id="ga29839b4ea437d36c7d928c676c6d8c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29839b4ea437d36c7d928c676c6d8c32">&#9670;&nbsp;</a></span>I2C_CR1_RXIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_RXIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_RXIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga973b09b232a3f758409353fd6ed765a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga973b09b232a3f758409353fd6ed765a2">&#9670;&nbsp;</a></span>I2C_CR1_SBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SBC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">I2C_CR1_SBC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave byte control </p>

</div>
</div>
<a id="ga723f40fbd78cf1a30f21a5fe6ec09ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723f40fbd78cf1a30f21a5fe6ec09ec8">&#9670;&nbsp;</a></span>I2C_CR1_SBC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SBC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SBC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga656e66b079528ed6d5c282010e51a263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656e66b079528ed6d5c282010e51a263">&#9670;&nbsp;</a></span>I2C_CR1_SMBDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBDEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">I2C_CR1_SMBDEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus device default address enable </p>

</div>
</div>
<a id="ga2231d597fb92b16cfe08f4b3d3b4abbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2231d597fb92b16cfe08f4b3d3b4abbb">&#9670;&nbsp;</a></span>I2C_CR1_SMBDEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBDEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SMBDEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="gaca44767df3368d7f0a9a17c20c55d27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca44767df3368d7f0a9a17c20c55d27b">&#9670;&nbsp;</a></span>I2C_CR1_SMBHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBHEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">I2C_CR1_SMBHEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus host address enable </p>

</div>
</div>
<a id="gafdfb79fbb8e0020837f662dda4b4af9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfb79fbb8e0020837f662dda4b4af9c">&#9670;&nbsp;</a></span>I2C_CR1_SMBHEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBHEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SMBHEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga1f1576cb1a2cd847f55fe2a0820bb166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1576cb1a2cd847f55fe2a0820bb166">&#9670;&nbsp;</a></span>I2C_CR1_STOPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOPIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">I2C_CR1_STOPIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP detection interrupt enable </p>

</div>
</div>
<a id="gae20f8d61a4a63bce76bc4519d6550cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae20f8d61a4a63bce76bc4519d6550cb3">&#9670;&nbsp;</a></span>I2C_CR1_STOPIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOPIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_STOPIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga8dc661ef13da02e5bcb943f2003d576d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc661ef13da02e5bcb943f2003d576d">&#9670;&nbsp;</a></span>I2C_CR1_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software reset </p>

</div>
</div>
<a id="ga87f58f075ab791157d5a7f73d61ea4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f58f075ab791157d5a7f73d61ea4a0">&#9670;&nbsp;</a></span>I2C_CR1_SWRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_SWRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga6b37e64bdf6399ef12c3df77bcb1634f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b37e64bdf6399ef12c3df77bcb1634f">&#9670;&nbsp;</a></span>I2C_CR1_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_TCIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">I2C_CR1_TCIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable \ </p>

</div>
</div>
<a id="gafcf6fa01b4238634c18595d6dbf6177b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcf6fa01b4238634c18595d6dbf6177b">&#9670;&nbsp;</a></span>I2C_CR1_TCIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_TCIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_TCIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga1da363db8ccde4108cf707cf86170650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da363db8ccde4108cf707cf86170650">&#9670;&nbsp;</a></span>I2C_CR1_TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_TXDMAEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">I2C_CR1_TXDMAEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transmission requests enable </p>

</div>
</div>
<a id="ga0a5685668ebdd7ef4999ce1bf57f71ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a5685668ebdd7ef4999ce1bf57f71ef">&#9670;&nbsp;</a></span>I2C_CR1_TXDMAEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_TXDMAEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_TXDMAEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga8bd36da8f72bc91040e63af07dd6b5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd36da8f72bc91040e63af07dd6b5a4">&#9670;&nbsp;</a></span>I2C_CR1_TXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_TXIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">I2C_CR1_TXIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX interrupt enable </p>

</div>
</div>
<a id="gacd4f19017be50f03d539b01840544e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4f19017be50f03d539b01840544e74">&#9670;&nbsp;</a></span>I2C_CR1_TXIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_TXIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR1_TXIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga5454de5709c0e68a0068f9f5d39e5674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5454de5709c0e68a0068f9f5d39e5674">&#9670;&nbsp;</a></span>I2C_CR2_ADD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ADD10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">I2C_CR2_ADD10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10-bit addressing mode (master mode) </p>

</div>
</div>
<a id="ga91a2dc032b0850b2f5d874d39101af57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a2dc032b0850b2f5d874d39101af57">&#9670;&nbsp;</a></span>I2C_CR2_ADD10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ADD10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_ADD10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gabcf789c74e217ec8967bcabc156a6c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf789c74e217ec8967bcabc156a6c54">&#9670;&nbsp;</a></span>I2C_CR2_AUTOEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_AUTOEND&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">I2C_CR2_AUTOEND_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic end mode (master mode) </p>

</div>
</div>
<a id="ga79097be4d77200f9e41e345a03e88c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79097be4d77200f9e41e345a03e88c57">&#9670;&nbsp;</a></span>I2C_CR2_AUTOEND_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_AUTOEND_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_AUTOEND_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="ga2de0f12e6fb297c2c29bee5504e54377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de0f12e6fb297c2c29bee5504e54377">&#9670;&nbsp;</a></span>I2C_CR2_HEAD10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_HEAD10R&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">I2C_CR2_HEAD10R_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10-bit address header only read direction (master \ mode) </p>

</div>
</div>
<a id="ga804de50ff64b0bcc02f40424acfbc7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga804de50ff64b0bcc02f40424acfbc7db">&#9670;&nbsp;</a></span>I2C_CR2_HEAD10R_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_HEAD10R_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_HEAD10R_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga8bcbbaf564cb68e3afed79c3cd34aa1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bcbbaf564cb68e3afed79c3cd34aa1f">&#9670;&nbsp;</a></span>I2C_CR2_NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_NACK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">I2C_CR2_NACK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NACK generation (slave mode) </p>

</div>
</div>
<a id="gace1c42b5631b8c6f79d7c8ae849867f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace1c42b5631b8c6f79d7c8ae849867f1">&#9670;&nbsp;</a></span>I2C_CR2_NACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_NACK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_NACK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga23a58895a897ccc34a8cbbe36b412b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a58895a897ccc34a8cbbe36b412b69">&#9670;&nbsp;</a></span>I2C_CR2_NBYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_NBYTES&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">I2C_CR2_NBYTES_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of bytes </p>

</div>
</div>
<a id="ga0444674df6d55acb07278798e4eafafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0444674df6d55acb07278798e4eafafc">&#9670;&nbsp;</a></span>I2C_CR2_NBYTES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_NBYTES_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_CR2_NBYTES_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00FF0000 </p>

</div>
</div>
<a id="ga6989be2db6f3df41bf5cdb856b1a64c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6989be2db6f3df41bf5cdb856b1a64c7">&#9670;&nbsp;</a></span>I2C_CR2_PECBYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_PECBYTE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">I2C_CR2_PECBYTE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet error checking byte </p>

</div>
</div>
<a id="ga67940fdd66f6396cf117e6e907835fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67940fdd66f6396cf117e6e907835fb3">&#9670;&nbsp;</a></span>I2C_CR2_PECBYTE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_PECBYTE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_PECBYTE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="ga268ec714bbe4a75ea098c0e230a87697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga268ec714bbe4a75ea098c0e230a87697">&#9670;&nbsp;</a></span>I2C_CR2_RD_WRN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_RD_WRN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">I2C_CR2_RD_WRN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer direction (master mode) </p>

</div>
</div>
<a id="ga888e78b43e53510c2fc404f752a64a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga888e78b43e53510c2fc404f752a64a61">&#9670;&nbsp;</a></span>I2C_CR2_RD_WRN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_RD_WRN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_RD_WRN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga21a796045451013c964ef8b12ca6c9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a796045451013c964ef8b12ca6c9bb">&#9670;&nbsp;</a></span>I2C_CR2_RELOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_RELOAD&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">I2C_CR2_RELOAD_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NBYTES reload mode </p>

</div>
</div>
<a id="ga6d5a2344e989bacd2dad6f54ff85d3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d5a2344e989bacd2dad6f54ff85d3b2">&#9670;&nbsp;</a></span>I2C_CR2_RELOAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_RELOAD_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_RELOAD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="ga1a0478d3d85fc6aba608390ee2ea2d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a0478d3d85fc6aba608390ee2ea2d1c">&#9670;&nbsp;</a></span>I2C_CR2_SADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_SADD&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">I2C_CR2_SADD_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave address (master mode) </p>

</div>
</div>
<a id="gac570a7f74b23dcac9760701dd2c6c186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac570a7f74b23dcac9760701dd2c6c186">&#9670;&nbsp;</a></span>I2C_CR2_SADD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_SADD_Msk&#160;&#160;&#160;(0x3FFU &lt;&lt; I2C_CR2_SADD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000003FF </p>

</div>
</div>
<a id="ga5ac78b87a12a9eaf564f5a3f99928478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac78b87a12a9eaf564f5a3f99928478">&#9670;&nbsp;</a></span>I2C_CR2_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_START&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">I2C_CR2_START_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>START generation </p>

</div>
</div>
<a id="ga2bb5a879e6d2e8db18a279790a9fbeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb5a879e6d2e8db18a279790a9fbeb3">&#9670;&nbsp;</a></span>I2C_CR2_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_START_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_START_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga37007be453dd8a637be2d793d3b5f2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37007be453dd8a637be2d793d3b5f2a2">&#9670;&nbsp;</a></span>I2C_CR2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">I2C_CR2_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP generation (master mode) </p>

</div>
</div>
<a id="gaeae72d8a7ce76085731146d329fe42be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae72d8a7ce76085731146d329fe42be">&#9670;&nbsp;</a></span>I2C_CR2_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_STOP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_CR2_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gac46e27edee02106eec30ede46a143e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac46e27edee02106eec30ede46a143e92">&#9670;&nbsp;</a></span>I2C_ICR_ADDRCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_ADDRCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">I2C_ICR_ADDRCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address matched clear flag </p>

</div>
</div>
<a id="ga2228bb1e8125c1d6736b2f38869fa70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2228bb1e8125c1d6736b2f38869fa70c">&#9670;&nbsp;</a></span>I2C_ICR_ADDRCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_ADDRCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_ADDRCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaed440bb0bdb9b1134d7a21ebdf7d3ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">&#9670;&nbsp;</a></span>I2C_ICR_ALERTCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_ALERTCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">I2C_ICR_ALERTCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alert clear flag </p>

</div>
</div>
<a id="ga06ba190037b7c242e6926aa8e83089b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06ba190037b7c242e6926aa8e83089b3">&#9670;&nbsp;</a></span>I2C_ICR_ALERTCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_ALERTCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_ALERTCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga1bc8765152bfd75d343a06e3b696805d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc8765152bfd75d343a06e3b696805d">&#9670;&nbsp;</a></span>I2C_ICR_ARLOCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_ARLOCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">I2C_ICR_ARLOCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration lost clear flag </p>

</div>
</div>
<a id="gacea0d3266ec25c49575c9c7d9fd73a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea0d3266ec25c49575c9c7d9fd73a89">&#9670;&nbsp;</a></span>I2C_ICR_ARLOCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_ARLOCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_ARLOCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga9a64f0841ce0f5d234a72b968705c416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a64f0841ce0f5d234a72b968705c416">&#9670;&nbsp;</a></span>I2C_ICR_BERRCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_BERRCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">I2C_ICR_BERRCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus error clear flag </p>

</div>
</div>
<a id="ga7f5dac5bc1f009630f97d82ad1c560be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f5dac5bc1f009630f97d82ad1c560be">&#9670;&nbsp;</a></span>I2C_ICR_BERRCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_BERRCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_BERRCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gab68515e7c5c0796da616c92943a17472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68515e7c5c0796da616c92943a17472">&#9670;&nbsp;</a></span>I2C_ICR_NACKCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_NACKCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">I2C_ICR_NACKCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NACK clear flag </p>

</div>
</div>
<a id="ga18c315466a15d1b66f3441a3ea9fe495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18c315466a15d1b66f3441a3ea9fe495">&#9670;&nbsp;</a></span>I2C_ICR_NACKCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_NACKCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_NACKCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga5d46a31811a8b9489ca63f1c8e4c1021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d46a31811a8b9489ca63f1c8e4c1021">&#9670;&nbsp;</a></span>I2C_ICR_OVRCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_OVRCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">I2C_ICR_OVRCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun/Underrun clear flag </p>

</div>
</div>
<a id="ga490809ffa8771896ad7d0c9e21adcafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490809ffa8771896ad7d0c9e21adcafc">&#9670;&nbsp;</a></span>I2C_ICR_OVRCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_OVRCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_OVRCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga7b8f2f138f5a1dea3c54801a2750ef9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b8f2f138f5a1dea3c54801a2750ef9d">&#9670;&nbsp;</a></span>I2C_ICR_PECCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_PECCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">I2C_ICR_PECCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PAC error clear flag </p>

</div>
</div>
<a id="ga4c24f10cbf7d0019917000a7b0d5f734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c24f10cbf7d0019917000a7b0d5f734">&#9670;&nbsp;</a></span>I2C_ICR_PECCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_PECCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_PECCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gabe59e51ed40569ab397e2cf9da3a347f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe59e51ed40569ab397e2cf9da3a347f">&#9670;&nbsp;</a></span>I2C_ICR_STOPCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_STOPCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">I2C_ICR_STOPCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP detection clear flag </p>

</div>
</div>
<a id="ga5c4b6846e49f463291cfcf9ac155cd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c4b6846e49f463291cfcf9ac155cd38">&#9670;&nbsp;</a></span>I2C_ICR_STOPCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_STOPCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_STOPCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga9a76993c176007a7353a33b53e7d3136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a76993c176007a7353a33b53e7d3136">&#9670;&nbsp;</a></span>I2C_ICR_TIMOUTCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_TIMOUTCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">I2C_ICR_TIMOUTCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout clear flag </p>

</div>
</div>
<a id="ga66e5f2779e858742cc33f1207db53b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e5f2779e858742cc33f1207db53b69">&#9670;&nbsp;</a></span>I2C_ICR_TIMOUTCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ICR_TIMOUTCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ICR_TIMOUTCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga9050a7e2c1d8777251352f51197e4c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9050a7e2c1d8777251352f51197e4c80">&#9670;&nbsp;</a></span>I2C_ISR_ADDCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ADDCODE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">I2C_ISR_ADDCODE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address match code (slave mode) </p>

</div>
</div>
<a id="ga25d5d5222eadb800dee912f148218ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25d5d5222eadb800dee912f148218ec4">&#9670;&nbsp;</a></span>I2C_ISR_ADDCODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ADDCODE_Msk&#160;&#160;&#160;(0x7FU &lt;&lt; I2C_ISR_ADDCODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00FE0000 </p>

</div>
</div>
<a id="ga0c1a844fb3e55ca9db318d0bc2db4a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c1a844fb3e55ca9db318d0bc2db4a07">&#9670;&nbsp;</a></span>I2C_ISR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ADDR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">I2C_ISR_ADDR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address matched (slave mode) </p>

</div>
</div>
<a id="ga639aa794461805d956aecf4b0c27cb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga639aa794461805d956aecf4b0c27cb6e">&#9670;&nbsp;</a></span>I2C_ISR_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ADDR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_ADDR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga4c6c779bca999450c595fc797a1fdeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c6c779bca999450c595fc797a1fdeec">&#9670;&nbsp;</a></span>I2C_ISR_ALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ALERT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">I2C_ISR_ALERT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus alert </p>

</div>
</div>
<a id="ga8c82b2d49a3def61e4d803e7f843c983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c82b2d49a3def61e4d803e7f843c983">&#9670;&nbsp;</a></span>I2C_ISR_ALERT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ALERT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_ALERT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga54ae33fec99aa351621ba6b483fbead3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ae33fec99aa351621ba6b483fbead3">&#9670;&nbsp;</a></span>I2C_ISR_ARLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ARLO&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">I2C_ISR_ARLO_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration lost </p>

</div>
</div>
<a id="ga23cc08e323b46817fb4a7a0ef69df228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23cc08e323b46817fb4a7a0ef69df228">&#9670;&nbsp;</a></span>I2C_ISR_ARLO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_ARLO_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_ARLO_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga0dd0d8fdc41303a1c31fc7466301be07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dd0d8fdc41303a1c31fc7466301be07">&#9670;&nbsp;</a></span>I2C_ISR_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_BERR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">I2C_ISR_BERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus error </p>

</div>
</div>
<a id="gaf830061f7f1df62bfbc9fb335a12e431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf830061f7f1df62bfbc9fb335a12e431">&#9670;&nbsp;</a></span>I2C_ISR_BERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_BERR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_BERR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga12ba21dc10ca08a2063a1c4672ffb886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ba21dc10ca08a2063a1c4672ffb886">&#9670;&nbsp;</a></span>I2C_ISR_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_BUSY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">I2C_ISR_BUSY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus busy </p>

</div>
</div>
<a id="gae605cd91e7fd4031ad5d278a25640faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae605cd91e7fd4031ad5d278a25640faf">&#9670;&nbsp;</a></span>I2C_ISR_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_BUSY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_BUSY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaa4890d7deb94106f946b28a7309e22aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4890d7deb94106f946b28a7309e22aa">&#9670;&nbsp;</a></span>I2C_ISR_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_DIR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">I2C_ISR_DIR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer direction (slave mode) </p>

</div>
</div>
<a id="gaab8c49318377d92649db2e6ad7533f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab8c49318377d92649db2e6ad7533f3f">&#9670;&nbsp;</a></span>I2C_ISR_DIR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_DIR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_DIR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gad2fb99c13292fc510cfe85bf45ac6b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fb99c13292fc510cfe85bf45ac6b77">&#9670;&nbsp;</a></span>I2C_ISR_NACKF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_NACKF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">I2C_ISR_NACKF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NACK received flag </p>

</div>
</div>
<a id="gaffc140d2c72cc4fb51213b7978a92ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffc140d2c72cc4fb51213b7978a92ac3">&#9670;&nbsp;</a></span>I2C_ISR_NACKF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_NACKF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_NACKF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gaf5976110d93d2f36f50c4c6467510914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5976110d93d2f36f50c4c6467510914">&#9670;&nbsp;</a></span>I2C_ISR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_OVR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">I2C_ISR_OVR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun/Underrun </p>

</div>
</div>
<a id="ga3474223f53eb71f3972d4b31f2d09c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3474223f53eb71f3972d4b31f2d09c30">&#9670;&nbsp;</a></span>I2C_ISR_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_OVR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_OVR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga8b1d42968194fb42f9cc9bb2c2806281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b1d42968194fb42f9cc9bb2c2806281">&#9670;&nbsp;</a></span>I2C_ISR_PECERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_PECERR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">I2C_ISR_PECERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC error in reception </p>

</div>
</div>
<a id="ga100908b460fd51993e0f32508956f8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100908b460fd51993e0f32508956f8ab">&#9670;&nbsp;</a></span>I2C_ISR_PECERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_PECERR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_PECERR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga0afd4e99e26dcec57a0f3be4dae2c022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0afd4e99e26dcec57a0f3be4dae2c022">&#9670;&nbsp;</a></span>I2C_ISR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_RXNE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">I2C_ISR_RXNE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive data register not empty </p>

</div>
</div>
<a id="ga2a7580ea50d005aad1d3e45885c95b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7580ea50d005aad1d3e45885c95b63">&#9670;&nbsp;</a></span>I2C_ISR_RXNE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_RXNE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_RXNE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga24dee623aba3059485449f8ce7d061b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24dee623aba3059485449f8ce7d061b7">&#9670;&nbsp;</a></span>I2C_ISR_STOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_STOPF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">I2C_ISR_STOPF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP detection flag </p>

</div>
</div>
<a id="gae056a2c873f7a37de5cf3cf5b3511008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae056a2c873f7a37de5cf3cf5b3511008">&#9670;&nbsp;</a></span>I2C_ISR_STOPF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_STOPF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_STOPF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gac47bed557caa744aa763e1a8d0eba04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac47bed557caa744aa763e1a8d0eba04d">&#9670;&nbsp;</a></span>I2C_ISR_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">I2C_ISR_TC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete (master mode) </p>

</div>
</div>
<a id="gac33477482cff1fa98dad6c661defabfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33477482cff1fa98dad6c661defabfb">&#9670;&nbsp;</a></span>I2C_ISR_TC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga76008be670a9a4829aaf3753c79b3bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76008be670a9a4829aaf3753c79b3bbd">&#9670;&nbsp;</a></span>I2C_ISR_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TCR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">I2C_ISR_TCR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete reload </p>

</div>
</div>
<a id="gaab60e5624b0054143bb7a5ee15b2af74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab60e5624b0054143bb7a5ee15b2af74">&#9670;&nbsp;</a></span>I2C_ISR_TCR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TCR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TCR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga63fc8ce165c42d0d719c45e58a82f574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63fc8ce165c42d0d719c45e58a82f574">&#9670;&nbsp;</a></span>I2C_ISR_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TIMEOUT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">I2C_ISR_TIMEOUT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout or Tlow detection flag </p>

</div>
</div>
<a id="ga39f50e2e0e37bc9b0f66dae74af8d156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39f50e2e0e37bc9b0f66dae74af8d156">&#9670;&nbsp;</a></span>I2C_ISR_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TIMEOUT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TIMEOUT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga1dfec198395c0f88454a86bacff60351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfec198395c0f88454a86bacff60351">&#9670;&nbsp;</a></span>I2C_ISR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TXE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">I2C_ISR_TXE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit data register empty </p>

</div>
</div>
<a id="ga200f703a0cb3222638e0fb26e2231437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga200f703a0cb3222638e0fb26e2231437">&#9670;&nbsp;</a></span>I2C_ISR_TXE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TXE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TXE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaa848ab3d120a27401203329941c9dcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa848ab3d120a27401203329941c9dcb5">&#9670;&nbsp;</a></span>I2C_ISR_TXIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TXIS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">I2C_ISR_TXIS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit interrupt status </p>

</div>
</div>
<a id="ga1b22ba845eabc2297b102913c3d3464b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b22ba845eabc2297b102913c3d3464b">&#9670;&nbsp;</a></span>I2C_ISR_TXIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_ISR_TXIS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_ISR_TXIS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gabb954a9a0e3e3898574643b6d725a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb954a9a0e3e3898574643b6d725a70f">&#9670;&nbsp;</a></span>I2C_OAR1_OA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_OA1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">I2C_OAR1_OA1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface own address 1 </p>

</div>
</div>
<a id="ga433069f5a49655c045eb78c962907731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga433069f5a49655c045eb78c962907731">&#9670;&nbsp;</a></span>I2C_OAR1_OA1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_OA1_Msk&#160;&#160;&#160;(0x3FFU &lt;&lt; I2C_OAR1_OA1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000003FF </p>

</div>
</div>
<a id="gab3bb2ec380e9f35b474eaf148cefc552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3bb2ec380e9f35b474eaf148cefc552">&#9670;&nbsp;</a></span>I2C_OAR1_OA1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_OA1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">I2C_OAR1_OA1EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Own address 1 enable </p>

</div>
</div>
<a id="ga32070b13a17e891ffc59632be181b1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32070b13a17e891ffc59632be181b1a2">&#9670;&nbsp;</a></span>I2C_OAR1_OA1EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_OA1EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_OA1EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga5edd56eaa7593073d586caef6f90ef09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5edd56eaa7593073d586caef6f90ef09">&#9670;&nbsp;</a></span>I2C_OAR1_OA1MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_OA1MODE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">I2C_OAR1_OA1MODE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Own address 1 10-bit mode \ </p>

</div>
</div>
<a id="ga0ad6aca1744a212f78d75a300be6eb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ad6aca1744a212f78d75a300be6eb90">&#9670;&nbsp;</a></span>I2C_OAR1_OA1MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_OA1MODE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR1_OA1MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga4627c5a89a3cbe9546321418f8cb9da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4627c5a89a3cbe9546321418f8cb9da2">&#9670;&nbsp;</a></span>I2C_OAR2_OA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">I2C_OAR2_OA2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface own address 2 </p>

</div>
</div>
<a id="gadad9a246092670c1ae96bbefc963f01d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadad9a246092670c1ae96bbefc963f01d">&#9670;&nbsp;</a></span>I2C_OAR2_OA2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2_Msk&#160;&#160;&#160;(0x7FU &lt;&lt; I2C_OAR2_OA2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FE </p>

</div>
</div>
<a id="gaa6ec62ffdf8a682e5e0983add8fdfa26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6ec62ffdf8a682e5e0983add8fdfa26">&#9670;&nbsp;</a></span>I2C_OAR2_OA2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">I2C_OAR2_OA2EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Own address 2 enable </p>

</div>
</div>
<a id="gaae7ff1c8d990bc5d77a0c17f02a9bbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">&#9670;&nbsp;</a></span>I2C_OAR2_OA2EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga2e2c7eaa20dab6b866f91b87ddd7f900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2c7eaa20dab6b866f91b87ddd7f900">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK01&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">I2C_OAR2_OA2MASK01_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA2[1] is masked, Only OA2[7:2] are compared \ </p>

</div>
</div>
<a id="ga1c20c37e5ff6658a6067545b343b72c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c20c37e5ff6658a6067545b343b72c7">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK01_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK01_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2MASK01_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga748987767694ba4841a91d4c20384b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga748987767694ba4841a91d4c20384b4c">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK02&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">I2C_OAR2_OA2MASK02_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA2[2:1] is masked, Only OA2[7:3] are compared \ </p>

</div>
</div>
<a id="ga5e81da3ec7ddc68acc12e20f2fa1da02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e81da3ec7ddc68acc12e20f2fa1da02">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK02_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK02_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2MASK02_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gad175519e75a05674e5b8c7f8ef939473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad175519e75a05674e5b8c7f8ef939473">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK03&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">I2C_OAR2_OA2MASK03_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA2[3:1] is masked, Only OA2[7:4] are compared \ </p>

</div>
</div>
<a id="ga8889c8b265557307da276456ed6a4c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8889c8b265557307da276456ed6a4c0a">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK03_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK03_Msk&#160;&#160;&#160;(0x3U &lt;&lt; I2C_OAR2_OA2MASK03_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="ga8b947d86f78489dacc5d04d3cfe0cbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b947d86f78489dacc5d04d3cfe0cbbc">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK04&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">I2C_OAR2_OA2MASK04_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA2[4:1] is masked, Only OA2[7:5] are compared \ </p>

</div>
</div>
<a id="gab8e239413de938965dc36e8ee3492692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8e239413de938965dc36e8ee3492692">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK04_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK04_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_OAR2_OA2MASK04_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga964d46311d97ccf1ff4a8120184eed81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga964d46311d97ccf1ff4a8120184eed81">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK05&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">I2C_OAR2_OA2MASK05_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA2[5:1] is masked, Only OA2[7:6] are compared \ </p>

</div>
</div>
<a id="ga3a72fdac43da48d36343a253fbe11280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a72fdac43da48d36343a253fbe11280">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK05_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK05_Msk&#160;&#160;&#160;(0x5U &lt;&lt; I2C_OAR2_OA2MASK05_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000500 </p>

</div>
</div>
<a id="gaa0b6da94c37b8b6358fda4170e49d7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b6da94c37b8b6358fda4170e49d7fe">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK06&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">I2C_OAR2_OA2MASK06_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA2[6:1] is masked, Only OA2[7] are compared \ </p>

</div>
</div>
<a id="ga6afb0acf5d17256de2f8255e0ec0b552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6afb0acf5d17256de2f8255e0ec0b552">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK06_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK06_Msk&#160;&#160;&#160;(0x3U &lt;&lt; I2C_OAR2_OA2MASK06_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000600 </p>

</div>
</div>
<a id="ga8555f5c7312e5f17f74a7f1371ade84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8555f5c7312e5f17f74a7f1371ade84c">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK07&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">I2C_OAR2_OA2MASK07_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA2[7:1] is masked, No comparison is done </p>

</div>
</div>
<a id="ga325b288eed3681b816ec41bc7ee81b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325b288eed3681b816ec41bc7ee81b20">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MASK07_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MASK07_Msk&#160;&#160;&#160;(0x7U &lt;&lt; I2C_OAR2_OA2MASK07_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000700 </p>

</div>
</div>
<a id="ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MSK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">I2C_OAR2_OA2MSK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Own address 2 masks </p>

</div>
</div>
<a id="ga888d2971aecdd48acf9b556b16ce1ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga888d2971aecdd48acf9b556b16ce1ccb">&#9670;&nbsp;</a></span>I2C_OAR2_OA2MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2MSK_Msk&#160;&#160;&#160;(0x7U &lt;&lt; I2C_OAR2_OA2MSK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000700 </p>

</div>
</div>
<a id="ga6832f5f6ae3cba12e77bfbb98226f0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6832f5f6ae3cba12e77bfbb98226f0c6">&#9670;&nbsp;</a></span>I2C_OAR2_OA2NOMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_OA2NOMASK&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No mask <br  />
 </p>

</div>
</div>
<a id="gac30a300f7bcd680b82263f4059f67a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac30a300f7bcd680b82263f4059f67a89">&#9670;&nbsp;</a></span>I2C_PECR_PEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_PECR_PEC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">I2C_PECR_PEC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC register </p>

</div>
</div>
<a id="gad32ce2bbae8ceb809ade48d0ef4ce65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad32ce2bbae8ceb809ade48d0ef4ce65b">&#9670;&nbsp;</a></span>I2C_PECR_PEC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_PECR_PEC_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_PECR_PEC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga54a8527f0da080debfb9cb25c02deaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54a8527f0da080debfb9cb25c02deaff">&#9670;&nbsp;</a></span>I2C_RXDR_RXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_RXDR_RXDATA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">I2C_RXDR_RXDATA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8-bit receive data </p>

</div>
</div>
<a id="gac57fdfd02860115ec16fa83d1ab67d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac57fdfd02860115ec16fa83d1ab67d27">&#9670;&nbsp;</a></span>I2C_RXDR_RXDATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_RXDR_RXDATA_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_RXDR_RXDATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga95aa3d29b8e59de06a45d15d03f721af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95aa3d29b8e59de06a45d15d03f721af">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TEXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TEXTEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">I2C_TIMEOUTR_TEXTEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended clock timeout enable </p>

</div>
</div>
<a id="ga63981e2bce46e074377f1e6dc1c3ed11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63981e2bce46e074377f1e6dc1c3ed11">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TEXTEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TEXTEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="gab0f7b6650f592e9ddc482648a1ea91f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f7b6650f592e9ddc482648a1ea91f2">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIDLE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">I2C_TIMEOUTR_TIDLE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Idle clock timeout detection </p>

</div>
</div>
<a id="ga5441e50a4709ed78105f9b92f14dc8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5441e50a4709ed78105f9b92f14dc8b7">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIDLE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gac5a924e7fc2b71c82158224870f9d453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a924e7fc2b71c82158224870f9d453">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIMEOUTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIMEOUTA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">I2C_TIMEOUTR_TIMEOUTA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus timeout A </p>

</div>
</div>
<a id="gaabf1112407680a49bc19e6affce30075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf1112407680a49bc19e6affce30075">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIMEOUTA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIMEOUTA_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000FFF </p>

</div>
</div>
<a id="ga5defcd355ce513e94e5f040b2dad75a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5defcd355ce513e94e5f040b2dad75a6">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIMEOUTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIMEOUTB&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">I2C_TIMEOUTR_TIMEOUTB_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus timeout B </p>

</div>
</div>
<a id="ga3926da5e1d7036d1ccfe74fc6c0deda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3926da5e1d7036d1ccfe74fc6c0deda6">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIMEOUTB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIMEOUTB_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0FFF0000 </p>

</div>
</div>
<a id="ga48d81bce8d2faf7acbef9a38510a8542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48d81bce8d2faf7acbef9a38510a8542">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIMOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIMOUTEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">I2C_TIMEOUTR_TIMOUTEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock timeout enable </p>

</div>
</div>
<a id="gad818dcc77fb5558c7fb19394a60f4cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad818dcc77fb5558c7fb19394a60f4cda">&#9670;&nbsp;</a></span>I2C_TIMEOUTR_TIMOUTEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMEOUTR_TIMOUTEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gae5cfdc434959893555b392e7f07bfff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cfdc434959893555b392e7f07bfff7">&#9670;&nbsp;</a></span>I2C_TIMINGR_PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_PRESC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">I2C_TIMINGR_PRESC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timings prescaler </p>

</div>
</div>
<a id="ga9498f600a8b201946de0d623a82889ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9498f600a8b201946de0d623a82889ad">&#9670;&nbsp;</a></span>I2C_TIMINGR_PRESC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_PRESC_Msk&#160;&#160;&#160;(0xFU &lt;&lt; I2C_TIMINGR_PRESC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xF0000000 \ </p>

</div>
</div>
<a id="ga952e8751cb0c5f6be6c14cf97d9530d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga952e8751cb0c5f6be6c14cf97d9530d0">&#9670;&nbsp;</a></span>I2C_TIMINGR_SCLDEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SCLDEL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">I2C_TIMINGR_SCLDEL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data setup time </p>

</div>
</div>
<a id="ga334b13015d3ebe937fb3ce2653822cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga334b13015d3ebe937fb3ce2653822cd7">&#9670;&nbsp;</a></span>I2C_TIMINGR_SCLDEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SCLDEL_Msk&#160;&#160;&#160;(0xFU &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00F00000 </p>

</div>
</div>
<a id="ga1eb185e660b02392b3faac65bae0c8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eb185e660b02392b3faac65bae0c8df">&#9670;&nbsp;</a></span>I2C_TIMINGR_SCLH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SCLH&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">I2C_TIMINGR_SCLH_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCL high period (master mode) </p>

</div>
</div>
<a id="ga440dd2f3104fa7cfa533735907eb6142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga440dd2f3104fa7cfa533735907eb6142">&#9670;&nbsp;</a></span>I2C_TIMINGR_SCLH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SCLH_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_TIMINGR_SCLH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FF00 \ </p>

</div>
</div>
<a id="gad2d52eba6adbdaa16094d8241aeb2b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d52eba6adbdaa16094d8241aeb2b20">&#9670;&nbsp;</a></span>I2C_TIMINGR_SCLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SCLL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">I2C_TIMINGR_SCLL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCL low period (master mode) </p>

</div>
</div>
<a id="ga337cb482f7c07894d03db35697d43781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337cb482f7c07894d03db35697d43781">&#9670;&nbsp;</a></span>I2C_TIMINGR_SCLL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SCLL_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_TIMINGR_SCLL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF \ </p>

</div>
</div>
<a id="ga40f8fd2508d3b30a732c759443b306e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f8fd2508d3b30a732c759443b306e6">&#9670;&nbsp;</a></span>I2C_TIMINGR_SDADEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SDADEL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">I2C_TIMINGR_SDADEL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data hold time </p>

</div>
</div>
<a id="gaab69e78bf8f76e34def168e4c1b71def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab69e78bf8f76e34def168e4c1b71def">&#9670;&nbsp;</a></span>I2C_TIMINGR_SDADEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TIMINGR_SDADEL_Msk&#160;&#160;&#160;(0xFU &lt;&lt; I2C_TIMINGR_SDADEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000F0000 </p>

</div>
</div>
<a id="ga6081e174c22df812fca8f244c0671787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6081e174c22df812fca8f244c0671787">&#9670;&nbsp;</a></span>I2C_TXDR_TXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TXDR_TXDATA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">I2C_TXDR_TXDATA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8-bit transmit data </p>

</div>
</div>
<a id="gab73ca69eb7a9949d8f458b6dc13a87ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73ca69eb7a9949d8f458b6dc13a87ae">&#9670;&nbsp;</a></span>I2C_TXDR_TXDATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TXDR_TXDATA_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; I2C_TXDR_TXDATA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga957f7d5f8a0ec1a6956a7f05cfbd97c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">&#9670;&nbsp;</a></span>IWDG_KR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_KR_KEY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Key value (write only, read 0000h) </p>

</div>
</div>
<a id="ga4ccb19a688f8e5b1c41626d3718db07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ccb19a688f8e5b1c41626d3718db07e">&#9670;&nbsp;</a></span>IWDG_KR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_KR_KEY_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga4de39c5672f17d326fceb5adc9adc090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de39c5672f17d326fceb5adc9adc090">&#9670;&nbsp;</a></span>IWDG_PR_PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PR[2:0] (Prescaler divider) </p>

</div>
</div>
<a id="ga9b727e7882603df1684cbf230520ca76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b727e7882603df1684cbf230520ca76">&#9670;&nbsp;</a></span>IWDG_PR_PR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_0&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_PR_PR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01 </p>

</div>
</div>
<a id="gafba2551b90c68d95c736a116224b473e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba2551b90c68d95c736a116224b473e">&#9670;&nbsp;</a></span>IWDG_PR_PR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_1&#160;&#160;&#160;(0x2U &lt;&lt; IWDG_PR_PR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02 </p>

</div>
</div>
<a id="ga55a1d7fde4e3e724a8644652ba9bb2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a1d7fde4e3e724a8644652ba9bb2b9">&#9670;&nbsp;</a></span>IWDG_PR_PR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_2&#160;&#160;&#160;(0x4U &lt;&lt; IWDG_PR_PR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04 </p>

</div>
</div>
<a id="ga75390b0bbc7eb3073a88536fe7f1c5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75390b0bbc7eb3073a88536fe7f1c5ff">&#9670;&nbsp;</a></span>IWDG_PR_PR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_Msk&#160;&#160;&#160;(0x7U &lt;&lt; IWDG_PR_PR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000007 </p>

</div>
</div>
<a id="ga87024bbb19f26def4c4c1510b22d3033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87024bbb19f26def4c4c1510b22d3033">&#9670;&nbsp;</a></span>IWDG_RLR_RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_RLR_RL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter reload value </p>

</div>
</div>
<a id="ga797562ce090da2d4b6576ba3ec62ad12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797562ce090da2d4b6576ba3ec62ad12">&#9670;&nbsp;</a></span>IWDG_RLR_RL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_RLR_RL_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000FFF </p>

</div>
</div>
<a id="ga269bd5618ba773d32275b93be004c554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269bd5618ba773d32275b93be004c554">&#9670;&nbsp;</a></span>IWDG_SR_PVU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_PVU&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog prescaler value update </p>

</div>
</div>
<a id="ga7e966837f97df9cde2383682f0234a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e966837f97df9cde2383682f0234a96">&#9670;&nbsp;</a></span>IWDG_SR_PVU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_PVU_Msk&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_PVU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gadffb8339e556a3b10120b15f0dacc232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadffb8339e556a3b10120b15f0dacc232">&#9670;&nbsp;</a></span>IWDG_SR_RVU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_RVU&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter reload value update \ </p>

</div>
</div>
<a id="gab984dca55296c6bc7aef24d356909c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab984dca55296c6bc7aef24d356909c28">&#9670;&nbsp;</a></span>IWDG_SR_RVU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_RVU_Msk&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_RVU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gaba26878a5ce95ea1889629b73f4c7ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba26878a5ce95ea1889629b73f4c7ad5">&#9670;&nbsp;</a></span>IWDG_SR_WVU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_WVU&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">IWDG_SR_WVU_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter window value update \ </p>

</div>
</div>
<a id="ga360bccee5c3d7f5538ab71ec17ac2cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga360bccee5c3d7f5538ab71ec17ac2cbe">&#9670;&nbsp;</a></span>IWDG_SR_WVU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_WVU_Msk&#160;&#160;&#160;(0x1U &lt;&lt; IWDG_SR_WVU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga9a609548fc74e1d2214de4413081e03d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a609548fc74e1d2214de4413081e03d">&#9670;&nbsp;</a></span>IWDG_WINR_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_WINR_WIN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">IWDG_WINR_WIN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter window value </p>

</div>
</div>
<a id="ga3e9f5079599aefad1da9555297ae1f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9f5079599aefad1da9555297ae1f34">&#9670;&nbsp;</a></span>IWDG_WINR_WIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_WINR_WIN_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; IWDG_WINR_WIN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000FFF </p>

</div>
</div>
<a id="ga8f80cde3382946afe41036b8634da9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f80cde3382946afe41036b8634da9cd">&#9670;&nbsp;</a></span>OB_RDP_nRDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_RDP_nRDP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715">OB_RDP_nRDP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read protection complemented option byte </p>

</div>
</div>
<a id="gaaa6e45bfb74c1f8b1b23f94758627715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa6e45bfb74c1f8b1b23f94758627715">&#9670;&nbsp;</a></span>OB_RDP_nRDP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_RDP_nRDP_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; OB_RDP_nRDP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FF00 </p>

</div>
</div>
<a id="gadc9664a6f63a277c45008301ba1ab81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc9664a6f63a277c45008301ba1ab81c">&#9670;&nbsp;</a></span>OB_RDP_RDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_RDP_RDP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf">OB_RDP_RDP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read protection option byte </p>

</div>
</div>
<a id="ga27ff90da5193ad4dd17f695e0bf336bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27ff90da5193ad4dd17f695e0bf336bf">&#9670;&nbsp;</a></span>OB_RDP_RDP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_RDP_RDP_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; OB_RDP_RDP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga5c2ddbb380f89a494e0f5349a67ad70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2ddbb380f89a494e0f5349a67ad70b">&#9670;&nbsp;</a></span>OB_USER_nUSER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_USER_nUSER&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85">OB_USER_nUSER_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User complemented option byte </p>

</div>
</div>
<a id="ga451be2fda352b3fdbe36119542bafc85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga451be2fda352b3fdbe36119542bafc85">&#9670;&nbsp;</a></span>OB_USER_nUSER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_USER_nUSER_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; OB_USER_nUSER_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFF000000 </p>

</div>
</div>
<a id="ga6fe138dd9cd811a22c9365dfe84abf43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe138dd9cd811a22c9365dfe84abf43">&#9670;&nbsp;</a></span>OB_USER_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_USER_USER&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e">OB_USER_USER_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User option byte </p>

</div>
</div>
<a id="gaa79289b410d8af96bc7b3b16b8c7929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79289b410d8af96bc7b3b16b8c7929e">&#9670;&nbsp;</a></span>OB_USER_USER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_USER_USER_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; OB_USER_USER_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00FF0000 </p>

</div>
</div>
<a id="ga9e1975d7a575c235f73529e1b4e094c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e1975d7a575c235f73529e1b4e094c1">&#9670;&nbsp;</a></span>OB_WRP0_nWRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_WRP0_nWRP0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2">OB_WRP0_nWRP0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection complemented option \ bytes </p>

</div>
</div>
<a id="ga1c015d05fd597059734a5b07fbe2cca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c015d05fd597059734a5b07fbe2cca2">&#9670;&nbsp;</a></span>OB_WRP0_nWRP0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_WRP0_nWRP0_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; OB_WRP0_nWRP0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FF00 </p>

</div>
</div>
<a id="ga7d25a495ebadbcf4f71978ccf0d0ca99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d25a495ebadbcf4f71978ccf0d0ca99">&#9670;&nbsp;</a></span>OB_WRP0_WRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_WRP0_WRP0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079">OB_WRP0_WRP0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a id="ga80d9c7e373386f65db32197e34d4f079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80d9c7e373386f65db32197e34d4f079">&#9670;&nbsp;</a></span>OB_WRP0_WRP0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_WRP0_WRP0_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; OB_WRP0_WRP0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="gab44484cacc35c80cf82eb011d6cbe13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44484cacc35c80cf82eb011d6cbe13a">&#9670;&nbsp;</a></span>PWR_CR_CSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CSBF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Standby Flag </p>

</div>
</div>
<a id="ga8e25040e042ac06128a8cd5f858d8912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e25040e042ac06128a8cd5f858d8912">&#9670;&nbsp;</a></span>PWR_CR_CSBF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CSBF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_CSBF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga3928de64f633b84770b1cfecea702fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3928de64f633b84770b1cfecea702fa7">&#9670;&nbsp;</a></span>PWR_CR_CWUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CWUF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Wakeup Flag </p>

</div>
</div>
<a id="ga0b3f54b99913b0d6413df2b3d2e4790a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3f54b99913b0d6413df2b3d2e4790a">&#9670;&nbsp;</a></span>PWR_CR_CWUF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CWUF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_CWUF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gaf5c65ab845794ef48f09faa2ee44f718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c65ab845794ef48f09faa2ee44f718">&#9670;&nbsp;</a></span>PWR_CR_DBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_DBP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Backup Domain write protection \ </p>

</div>
</div>
<a id="gae4dc0f910dd014d87bdb0259f89de5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4dc0f910dd014d87bdb0259f89de5f8">&#9670;&nbsp;</a></span>PWR_CR_DBP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_DBP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_DBP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga3aeb8d6f2539b0a3a4b851aeba0eea66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aeb8d6f2539b0a3a4b851aeba0eea66">&#9670;&nbsp;</a></span>PWR_CR_LPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_LPDS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-power Deepsleep </p>

</div>
</div>
<a id="ga15a3e5d29f5816a97918b938fe9882d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15a3e5d29f5816a97918b938fe9882d8">&#9670;&nbsp;</a></span>PWR_CR_LPDS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_LPDS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_LPDS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga8c8075e98772470804c9e3fe74984115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8075e98772470804c9e3fe74984115">&#9670;&nbsp;</a></span>PWR_CR_PDDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PDDS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Down Deepsleep </p>

</div>
</div>
<a id="gabc8e1dc6252707c24412500e6695fd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8e1dc6252707c24412500e6695fd05">&#9670;&nbsp;</a></span>PWR_CR_PDDS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PDDS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CR_PDDS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga2a92d9adb125e24ab1cd1a58a73efe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a92d9adb125e24ab1cd1a58a73efe19">&#9670;&nbsp;</a></span>PWR_CSR_EWUP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable WKUP pin 1 </p>

</div>
</div>
<a id="gaac5a2cca97f4ab70db773d9b023bade7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5a2cca97f4ab70db773d9b023bade7">&#9670;&nbsp;</a></span>PWR_CSR_EWUP1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga3924963c0b869453e9be2b8f14c929dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3924963c0b869453e9be2b8f14c929dc">&#9670;&nbsp;</a></span>PWR_CSR_EWUP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable WKUP pin 2 </p>

</div>
</div>
<a id="gae6542ceecd4f7dfa8c2f885e28b89364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6542ceecd4f7dfa8c2f885e28b89364">&#9670;&nbsp;</a></span>PWR_CSR_EWUP2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gab4fd42f153660593cad6f4fe22ff76bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4fd42f153660593cad6f4fe22ff76bb">&#9670;&nbsp;</a></span>PWR_CSR_SBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_SBF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standby Flag </p>

</div>
</div>
<a id="gab46cab51c4455b5ab8264684e0ca5783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46cab51c4455b5ab8264684e0ca5783">&#9670;&nbsp;</a></span>PWR_CSR_SBF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_SBF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_SBF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga9465bb7ad9ca936688344e2a077539e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9465bb7ad9ca936688344e2a077539e6">&#9670;&nbsp;</a></span>PWR_CSR_WUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_WUF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup Flag </p>

</div>
</div>
<a id="ga506641083e85de1202465b9be1712c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506641083e85de1202465b9be1712c24">&#9670;&nbsp;</a></span>PWR_CSR_WUF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_WUF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; PWR_CSR_WUF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gade3ee302bf659a2bfbf75e1a00630242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade3ee302bf659a2bfbf75e1a00630242">&#9670;&nbsp;</a></span>RCC_AHBENR_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_CRCEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC clock enable </p>

</div>
</div>
<a id="gad82a037ec42681f23b2d2e5148e6c3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad82a037ec42681f23b2d2e5148e6c3e0">&#9670;&nbsp;</a></span>RCC_AHBENR_CRCEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_CRCEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gac8c3053f1ce37c9f643f0e31471927ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8c3053f1ce37c9f643f0e31471927ea">&#9670;&nbsp;</a></span>RCC_AHBENR_DMA1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_DMA1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1 clock enable </p>

</div>
</div>
<a id="gaec179e96393fe6b94db27d42131667b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec179e96393fe6b94db27d42131667b6">&#9670;&nbsp;</a></span>RCC_AHBENR_DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_DMAEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">RCC_AHBENR_DMAEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1 clock enable </p>

</div>
</div>
<a id="ga9a4b636b30df048ef9e76f210a747112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a4b636b30df048ef9e76f210a747112">&#9670;&nbsp;</a></span>RCC_AHBENR_DMAEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_DMAEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_DMAEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga67a12de126652d191a1bc2c114c3395a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a12de126652d191a1bc2c114c3395a">&#9670;&nbsp;</a></span>RCC_AHBENR_FLITFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_FLITFEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLITF clock enable </p>

</div>
</div>
<a id="ga0265ba319e11b43218c1c676d5ad51b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0265ba319e11b43218c1c676d5ad51b9">&#9670;&nbsp;</a></span>RCC_AHBENR_FLITFEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_FLITFEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_FLITFEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga8909660b884f126ab1476daac7999619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8909660b884f126ab1476daac7999619">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOAEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">RCC_AHBENR_GPIOAEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOA clock enable </p>

</div>
</div>
<a id="ga4a90ce137fc45f18de5746d6df9614eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a90ce137fc45f18de5746d6df9614eb">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOAEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOAEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOAEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gab7995351a5b0545e8cd86a228d97dcec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7995351a5b0545e8cd86a228d97dcec">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOBEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">RCC_AHBENR_GPIOBEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOB clock enable </p>

</div>
</div>
<a id="ga3087c568042f0ed4dc205543c35edf4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3087c568042f0ed4dc205543c35edf4d">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOBEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOBEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOBEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga7e5c4504b7adbb13372e7536123a756b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e5c4504b7adbb13372e7536123a756b">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOCEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">RCC_AHBENR_GPIOCEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOC clock enable </p>

</div>
</div>
<a id="gaf23781a1bd8bd1d4c20409dc83cb5b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23781a1bd8bd1d4c20409dc83cb5b9d">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOCEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOCEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOCEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga07b7f4fd011c26e100682157c4a59890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b7f4fd011c26e100682157c4a59890">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIODEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIODEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">RCC_AHBENR_GPIODEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOD clock enable </p>

</div>
</div>
<a id="ga9ebd5eebe40af59d6623d234110a6ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebd5eebe40af59d6623d234110a6ed5">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIODEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIODEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIODEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga9c0de1cc7b72b07f81bce3597a63dc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0de1cc7b72b07f81bce3597a63dc39">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOFEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">RCC_AHBENR_GPIOFEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOF clock enable </p>

</div>
</div>
<a id="gacef4b92126f559a1d9bd19d6585aef15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacef4b92126f559a1d9bd19d6585aef15">&#9670;&nbsp;</a></span>RCC_AHBENR_GPIOFEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_GPIOFEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_GPIOFEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga295a704767cb94ee624cbc4dd4c4cd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga295a704767cb94ee624cbc4dd4c4cd9a">&#9670;&nbsp;</a></span>RCC_AHBENR_SRAMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_SRAMEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM interface clock enable </p>

</div>
</div>
<a id="gabcd256e51209c342f43825eb102c4eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd256e51209c342f43825eb102c4eff">&#9670;&nbsp;</a></span>RCC_AHBENR_SRAMEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_SRAMEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBENR_SRAMEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 \ </p>

</div>
</div>
<a id="gad8d638ed385d5e7b7d767aec22aae47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8d638ed385d5e7b7d767aec22aae47a">&#9670;&nbsp;</a></span>RCC_AHBENR_TSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_TSEN&#160;&#160;&#160;RCC_AHBENR_TSCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS clock enable </p>

</div>
</div>
<a id="ga327f966b6e8dc82dc0ac950539ce0407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga327f966b6e8dc82dc0ac950539ce0407">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOARST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOARST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">RCC_AHBRSTR_GPIOARST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOA reset </p>

</div>
</div>
<a id="ga10c9125e6c94934116674fee1112ce29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c9125e6c94934116674fee1112ce29">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOARST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOARST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gab07dc17b79c908bdbf9cf196947d0035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07dc17b79c908bdbf9cf196947d0035">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOBRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOBRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">RCC_AHBRSTR_GPIOBRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOB reset </p>

</div>
</div>
<a id="ga70a3591f9b8840c32c44388b902f4e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a3591f9b8840c32c44388b902f4e88">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOBRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOBRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga5b837c7b81c1a4b8f986c23b7c5b5afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b837c7b81c1a4b8f986c23b7c5b5afa">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOCRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOCRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">RCC_AHBRSTR_GPIOCRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOC reset </p>

</div>
</div>
<a id="gaf3a91b6109237ba689d30d129c0745d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a91b6109237ba689d30d129c0745d1">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOCRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOCRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga9054c3b77b70344f0edb27e3397fee77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9054c3b77b70344f0edb27e3397fee77">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIODRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIODRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">RCC_AHBRSTR_GPIODRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOD reset </p>

</div>
</div>
<a id="gac4171e2d513f7aed0f6beb563113effe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4171e2d513f7aed0f6beb563113effe">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIODRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIODRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga74e619b0f46c362da4e814d044e9bf86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e619b0f46c362da4e814d044e9bf86">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOFRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOFRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">RCC_AHBRSTR_GPIOFRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIOF reset </p>

</div>
</div>
<a id="ga7c0d747dbd597beaf91b0d28c92f2fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0d747dbd597beaf91b0d28c92f2fc6">&#9670;&nbsp;</a></span>RCC_AHBRSTR_GPIOFRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_GPIOFRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga5ca3afe0c517702b2d1366b692c8db0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca3afe0c517702b2d1366b692c8db0e">&#9670;&nbsp;</a></span>RCC_APB1ENR_I2C1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 clock enable </p>

</div>
</div>
<a id="ga2b2a4e92cb0eba09a147ee9770195eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b2a4e92cb0eba09a147ee9770195eee">&#9670;&nbsp;</a></span>RCC_APB1ENR_I2C1EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C1EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga5c19997ccd28464b80a7c3325da0ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c19997ccd28464b80a7c3325da0ca60">&#9670;&nbsp;</a></span>RCC_APB1ENR_PWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_PWREN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR clock enable </p>

</div>
</div>
<a id="ga4ba08580eae539419497cdd62c530bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ba08580eae539419497cdd62c530bad">&#9670;&nbsp;</a></span>RCC_APB1ENR_PWREN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_PWREN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 \ </p>

</div>
</div>
<a id="gaca040bd66d4a54d4d9e9b261c8102799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca040bd66d4a54d4d9e9b261c8102799">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM14EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM14EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951">RCC_APB1ENR_TIM14EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 14 clock enable </p>

</div>
</div>
<a id="gaecb332ea40285657d968307a8cef8951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb332ea40285657d968307a8cef8951">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM14EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM14EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM14EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75bfa33eb00ee30c6e22f7ceea464ac7">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM3EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 clock enable </p>

</div>
</div>
<a id="ga39d58d377cd38e5685344b7d9a88ce1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39d58d377cd38e5685344b7d9a88ce1c">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM3EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM3EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gaf712b922ee776a972d2efa3da0ea4733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf712b922ee776a972d2efa3da0ea4733">&#9670;&nbsp;</a></span>RCC_APB1ENR_WWDGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_WWDGEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window Watchdog clock enable </p>

</div>
</div>
<a id="ga09ad274a2f953fdb7c7ce0e6d69e8798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09ad274a2f953fdb7c7ce0e6d69e8798">&#9670;&nbsp;</a></span>RCC_APB1ENR_WWDGEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_WWDGEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gadcd25346a7d7b0009090adfbca899b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd25346a7d7b0009090adfbca899b93">&#9670;&nbsp;</a></span>RCC_APB1RSTR_I2C1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C1RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 reset </p>

</div>
</div>
<a id="ga95fda0adab6e9d4daa6417c17d905214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fda0adab6e9d4daa6417c17d905214">&#9670;&nbsp;</a></span>RCC_APB1RSTR_I2C1RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C1RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga274d8cb48f0e89831efabea66d64af2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274d8cb48f0e89831efabea66d64af2a">&#9670;&nbsp;</a></span>RCC_APB1RSTR_PWRRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_PWRRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR reset </p>

</div>
</div>
<a id="gabe9ed6c6cee6df40b16793fe7479ea7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9ed6c6cee6df40b16793fe7479ea7a">&#9670;&nbsp;</a></span>RCC_APB1RSTR_PWRRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_PWRRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 </p>

</div>
</div>
<a id="ga773e6d5b419eb2d4b6291c862e04b002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga773e6d5b419eb2d4b6291c862e04b002">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM14RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM14RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a">RCC_APB1RSTR_TIM14RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 14 reset </p>

</div>
</div>
<a id="gac1887a28578dd003746b62f95b48d06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1887a28578dd003746b62f95b48d06a">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM14RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM14RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM14RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga8680c562fd372b494a160594525d7ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8680c562fd372b494a160594525d7ce9">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM3RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM3RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 reset </p>

</div>
</div>
<a id="ga6f1a098d575d81ac443b3d6f837a09e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1a098d575d81ac443b3d6f837a09e1">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM3RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM3RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2591ac0655a8798f4c16cef97e6f94">&#9670;&nbsp;</a></span>RCC_APB1RSTR_WWDGRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_WWDGRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window Watchdog reset </p>

</div>
</div>
<a id="ga919c04abb655aa94b244dcebbf647748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga919c04abb655aa94b244dcebbf647748">&#9670;&nbsp;</a></span>RCC_APB1RSTR_WWDGRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_WWDGRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b9f50cb96a2e4ceba37728b4a32a42">&#9670;&nbsp;</a></span>RCC_APB2ENR_ADC1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADC1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 clock enable </p>

</div>
</div>
<a id="gaae87d8176007c724d3475084779ab261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae87d8176007c724d3475084779ab261">&#9670;&nbsp;</a></span>RCC_APB2ENR_ADCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADCEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">RCC_APB2ENR_ADCEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC1 clock enable </p>

</div>
</div>
<a id="ga89412c80d4c25a1f0ef77e4fc239ac88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89412c80d4c25a1f0ef77e4fc239ac88">&#9670;&nbsp;</a></span>RCC_APB2ENR_ADCEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADCEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_ADCEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 \ </p>

</div>
</div>
<a id="ga87db727052e2e14b12cb728ba978ebb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87db727052e2e14b12cb728ba978ebb8">&#9670;&nbsp;</a></span>RCC_APB2ENR_DBGMCUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_DBGMCUEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5">RCC_APB2ENR_DBGMCUEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBGMCU clock enable </p>

</div>
</div>
<a id="ga1d6f302de043a12cf4936f1596947eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6f302de043a12cf4936f1596947eb5">&#9670;&nbsp;</a></span>RCC_APB2ENR_DBGMCUEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_DBGMCUEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_DBGMCUEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="gae08a3510371b9234eb96369c91d3552f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08a3510371b9234eb96369c91d3552f">&#9670;&nbsp;</a></span>RCC_APB2ENR_SPI1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SPI1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 clock enable </p>

</div>
</div>
<a id="gaefba87e52830d0d82cd94eb11089aa1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefba87e52830d0d82cd94eb11089aa1b">&#9670;&nbsp;</a></span>RCC_APB2ENR_SPI1EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SPI1EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga769d849bd5d566595cc0258f5231233f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769d849bd5d566595cc0258f5231233f">&#9670;&nbsp;</a></span>RCC_APB2ENR_SYSCFGCOMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SYSCFGCOMPEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83">RCC_APB2ENR_SYSCFGCOMPEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG and comparator clock enable </p>

</div>
</div>
<a id="ga060a12707b27df777a1271473b869f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga060a12707b27df777a1271473b869f83">&#9670;&nbsp;</a></span>RCC_APB2ENR_SYSCFGCOMPEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SYSCFGCOMPEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_SYSCFGCOMPEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">&#9670;&nbsp;</a></span>RCC_APB2ENR_SYSCFGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SYSCFGEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">RCC_APB2ENR_SYSCFGCOMPEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG clock enable </p>

</div>
</div>
<a id="gaece1d96f631bcf146e5998314fd90910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece1d96f631bcf146e5998314fd90910">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM16EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM16EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">RCC_APB2ENR_TIM16EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM16 clock enable </p>

</div>
</div>
<a id="ga42f53c33bf4b9222ff46ddea57402bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f53c33bf4b9222ff46ddea57402bf4">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM16EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM16EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM16EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga29e566fb62e24640c55693324801d87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29e566fb62e24640c55693324801d87c">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM17EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM17EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">RCC_APB2ENR_TIM17EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM17 clock enable </p>

</div>
</div>
<a id="ga978d11590b2379114a036bc62d642e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga978d11590b2379114a036bc62d642e0d">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM17EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM17EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM17EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga25852ad4ebc09edc724814de967816bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25852ad4ebc09edc724814de967816bc">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 clock enable </p>

</div>
</div>
<a id="ga1216bf89d48094b55a4abcc859b037fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1216bf89d48094b55a4abcc859b037fa">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM1EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM1EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga4666bb90842e8134b32e6a34a0f165f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4666bb90842e8134b32e6a34a0f165f3">&#9670;&nbsp;</a></span>RCC_APB2ENR_USART1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART1EN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock enable </p>

</div>
</div>
<a id="ga6a185f9bf1e72599fc7d2e02716ee40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a185f9bf1e72599fc7d2e02716ee40b">&#9670;&nbsp;</a></span>RCC_APB2ENR_USART1EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART1EN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga1374d6eae8e7d02d1ad457b65f374a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1374d6eae8e7d02d1ad457b65f374a67">&#9670;&nbsp;</a></span>RCC_APB2RSTR_ADCRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_ADCRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC reset </p>

</div>
</div>
<a id="ga1a4836f2cd9be43193d6eb4d19d5dde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a4836f2cd9be43193d6eb4d19d5dde6">&#9670;&nbsp;</a></span>RCC_APB2RSTR_ADCRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_ADCRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gaa2c5549f45a276072b498095f8a6ee45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c5549f45a276072b498095f8a6ee45">&#9670;&nbsp;</a></span>RCC_APB2RSTR_DBGMCURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_DBGMCURST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3">RCC_APB2RSTR_DBGMCURST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBGMCU reset Old ADC1 reset bit definition maintained for legacy purpose </p>

</div>
</div>
<a id="ga07ad4a8436b89d98491e7840f17011b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07ad4a8436b89d98491e7840f17011b3">&#9670;&nbsp;</a></span>RCC_APB2RSTR_DBGMCURST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_DBGMCURST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_DBGMCURST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga345f05d3508a9fd5128208761feb29fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga345f05d3508a9fd5128208761feb29fb">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SPI1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SPI1RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 reset </p>

</div>
</div>
<a id="ga4fb7fb16a3052da4a7d11cbdbe838689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fb7fb16a3052da4a7d11cbdbe838689">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SPI1RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SPI1RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga813d42b8d48ae6379c053a44870af49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813d42b8d48ae6379c053a44870af49d">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SYSCFGRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SYSCFGRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG reset </p>

</div>
</div>
<a id="ga89f656408c45d2f67a99cc1c093d3e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f656408c45d2f67a99cc1c093d3e45">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SYSCFGRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SYSCFGRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga90337e162315ad0d44c0b99dd9cc71c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90337e162315ad0d44c0b99dd9cc71c2">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM16RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM16RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">RCC_APB2RSTR_TIM16RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM16 reset </p>

</div>
</div>
<a id="gaeb2de81b2d9a2d058ee856301979c283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2de81b2d9a2d058ee856301979c283">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM16RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM16RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gafc7f1df686835ef47013b29e8e37a1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7f1df686835ef47013b29e8e37a1c1">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM17RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM17RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">RCC_APB2RSTR_TIM17RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM17 reset </p>

</div>
</div>
<a id="gae1f4e95a698b3e22ecd11f48fc97d6be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f4e95a698b3e22ecd11f48fc97d6be">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM17RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM17RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga5bd060cbefaef05487963bbd6c48d7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd060cbefaef05487963bbd6c48d7c6">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM1RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 reset </p>

</div>
</div>
<a id="ga6fc9f88241816d51a87a8b4a537c5a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc9f88241816d51a87a8b4a537c5a2e">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM1RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM1RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ae8e338b3b42ad037e9e5b6eeb2c41">&#9670;&nbsp;</a></span>RCC_APB2RSTR_USART1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_USART1RST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 reset </p>

</div>
</div>
<a id="ga49f18e05ca4a63d5b8fe937eb8613005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f18e05ca4a63d5b8fe937eb8613005">&#9670;&nbsp;</a></span>RCC_APB2RSTR_USART1RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_USART1RST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b85b3ab656dfa2809b15e6e530c17a2">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup domain software reset </p>

</div>
</div>
<a id="ga0a3b3c81018daa0d5b80480a86bc7a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3b3c81018daa0d5b80480a86bc7a17">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_BDRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542dffd7f8dc4da5401b54d822a22af0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator Bypass </p>

</div>
</div>
<a id="ga7e5eba5220ddabddf14901a8d44abaf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e5eba5220ddabddf14901a8d44abaf2">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSEBYP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gaa9e761cf5e09906a38e9c7e8e750514c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e761cf5e09906a38e9c7e8e750514c">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">RCC_BDCR_LSEDRV_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSEDRV[1:0] bits (LSE Osc. drive capability) </p>

</div>
</div>
<a id="ga2bf168a5913ecf4eb6eb5f87a825aa58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf168a5913ecf4eb6eb5f87a825aa58">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_0&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSEDRV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaa9a3c17caf7eb216d874b7cf1d90358e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a3c17caf7eb216d874b7cf1d90358e">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_1&#160;&#160;&#160;(0x2U &lt;&lt; RCC_BDCR_LSEDRV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga36967244dfcda4039d640f6d9e1e55c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36967244dfcda4039d640f6d9e1e55c6">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RCC_BDCR_LSEDRV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000018 </p>

</div>
</div>
<a id="ga00145f8814cb9a5b180d76499d97aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00145f8814cb9a5b180d76499d97aead">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator enable </p>

</div>
</div>
<a id="ga85556465021c4272f4788d52251b29f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85556465021c4272f4788d52251b29f4">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSEON_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaafca81172ed857ce6b94582fcaada87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca81172ed857ce6b94582fcaada87c">&#9670;&nbsp;</a></span>RCC_BDCR_LSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator Ready </p>

</div>
</div>
<a id="ga35093bcccacfeda073a2fb815687549c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35093bcccacfeda073a2fb815687549c">&#9670;&nbsp;</a></span>RCC_BDCR_LSERDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_LSERDY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ea6f2df75f09b17df9582037ed6a53">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock enable </p>

</div>
</div>
<a id="gad4b2e482dc6f5c75861f08de8057d1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b2e482dc6f5c75861f08de8057d1e2">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_RTCEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gabe30dbd38f6456990ee641648bc05d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe30dbd38f6456990ee641648bc05d40">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTCSEL[1:0] bits (RTC clock source selection) </p>

</div>
</div>
<a id="ga6701d58e40e4c16e9be49436fcbe23d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6701d58e40e4c16e9be49436fcbe23d0">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_0&#160;&#160;&#160;(0x1U &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gaac4e378027f3293ec520ed6d18c633f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4e378027f3293ec520ed6d18c633f4">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_1&#160;&#160;&#160;(0x2U &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 RTC configuration </p>

</div>
</div>
<a id="gac9db61bfa161573b4225c147d4ea0c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9db61bfa161573b4225c147d4ea0c3e">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_HSE&#160;&#160;&#160;(0x00000300U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE oscillator clock divided by 128 used as RTC clock \ </p>

</div>
</div>
<a id="ga07f6cd2e581dabf6d442145603033205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f6cd2e581dabf6d442145603033205">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_LSE&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE oscillator clock used as RTC clock </p>

</div>
</div>
<a id="ga66773d3ffb98fb0c7a72e39a224f1cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66773d3ffb98fb0c7a72e39a224f1cfd">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_LSI&#160;&#160;&#160;(0x00000200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI oscillator clock used as RTC clock </p>

</div>
</div>
<a id="ga57377b1880634589201dfe8887287e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57377b1880634589201dfe8887287e0e">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="gaf9c65ae31ae9175346857b1ace10645c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c65ae31ae9175346857b1ace10645c">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_NOCLOCK&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock </p>

</div>
</div>
<a id="ga022892b6d0e4ee671b82e7f6552b0074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022892b6d0e4ee671b82e7f6552b0074">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b">RCC_CFGR2_PREDIV_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV[3:0] bits </p>

</div>
</div>
<a id="gab1f0d8a6688249c93d4342577606e372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f0d8a6688249c93d4342577606e372">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_0&#160;&#160;&#160;(0x1U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga366cc6535b0cda619b093c8ae767a6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga366cc6535b0cda619b093c8ae767a6df">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_1&#160;&#160;&#160;(0x2U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga30046625da7957a6788875d126481d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30046625da7957a6788875d126481d26">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_2&#160;&#160;&#160;(0x4U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gae60373eb10b355df5bddf6e077e5fa72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae60373eb10b355df5bddf6e077e5fa72">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_3&#160;&#160;&#160;(0x8U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga9ab86296ea2711b6365499106e4c4b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ab86296ea2711b6365499106e4c4b5a">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV1&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock not divided </p>

</div>
</div>
<a id="ga2b94190a5066c1679c7d82c652536445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b94190a5066c1679c7d82c652536445">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV10&#160;&#160;&#160;(0x00000009U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 10 </p>

</div>
</div>
<a id="gac9932904c30e68bb7b52cea28cbeae69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9932904c30e68bb7b52cea28cbeae69">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV11&#160;&#160;&#160;(0x0000000AU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 11 </p>

</div>
</div>
<a id="ga5402db0b8522c06ce3e1ff6813a508f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5402db0b8522c06ce3e1ff6813a508f0">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV12&#160;&#160;&#160;(0x0000000BU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 12 </p>

</div>
</div>
<a id="gae35fc61c8c5b86c6b1d484a132bb3e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae35fc61c8c5b86c6b1d484a132bb3e45">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV13&#160;&#160;&#160;(0x0000000CU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 13 </p>

</div>
</div>
<a id="ga7d58f429410f5aaa9475a3a4b63492bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d58f429410f5aaa9475a3a4b63492bc">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV14&#160;&#160;&#160;(0x0000000DU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 14 </p>

</div>
</div>
<a id="ga579a0cc7dcca708fef65e3217c55666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579a0cc7dcca708fef65e3217c55666e">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV15&#160;&#160;&#160;(0x0000000EU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 15 </p>

</div>
</div>
<a id="ga95d845a26c3d1e98a883e6e1007c401e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d845a26c3d1e98a883e6e1007c401e">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV16&#160;&#160;&#160;(0x0000000FU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 16 </p>

</div>
</div>
<a id="ga8beaa356ccf238b4f9d8ef61dbeae7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8beaa356ccf238b4f9d8ef61dbeae7b1">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV2&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 2 </p>

</div>
</div>
<a id="ga554c3890138f4fabc86af31ec7508f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554c3890138f4fabc86af31ec7508f26">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV3&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 3 </p>

</div>
</div>
<a id="ga03989668fed9fe564f60fb13cfcae681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03989668fed9fe564f60fb13cfcae681">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV4&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 4 </p>

</div>
</div>
<a id="ga51d5a6f6ad3d9865ed8b6ab562c254d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d5a6f6ad3d9865ed8b6ab562c254d0">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV5&#160;&#160;&#160;(0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 5 </p>

</div>
</div>
<a id="gad76c4165380e49e9d9784e7bf5fab1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad76c4165380e49e9d9784e7bf5fab1b6">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV6&#160;&#160;&#160;(0x00000005U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 6 </p>

</div>
</div>
<a id="gaa63b565a6b48cee1ea49a0be9f2f9185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa63b565a6b48cee1ea49a0be9f2f9185">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV7&#160;&#160;&#160;(0x00000006U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 7 </p>

</div>
</div>
<a id="ga25aec8f8ebb84c4716db308dc179339b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25aec8f8ebb84c4716db308dc179339b">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV8&#160;&#160;&#160;(0x00000007U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 8 </p>

</div>
</div>
<a id="ga97a9c6bb08a63295636119df733d0f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a9c6bb08a63295636119df733d0f9f">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV9&#160;&#160;&#160;(0x00000008U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV input clock divided by 9 </p>

</div>
</div>
<a id="gaab5653fe7183217531917b7f535d1c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab5653fe7183217531917b7f535d1c9b">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_Msk&#160;&#160;&#160;(0xFU &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">RCC_CFGR2_PREDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="gab71703c454ea9c386dbf98eeb1fd9fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71703c454ea9c386dbf98eeb1fd9fb3">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_Pos&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; PREDIV configuration </p>

</div>
</div>
<a id="gae5a2d49d45df299ff751fb904570d070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a2d49d45df299ff751fb904570d070">&#9670;&nbsp;</a></span>RCC_CFGR3_I2C1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_I2C1SW&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546">RCC_CFGR3_I2C1SW_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1SW bits </p>

</div>
</div>
<a id="gaad1d0cd9a6442ea0a9de886f7e2f0ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">&#9670;&nbsp;</a></span>RCC_CFGR3_I2C1SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_I2C1SW_HSI&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI oscillator clock used as I2C1 clock source </p>

</div>
</div>
<a id="ga6881a2b5d67519ea545e273ac3d01546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6881a2b5d67519ea545e273ac3d01546">&#9670;&nbsp;</a></span>RCC_CFGR3_I2C1SW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_I2C1SW_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR3_I2C1SW_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga5654d9fb8dfeb19e55cffc9a7c280ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5654d9fb8dfeb19e55cffc9a7c280ec3">&#9670;&nbsp;</a></span>RCC_CFGR3_I2C1SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_I2C1SW_SYSCLK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415">RCC_CFGR3_I2C1SW_SYSCLK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock selected as I2C1 clock \ source </p>

</div>
</div>
<a id="gaf80147358806bcb37adc7fc690500415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80147358806bcb37adc7fc690500415">&#9670;&nbsp;</a></span>RCC_CFGR3_I2C1SW_SYSCLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_I2C1SW_SYSCLK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR3_I2C1SW_SYSCLK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gab7ecf61cefe76571a3492ec9f9df6407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7ecf61cefe76571a3492ec9f9df6407">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8">RCC_CFGR3_USART1SW_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1SW[1:0] bits </p>

</div>
</div>
<a id="ga68c8a42d41af73ea167f23af4e14a16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c8a42d41af73ea167f23af4e14a16a">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_0&#160;&#160;&#160;(0x1U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">RCC_CFGR3_USART1SW_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 \ </p>

</div>
</div>
<a id="ga6720ded5376daa5b634d1f2b21f99db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6720ded5376daa5b634d1f2b21f99db0">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_1&#160;&#160;&#160;(0x2U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">RCC_CFGR3_USART1SW_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 \ </p>

</div>
</div>
<a id="ga39f135c5df8435a0b04cb5d0895de7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39f135c5df8435a0b04cb5d0895de7f0">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_HSI&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI oscillator clock used as USART1 clock source I2C1 Clock source selection </p>

</div>
</div>
<a id="ga1ab80ddbf35c3372ce39ae60f7b10c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab80ddbf35c3372ce39ae60f7b10c2e">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_LSE&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE oscillator clock used as USART1 clock source </p>

</div>
</div>
<a id="ga6e860bca09070429e61dec9874460bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e860bca09070429e61dec9874460bd8">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_Msk&#160;&#160;&#160;(0x3U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">RCC_CFGR3_USART1SW_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 </p>

</div>
</div>
<a id="ga5468e5cf3a5f069717e7dfb4b3811c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5468e5cf3a5f069717e7dfb4b3811c08">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_PCLK&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK clock used as USART1 clock source </p>

</div>
</div>
<a id="ga9ca5c1f52224d2e2e10a5cdd9b811763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca5c1f52224d2e2e10a5cdd9b811763">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_Pos&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; USART1 Clock source selection </p>

</div>
</div>
<a id="ga4df150a834b1d29c3ea9497c02518aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4df150a834b1d29c3ea9497c02518aa2">&#9670;&nbsp;</a></span>RCC_CFGR3_USART1SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART1SW_SYSCLK&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock selected as USART1 clock source \ </p>

</div>
</div>
<a id="ga970436533d6ba9f1cb8ac840476093fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970436533d6ba9f1cb8ac840476093fb">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADCPRE bit (ADC prescaler) </p>

</div>
</div>
<a id="ga9514a85f55de77d1c7d7be1f2f1f9665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9514a85f55de77d1c7d7be1f2f1f9665">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_DIV2&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK divided by 2 </p>

</div>
</div>
<a id="ga748ba0a0bbb1ad1fe7e4e00f40695402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga748ba0a0bbb1ad1fe7e4e00f40695402">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_DIV4&#160;&#160;&#160;(0x00004000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK divided by 4 </p>

</div>
</div>
<a id="gafcb43af90ef56b4020935071a5d82a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb43af90ef56b4020935071a5d82a64">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gafe10e66938644ee8054a2426ff23efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe10e66938644ee8054a2426ff23efea">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPRE[3:0] bits (AHB prescaler) </p>

</div>
</div>
<a id="ga88ece6ca270b3ecf6f63bf20893bc172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ece6ca270b3ecf6f63bf20893bc172">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_0&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gacbdd3a02814178ba02b8ebbaccd91599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbdd3a02814178ba02b8ebbaccd91599">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_1&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gadac734bddb507eed4a62a0af4cef74a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac734bddb507eed4a62a0af4cef74a3">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_2&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga5a1180512cc5f3dde7895040a9037286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a1180512cc5f3dde7895040a9037286">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_3&#160;&#160;&#160;(0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga2b7d7f29b09a49c31404fc0d44645c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7d7f29b09a49c31404fc0d44645c84">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV1&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK not divided </p>

</div>
</div>
<a id="ga280da821f0da1bec1f4c0e132ddf8eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280da821f0da1bec1f4c0e132ddf8eab">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV128&#160;&#160;&#160;(0x000000D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 128 </p>

</div>
</div>
<a id="ga3806da4f1afc9e5be0fca001c8c57815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3806da4f1afc9e5be0fca001c8c57815">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV16&#160;&#160;&#160;(0x000000B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 16 </p>

</div>
</div>
<a id="gaa9eeb5e38e53e79b08a4ac438497ebea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9eeb5e38e53e79b08a4ac438497ebea">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV2&#160;&#160;&#160;(0x00000080U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 2 </p>

</div>
</div>
<a id="ga089930cedd5b2cb201e717438f29d25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089930cedd5b2cb201e717438f29d25b">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV256&#160;&#160;&#160;(0x000000E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 256 </p>

</div>
</div>
<a id="gaffe860867ae4b1b6d28473ded1546d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffe860867ae4b1b6d28473ded1546d91">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV4&#160;&#160;&#160;(0x00000090U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 4 </p>

</div>
</div>
<a id="gae5088dcbaefc55d4b6693e9b1e595ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5088dcbaefc55d4b6693e9b1e595ed0">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV512&#160;&#160;&#160;(0x000000F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 512 PPRE configuration </p>

</div>
</div>
<a id="ga1caeba8dc2b4c0bb11be600e983e3370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1caeba8dc2b4c0bb11be600e983e3370">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV64&#160;&#160;&#160;(0x000000C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 64 </p>

</div>
</div>
<a id="gaca71d6b42bdb83b5ff5320578869a058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca71d6b42bdb83b5ff5320578869a058">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV8&#160;&#160;&#160;(0x000000A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 8 </p>

</div>
</div>
<a id="ga65804e0ce7ec3204e9a56bb848428460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65804e0ce7ec3204e9a56bb848428460">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="gaf2d7212d83114d355736613e6dc1dbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2d7212d83114d355736613e6dc1dbde">&#9670;&nbsp;</a></span>RCC_CFGR_MCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO[3:0] bits (Microcontroller Clock Output) </p>

</div>
</div>
<a id="ga7147402d137ccaa1c8608fcb1d3d2e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7147402d137ccaa1c8608fcb1d3d2e01">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_0&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_MCO_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="gaa6ec148346aa17c67aafebcb616dd57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6ec148346aa17c67aafebcb616dd57b">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_1&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_MCO_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="gaad02d5012ff73e9c839b909887ffde7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad02d5012ff73e9c839b909887ffde7f">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_2&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_MCO_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="ga183179f1b1763f38ae88f2d8d90acd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183179f1b1763f38ae88f2d8d90acd70">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSE&#160;&#160;&#160;(0x06000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock selected as MCO source \ </p>

</div>
</div>
<a id="ga91f0ac507b8c4e5d443c107d934cfdb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91f0ac507b8c4e5d443c107d934cfdb1">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI&#160;&#160;&#160;(0x05000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock selected as MCO source \ </p>

</div>
</div>
<a id="ga09a53ff21eba16600568a228a7a9646a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a53ff21eba16600568a228a7a9646a">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI14&#160;&#160;&#160;(0x01000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI14 clock selected as MCO source </p>

</div>
</div>
<a id="gad10ee688b7cf27e652ffd003f177fdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10ee688b7cf27e652ffd003f177fdcd">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSE&#160;&#160;&#160;(0x03000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE clock selected as MCO source \ </p>

</div>
</div>
<a id="ga96c817553f5f226b1d661b1448ed820a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c817553f5f226b1d661b1448ed820a">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSI&#160;&#160;&#160;(0x02000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI clock selected as MCO source \ </p>

</div>
</div>
<a id="ga094e2368e960d1ce0d46a76a0d4cf736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga094e2368e960d1ce0d46a76a0d4cf736">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_MCO_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0F000000 </p>

</div>
</div>
<a id="gab345908eef02b3029dd78be58baa0c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab345908eef02b3029dd78be58baa0c8d">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_NOCLOCK&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock </p>

</div>
</div>
<a id="gac1b83ae21df9327e2a705b19ce981da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1b83ae21df9327e2a705b19ce981da6">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_PLL&#160;&#160;&#160;(0x07000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock divided by 2 selected as MCO source </p>

</div>
</div>
<a id="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf3b078108fdaf7e66d15ae71ec4181">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SYSCLK&#160;&#160;&#160;(0x04000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock selected as MCO source </p>

</div>
</div>
<a id="ga2c2055812655d6acfda9a73dd2e94e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2055812655d6acfda9a73dd2e94e10">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO prescaler <br  />
 </p>

</div>
</div>
<a id="gac0bd335b38b0a72a0f42661829727fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0bd335b38b0a72a0f42661829727fbd">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV1&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 1 <br  />
 </p>

</div>
</div>
<a id="ga9d342ce76bcf1263655d2bf6a5fb9b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d342ce76bcf1263655d2bf6a5fb9b70">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV128&#160;&#160;&#160;(0x70000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 128 <br  />
 </p>

</div>
</div>
<a id="ga8aaa21720ceabda4cee4c9dcb8684ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aaa21720ceabda4cee4c9dcb8684ccf">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV16&#160;&#160;&#160;(0x40000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 16 <br  />
 </p>

</div>
</div>
<a id="ga41db56060b3511b3091d081c7c1ef659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41db56060b3511b3091d081c7c1ef659">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV2&#160;&#160;&#160;(0x10000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 2 <br  />
 </p>

</div>
</div>
<a id="ga4377674783b059ad394bffa7c435d816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4377674783b059ad394bffa7c435d816">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV32&#160;&#160;&#160;(0x50000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 32 <br  />
 </p>

</div>
</div>
<a id="gaae98d1559e9bebb8a7221f23e87772dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae98d1559e9bebb8a7221f23e87772dd">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV4&#160;&#160;&#160;(0x20000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 4 <br  />
 </p>

</div>
</div>
<a id="ga733cee28eca0dbfb1003b741d8115a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733cee28eca0dbfb1003b741d8115a72">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV64&#160;&#160;&#160;(0x60000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 64 <br  />
 </p>

</div>
</div>
<a id="gaeb847ba58050383bb4f73e743fb05ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb847ba58050383bb4f73e743fb05ee4">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV8&#160;&#160;&#160;(0x30000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO is divided by 8 <br  />
 </p>

</div>
</div>
<a id="ga0d800fa49d4ed43fde0f5342dc9d2831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d800fa49d4ed43fde0f5342dc9d2831">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x70000000 </p>

</div>
</div>
<a id="gaa65442d202aed917e45ca56bf2e85809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa65442d202aed917e45ca56bf2e85809">&#9670;&nbsp;</a></span>RCC_CFGR_MCOSEL_PLL_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOSEL_PLL_DIV2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>****************** Bit definition for RCC_CIR register <br  />
 </p>

</div>
</div>
<a id="ga538fd5df8d890696483a0e901d739309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga538fd5df8d890696483a0e901d739309">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">RCC_CFGR_PLLMUL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLMUL[3:0] bits (PLL multiplication factor) </p>

</div>
</div>
<a id="ga00eda495752ab6400a8610d3f71c634e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00eda495752ab6400a8610d3f71c634e">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL10&#160;&#160;&#160;(0x00200000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock10 </p>

</div>
</div>
<a id="gae2f10b3a0f764c794b7986bcc476c4c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f10b3a0f764c794b7986bcc476c4c8">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL11&#160;&#160;&#160;(0x00240000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*11 </p>

</div>
</div>
<a id="gad4d4ff081f554fcb4278df9f259f2392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d4ff081f554fcb4278df9f259f2392">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL12&#160;&#160;&#160;(0x00280000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*12 </p>

</div>
</div>
<a id="ga3a3e767c6d6d342f05a9dac2272ff01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a3e767c6d6d342f05a9dac2272ff01c">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL13&#160;&#160;&#160;(0x002C0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*13 </p>

</div>
</div>
<a id="ga51b08f0069351ceff373bcd0e216ea96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51b08f0069351ceff373bcd0e216ea96">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL14&#160;&#160;&#160;(0x00300000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*14 </p>

</div>
</div>
<a id="ga687b2c837792e8c3f276ee1d4c20b7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga687b2c837792e8c3f276ee1d4c20b7f4">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL15&#160;&#160;&#160;(0x00340000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*15 </p>

</div>
</div>
<a id="gae1ef5de15a26513ab208a48a21f8aa58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ef5de15a26513ab208a48a21f8aa58">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL16&#160;&#160;&#160;(0x00380000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*16 MCO configuration </p>

</div>
</div>
<a id="gabcc53e7555ec8171db162de2bdd30d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc53e7555ec8171db162de2bdd30d6f">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL2&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*2 </p>

</div>
</div>
<a id="ga599cf14f159345374d91a96e645b105b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599cf14f159345374d91a96e645b105b">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL3&#160;&#160;&#160;(0x00040000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*3 </p>

</div>
</div>
<a id="gaf76c27dba3f4be2433fd5a384a1877ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf76c27dba3f4be2433fd5a384a1877ae">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL4&#160;&#160;&#160;(0x00080000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*4 </p>

</div>
</div>
<a id="gac3eefd08698972d5ed05f76547ccdd93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3eefd08698972d5ed05f76547ccdd93">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL5&#160;&#160;&#160;(0x000C0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*5 </p>

</div>
</div>
<a id="gaf7e89d2d6400ab0e8583b6016ace93b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7e89d2d6400ab0e8583b6016ace93b7">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL6&#160;&#160;&#160;(0x00100000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*6 </p>

</div>
</div>
<a id="ga49c36310c8cbab5f934ee5766dc6c1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49c36310c8cbab5f934ee5766dc6c1c5">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL7&#160;&#160;&#160;(0x00140000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*7 </p>

</div>
</div>
<a id="ga8a409fec792612f0583ed37fd5bffd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a409fec792612f0583ed37fd5bffd16">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL8&#160;&#160;&#160;(0x00180000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*8 </p>

</div>
</div>
<a id="ga603d5a84759f97f12f9492b4c6da7918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603d5a84759f97f12f9492b4c6da7918">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL9&#160;&#160;&#160;(0x001C0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*9 </p>

</div>
</div>
<a id="ga00db50b9aedde139842945837323fef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00db50b9aedde139842945837323fef3">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_0&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga5071ad49eba8116a452455050a45e393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5071ad49eba8116a452455050a45e393">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_1&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga6c7ccedfebcece45df4b537b55cc2ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c7ccedfebcece45df4b537b55cc2ecf">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_2&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="gaa214686c587e1215b6a002fdc99c9f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa214686c587e1215b6a002fdc99c9f2a">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_3&#160;&#160;&#160;(0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga53dbf923987ff88fcd4e823c4ff75c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53dbf923987ff88fcd4e823c4ff75c65">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x003C0000 </p>

</div>
</div>
<a id="gacaaed1755f7701e28fb7a5756b0f80d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaaed1755f7701e28fb7a5756b0f80d0">&#9670;&nbsp;</a></span>RCC_CFGR_PLLNODIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLNODIV&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9">RCC_CFGR_PLLNODIV_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL is not divided to MCO <br  />
 </p>

</div>
</div>
<a id="ga404e13cabec4a62877f3fcccdf7cb1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga404e13cabec4a62877f3fcccdf7cb1c9">&#9670;&nbsp;</a></span>RCC_CFGR_PLLNODIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLNODIV_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLNODIV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 \ </p>

</div>
</div>
<a id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PLLSRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL entry clock source </p>

</div>
</div>
<a id="ga6088620a3c2162915b628cd7a4492579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6088620a3c2162915b628cd7a4492579">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC_HSE_PREDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSE_PREDIV&#160;&#160;&#160;(0x00010000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE/PREDIV clock selected as PLL entry clock source </p>

</div>
</div>
<a id="gabf9663a4607082db6e39894950087850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf9663a4607082db6e39894950087850">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC_HSI_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSI_DIV2&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock divided by 2 selected as PLL entry clock \ source </p>

</div>
</div>
<a id="ga084925eb0aca8d042bbd80e71c73246b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga084925eb0aca8d042bbd80e71c73246b">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_PLLSRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga39cb6bd06fb93eed1e2fe9da0297810a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39cb6bd06fb93eed1e2fe9da0297810a">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE divider for PLL entry </p>

</div>
</div>
<a id="ga0115b48668fc4d69d60ba6172b3973cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0115b48668fc4d69d60ba6172b3973cc">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE/PREDIV clock not divided for PLL entry </p>

</div>
</div>
<a id="gae2a06a450613eb60b94a5ce3b173a756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a06a450613eb60b94a5ce3b173a756">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2&#160;&#160;&#160;(0x00020000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE/PREDIV clock divided by 2 for PLL entry PLLMUL configuration </p>

</div>
</div>
<a id="gad5d2aec39e3d96338c036054a7f8e55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5d2aec39e3d96338c036054a7f8e55a">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PLLXTPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 \ </p>

</div>
</div>
<a id="ga23ea8e58acd3be7449d44ac374fc74c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23ea8e58acd3be7449d44ac374fc74c9">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e">RCC_CFGR_PPRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRE[2:0] bits (APB prescaler) </p>

</div>
</div>
<a id="gad4c209254b4d64fed532dc3b1b225cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c209254b4d64fed532dc3b1b225cad">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_0&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga739d2ec3ef025971724c56bd441a028c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739d2ec3ef025971724c56bd441a028c">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_1&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_PPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga9dd1090e3533051080ad6330c23bb1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dd1090e3533051080ad6330c23bb1e8">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_2&#160;&#160;&#160;(0x4U &lt;&lt; RCC_CFGR_PPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga96b327debdecc8d7cb1348bffa10f449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b327debdecc8d7cb1348bffa10f449">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV1&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK not divided </p>

</div>
</div>
<a id="ga7b8c69e27ab07c9a7219d2c746616ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b8c69e27ab07c9a7219d2c746616ab2">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV16&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9">RCC_CFGR_PPRE_DIV16_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16 ADCPPRE configuration </p>

</div>
</div>
<a id="gae00a2a8c962435e71f56205816c487a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00a2a8c962435e71f56205816c487a9">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV16_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV16_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_PPRE_DIV16_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000700 </p>

</div>
</div>
<a id="ga291734798fe9cc096b93d0798562a888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291734798fe9cc096b93d0798562a888">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff">RCC_CFGR_PPRE_DIV2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2 </p>

</div>
</div>
<a id="ga3872385d16447d66a4a8b759e0e953ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3872385d16447d66a4a8b759e0e953ff">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_PPRE_DIV2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gab6669f4d4c82666c4d36e9ee381af3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6669f4d4c82666c4d36e9ee381af3f7">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0">RCC_CFGR_PPRE_DIV4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4 </p>

</div>
</div>
<a id="gab4ef39508047dd9b28993373ea4d24e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4ef39508047dd9b28993373ea4d24e0">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV4_Msk&#160;&#160;&#160;(0x5U &lt;&lt; RCC_CFGR_PPRE_DIV4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000500 </p>

</div>
</div>
<a id="gaf392829682cb0d80bbccbced1ffb95f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf392829682cb0d80bbccbced1ffb95f2">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107">RCC_CFGR_PPRE_DIV8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8 </p>

</div>
</div>
<a id="ga67684736dc5c768eb8367b71eb6b7107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67684736dc5c768eb8367b71eb6b7107">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_DIV8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_DIV8_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_PPRE_DIV8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000600 </p>

</div>
</div>
<a id="gadea90553234b61ff6cb92638c953fd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadea90553234b61ff6cb92638c953fd8e">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RCC_CFGR_PPRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000700 </p>

</div>
</div>
<a id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eea5e5f7743a7e8995b8beeb18355c1">&#9670;&nbsp;</a></span>RCC_CFGR_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SW[1:0] bits (System clock Switch) </p>

</div>
</div>
<a id="ga99f08d86fd41824058a7fdf817f7e2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99f08d86fd41824058a7fdf817f7e2fd">&#9670;&nbsp;</a></span>RCC_CFGR_SW_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_0&#160;&#160;&#160;(0x1U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga72d51cb5d66ee1aa4d2c6f14796a072f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72d51cb5d66ee1aa4d2c6f14796a072f">&#9670;&nbsp;</a></span>RCC_CFGR_SW_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_1&#160;&#160;&#160;(0x2U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gafb563f217242d969f4355d0818fde705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb563f217242d969f4355d0818fde705">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSE&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE selected as system clock </p>

</div>
</div>
<a id="gacbac8bae4f0808b3c3a5185aa10081fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbac8bae4f0808b3c3a5185aa10081fb">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSI&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI selected as system clock </p>

</div>
</div>
<a id="ga06ad7777386bbf5555ef8b02939197aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06ad7777386bbf5555ef8b02939197aa">&#9670;&nbsp;</a></span>RCC_CFGR_SW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_Msk&#160;&#160;&#160;(0x3U &lt;&lt; <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 </p>

</div>
</div>
<a id="ga87389cacb2eaf53730da13a2a33cd487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87389cacb2eaf53730da13a2a33cd487">&#9670;&nbsp;</a></span>RCC_CFGR_SW_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_PLL&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL selected as system clock SWS configuration </p>

</div>
</div>
<a id="ga0cf9dd749ab13a3b9d55308e24f60160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf9dd749ab13a3b9d55308e24f60160">&#9670;&nbsp;</a></span>RCC_CFGR_SW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_Pos&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; SW configuration </p>

</div>
</div>
<a id="ga15bf2269500dc97e137315f44aa015c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bf2269500dc97e137315f44aa015c9">&#9670;&nbsp;</a></span>RCC_CFGR_SWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWS[1:0] bits (System Clock Switch Status) </p>

</div>
</div>
<a id="ga1eae59112c51def51979e31e8695b39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eae59112c51def51979e31e8695b39f">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_0&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CFGR_SWS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gaad3a5718999d7259f216137a23c2a379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad3a5718999d7259f216137a23c2a379">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_1&#160;&#160;&#160;(0x2U &lt;&lt; RCC_CFGR_SWS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gae09a0202f441c1a43e69c62331d50a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae09a0202f441c1a43e69c62331d50a08">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSE&#160;&#160;&#160;(0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE oscillator used as system clock </p>

</div>
</div>
<a id="ga6764639cf221e1ebc0b5448dcaed590a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6764639cf221e1ebc0b5448dcaed590a">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSI&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI oscillator used as system clock </p>

</div>
</div>
<a id="gaef0b6cd7629c047bcc4ac3e88d920e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef0b6cd7629c047bcc4ac3e88d920e25">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RCC_CFGR_SWS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000C </p>

</div>
</div>
<a id="ga2c67e2279804a83ef24438267d9d4a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c67e2279804a83ef24438267d9d4a6c">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_PLL&#160;&#160;&#160;(0x00000008U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL used as system clock HPRE configuration </p>

</div>
</div>
<a id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46edb2b9568f002feba7b4312ed92c1f">&#9670;&nbsp;</a></span>RCC_CIR_CSSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System Interrupt Clear </p>

</div>
</div>
<a id="ga66a9cf76bbf90f432815527965cb5c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a9cf76bbf90f432815527965cb5c3e">&#9670;&nbsp;</a></span>RCC_CIR_CSSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_CSSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="gad66b719e4061294de35af58cc27aba7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66b719e4061294de35af58cc27aba7f">&#9670;&nbsp;</a></span>RCC_CIR_CSSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System Interrupt flag </p>

</div>
</div>
<a id="ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">&#9670;&nbsp;</a></span>RCC_CIR_CSSF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_CSSF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga9464e8188d717902990b467a9396d238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9464e8188d717902990b467a9396d238">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt Clear </p>

</div>
</div>
<a id="ga2211dd40005f6152d0e8258d380a6713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2211dd40005f6152d0e8258d380a6713">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga11ea196450aac9ac35e283a66afc3da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11ea196450aac9ac35e283a66afc3da6">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt flag </p>

</div>
</div>
<a id="ga1cbcd4b04177bd2420126b0de418de2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cbcd4b04177bd2420126b0de418de2e">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga5492f9b58600cf66616eb931b48b3c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5492f9b58600cf66616eb931b48b3c11">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt Enable \ </p>

</div>
</div>
<a id="ga2f6db5519f1bbb1d42ee0f43367e7fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f6db5519f1bbb1d42ee0f43367e7fd9">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gabc1c15a682f139768c986e281916db12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1c15a682f139768c986e281916db12">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf">RCC_CIR_HSI14RDYC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI14 Ready Interrupt Clear </p>

</div>
</div>
<a id="ga38ca7cf68047dfc11a421e3f389b6acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38ca7cf68047dfc11a421e3f389b6acf">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSI14RDYC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 \ </p>

</div>
</div>
<a id="ga50433b2663ccee3a4ad2f219da4b74b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50433b2663ccee3a4ad2f219da4b74b6">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd">RCC_CIR_HSI14RDYF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI14 Ready Interrupt flag </p>

</div>
</div>
<a id="ga88ff77a8821fffcb4c1cf7876663a6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ff77a8821fffcb4c1cf7876663a6bd">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSI14RDYF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 \ </p>

</div>
</div>
<a id="ga1854e5c45c0cb76d0cd468a4546505d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1854e5c45c0cb76d0cd468a4546505d4">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422">RCC_CIR_HSI14RDYIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI14 Ready Interrupt Enable </p>

</div>
</div>
<a id="gae6cfdde12755aea3ff9881d398d0c422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6cfdde12755aea3ff9881d398d0c422">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSI14RDYIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gad1b58377908e5c31a684747d0a80ecb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b58377908e5c31a684747d0a80ecb2">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt Clear </p>

</div>
</div>
<a id="ga657cffa4be41e26f7b5383719dd7781a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657cffa4be41e26f7b5383719dd7781a">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gad38877547c4cbbb94659d5726f377163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38877547c4cbbb94659d5726f377163">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt flag </p>

</div>
</div>
<a id="ga8c72d692b99c4539982fea718b2ba8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c72d692b99c4539982fea718b2ba8a6">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gac714351a6f9dab4741354fb017638580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac714351a6f9dab4741354fb017638580">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt Enable \ </p>

</div>
</div>
<a id="gac7aeb42d0a5ef8e7bac1876e0689814e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7aeb42d0a5ef8e7bac1876e0689814e">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga144b5147f3a8d0bfda04618e301986aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144b5147f3a8d0bfda04618e301986aa">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt Clear </p>

</div>
</div>
<a id="gaba1367e36a992aae85f9e8f9921e9426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba1367e36a992aae85f9e8f9921e9426">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc100e7ae673dfcec7be79af0d91dfe">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt flag </p>

</div>
</div>
<a id="ga58e246b3d87483bf3ca4a55d470acf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58e246b3d87483bf3ca4a55d470acf4f">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0ad2672c9ba1b26012cbc6d423dff8">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt Enable \ </p>

</div>
</div>
<a id="ga24446323cbae3ab353f248d23655b822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24446323cbae3ab353f248d23655b822">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga982989563f1a95c89bf7f4a25d99f704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982989563f1a95c89bf7f4a25d99f704">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt Clear </p>

</div>
</div>
<a id="ga11edf191b118ca860e0eca011f113ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11edf191b118ca860e0eca011f113ad9">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb94ccfe6a212f020e732d1dd787a6fb">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt flag </p>

</div>
</div>
<a id="gac2542dd9dbe634971278d2f4e24c3091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2542dd9dbe634971278d2f4e24c3091">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga872ba937149a7372138df06f8188ab56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872ba937149a7372138df06f8188ab56">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt Enable \ </p>

</div>
</div>
<a id="ga7ba1782e2e14efd1bd9feabf1608fd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ba1782e2e14efd1bd9feabf1608fd5a">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga245af864b194f0c2b2389ea1ee49a396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245af864b194f0c2b2389ea1ee49a396">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt Clear </p>

</div>
</div>
<a id="ga1ee90d2a5649fe386ba87eeead64ada1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee90d2a5649fe386ba87eeead64ada1">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f007895a17e668f22f7b8b24ca90aec">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt flag </p>

</div>
</div>
<a id="ga88d53f154b50703f3ab18f017b7ace1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d53f154b50703f3ab18f017b7ace1c">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b70927cab2ba9cf82d1620cf88b0f95">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt Enable \ </p>

</div>
</div>
<a id="ga6fdb478ae8c7d99d780c78bb68830dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdb478ae8c7d99d780c78bb68830dd5">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga77b4ef4b9ba4e72a044b1149dae3eadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b4ef4b9ba4e72a044b1149dae3eadb">&#9670;&nbsp;</a></span>RCC_CR2_HSI14CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14CAL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006">RCC_CR2_HSI14CAL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed 14MHz clock Calibration </p>

</div>
</div>
<a id="ga2f2f1af034ffdba9c5deb60b87115006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2f1af034ffdba9c5deb60b87115006">&#9670;&nbsp;</a></span>RCC_CR2_HSI14CAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14CAL_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; RCC_CR2_HSI14CAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FF00 \ </p>

</div>
</div>
<a id="gaa9533da17718a4111cd8e1108b41d3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9533da17718a4111cd8e1108b41d3a4">&#9670;&nbsp;</a></span>RCC_CR2_HSI14DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14DIS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276">RCC_CR2_HSI14DIS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed 14MHz clock disable </p>

</div>
</div>
<a id="ga26b18f1550e5cd23ded712c378ad9276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b18f1550e5cd23ded712c378ad9276">&#9670;&nbsp;</a></span>RCC_CR2_HSI14DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14DIS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR2_HSI14DIS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gaf600a82eec2d1445e91af6f98baf042e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf600a82eec2d1445e91af6f98baf042e">&#9670;&nbsp;</a></span>RCC_CR2_HSI14ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14ON&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517">RCC_CR2_HSI14ON_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed 14MHz clock enable </p>

</div>
</div>
<a id="ga6d758a2abc2a63358615683abcb80517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d758a2abc2a63358615683abcb80517">&#9670;&nbsp;</a></span>RCC_CR2_HSI14ON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14ON_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR2_HSI14ON_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga28b35b97ca54ca0e6fe7053c4d500f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b35b97ca54ca0e6fe7053c4d500f04">&#9670;&nbsp;</a></span>RCC_CR2_HSI14RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14RDY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2">RCC_CR2_HSI14RDY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed 14MHz clock ready flag </p>

</div>
</div>
<a id="gaeb95c84d117aded0ef4fd5768bb0b4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb95c84d117aded0ef4fd5768bb0b4d2">&#9670;&nbsp;</a></span>RCC_CR2_HSI14RDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14RDY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR2_HSI14RDY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga45b76ccb2dacdf483d281725ce92d61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b76ccb2dacdf483d281725ce92d61a">&#9670;&nbsp;</a></span>RCC_CR2_HSI14TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14TRIM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436">RCC_CR2_HSI14TRIM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed 14MHz clock trimming </p>

</div>
</div>
<a id="ga4c341897aaf651eacb08f83612a5b436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c341897aaf651eacb08f83612a5b436">&#9670;&nbsp;</a></span>RCC_CR2_HSI14TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2_HSI14TRIM_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; RCC_CR2_HSI14TRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F8 </p>

</div>
</div>
<a id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05308869ad055e1e6f2c32d738aecd">&#9670;&nbsp;</a></span>RCC_CR_CSSON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System enable </p>

</div>
</div>
<a id="gaaf02f4983b7cd9e1b664729cf6abb1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf02f4983b7cd9e1b664729cf6abb1f5">&#9670;&nbsp;</a></span>RCC_CR_CSSON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_CSSON_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gaa3288090671af5a959aae4d7f7696d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3288090671af5a959aae4d7f7696d55">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock Bypass \ </p>

</div>
</div>
<a id="gac04d2021b54bf9a1b66578c67a436b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac04d2021b54bf9a1b66578c67a436b45">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8228c9020595b4cf9995137b8c9a7d">&#9670;&nbsp;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock enable </p>

</div>
</div>
<a id="ga71f5167bea85df0b393de9d3846ea8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f5167bea85df0b393de9d3846ea8d1">&#9670;&nbsp;</a></span>RCC_CR_HSEON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSEON_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a34e00182c83409d89ff566cb02cc4">&#9670;&nbsp;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock ready flag </p>

</div>
</div>
<a id="ga993e8ee50d7049e18ec9ee1e5ddcaa64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993e8ee50d7049e18ec9ee1e5ddcaa64">&#9670;&nbsp;</a></span>RCC_CR_HSERDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSERDY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga67ae770db9851f14ad7c14a693f0f6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ae770db9851f14ad7c14a693f0f6d3">&#9670;&nbsp;</a></span>RCC_CR_HSICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock Calibration </p>

</div>
</div>
<a id="gad7daa7754e54d65916ddc54f37274d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7daa7754e54d65916ddc54f37274d3a">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_0&#160;&#160;&#160;(0x01U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga78054087161dee567cadbb4b4b96fb08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78054087161dee567cadbb4b4b96fb08">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_1&#160;&#160;&#160;(0x02U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gab0c4bac85beb7de5916897f88150dc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0c4bac85beb7de5916897f88150dc3f">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_2&#160;&#160;&#160;(0x04U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga03f71cd53f075e9d35fcbfe7ed3f6e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03f71cd53f075e9d35fcbfe7ed3f6e12">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_3&#160;&#160;&#160;(0x08U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gaf26eb00e1872a3754f200a3c32019e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26eb00e1872a3754f200a3c32019e50">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_4&#160;&#160;&#160;(0x10U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga4c5b733061a3c4c6d69a7a15cbcb0b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5b733061a3c4c6d69a7a15cbcb0b87">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_5&#160;&#160;&#160;(0x20U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gaee2d6b30ee4bf41d2b171adf273a6ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2d6b30ee4bf41d2b171adf273a6ee7">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_6&#160;&#160;&#160;(0x40U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gab42d5e412867df093ec2ea4b8dc2bf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab42d5e412867df093ec2ea4b8dc2bf29">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_7&#160;&#160;&#160;(0x80U &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga6b0cd0084e6349428abdb91755f0a3d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b0cd0084e6349428abdb91755f0a3d3">&#9670;&nbsp;</a></span>RCC_CR_HSICAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; RCC_CR_HSICAL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FF00 </p>

</div>
</div>
<a id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock enable </p>

</div>
</div>
<a id="ga21adcb31640b6407baff549c0e7d1af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21adcb31640b6407baff549c0e7d1af0">&#9670;&nbsp;</a></span>RCC_CR_HSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSION_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock ready flag </p>

</div>
</div>
<a id="ga55c613573a83b8399c228dca39063947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55c613573a83b8399c228dca39063947">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga5cb4397b2095c31660a01b748386aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb4397b2095c31660a01b748386aa70">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock trimming </p>

</div>
</div>
<a id="gaab999bbbc1d365d0100d34eaa9f426eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab999bbbc1d365d0100d34eaa9f426eb">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_0&#160;&#160;&#160;(0x01U &lt;&lt; RCC_CR_HSITRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga569d6a29d774e0f125b0c2b3671fae3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga569d6a29d774e0f125b0c2b3671fae3c">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_1&#160;&#160;&#160;(0x02U &lt;&lt; RCC_CR_HSITRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga10d80d64137e36f5183f6aa7002de6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10d80d64137e36f5183f6aa7002de6f5">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_2&#160;&#160;&#160;(0x04U &lt;&lt; RCC_CR_HSITRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gafe20245d2d971238dba9ee371a299ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe20245d2d971238dba9ee371a299ba9">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_3&#160;&#160;&#160;(0x08U &lt;&lt; RCC_CR_HSITRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga1f9ab2e93a0b9b70d33812bcc5e920c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9ab2e93a0b9b70d33812bcc5e920c1">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_4&#160;&#160;&#160;(0x10U &lt;&lt; RCC_CR_HSITRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga47c875ded980268c8d87803fde1d3add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47c875ded980268c8d87803fde1d3add">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; RCC_CR_HSITRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F8 </p>

</div>
</div>
<a id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL enable </p>

</div>
</div>
<a id="ga60dd7c471ec3ba4587e0cecdc8238f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60dd7c471ec3ba4587e0cecdc8238f87">&#9670;&nbsp;</a></span>RCC_CR_PLLON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_PLLON_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock ready flag </p>

</div>
</div>
<a id="ga237ae9216a3ae5c1f6833a52995413df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237ae9216a3ae5c1f6833a52995413df">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a7079ba87dd7acd5ed7fe7b704e85f">&#9670;&nbsp;</a></span>RCC_CSR_IWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Independent Watchdog reset flag </p>

</div>
</div>
<a id="gabb81cb1777e6e846b6199b64132bcb97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb81cb1777e6e846b6199b64132bcb97">&#9670;&nbsp;</a></span>RCC_CSR_IWDGRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20000000 </p>

</div>
</div>
<a id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675455250b91f125d52f5d347c2c0fbf">&#9670;&nbsp;</a></span>RCC_CSR_LPWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-Power reset flag </p>

</div>
</div>
<a id="ga8b42e835fb77d45779cdf4d22a0ea22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b42e835fb77d45779cdf4d22a0ea22a">&#9670;&nbsp;</a></span>RCC_CSR_LPWRRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803cbf97bda1ebaf9afee2a3c9f0851b">&#9670;&nbsp;</a></span>RCC_CSR_LSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Low Speed oscillator enable </p>

</div>
</div>
<a id="gabe63b332158f8886948205ff9edcf248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe63b332158f8886948205ff9edcf248">&#9670;&nbsp;</a></span>RCC_CSR_LSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSION_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gab569110e757aee573ebf9ad80812e8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab569110e757aee573ebf9ad80812e8bb">&#9670;&nbsp;</a></span>RCC_CSR_LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Low Speed oscillator Ready </p>

</div>
</div>
<a id="ga49a5c93576efd3e5d284351db6125373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49a5c93576efd3e5d284351db6125373">&#9670;&nbsp;</a></span>RCC_CSR_LSIRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga465307306b8e94ad8ed61f8aa62b62e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga465307306b8e94ad8ed61f8aa62b62e5">&#9670;&nbsp;</a></span>RCC_CSR_OBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OBL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OBL reset flag </p>

</div>
</div>
<a id="ga14163f80ac0b005217eb318d0639afef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14163f80ac0b005217eb318d0639afef">&#9670;&nbsp;</a></span>RCC_CSR_OBLRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OBLRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OBL reset flag </p>

</div>
</div>
<a id="ga467cb2b4f51473b0be7b4e416a86bd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga467cb2b4f51473b0be7b4e416a86bd5d">&#9670;&nbsp;</a></span>RCC_CSR_OBLRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OBLRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e26d2902d11e638cd0b702332f53ab1">&#9670;&nbsp;</a></span>RCC_CSR_PINRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN reset flag </p>

</div>
</div>
<a id="ga13e888e00c5b2226b70179c6c69b77a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e888e00c5b2226b70179c6c69b77a6">&#9670;&nbsp;</a></span>RCC_CSR_PINRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837e2d7e2395ac45ebe2aea95ecde9bf">&#9670;&nbsp;</a></span>RCC_CSR_PORRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR/PDR reset flag </p>

</div>
</div>
<a id="ga6ea00bd02372ecbc60c5fa71a37dc8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea00bd02372ecbc60c5fa71a37dc8dd">&#9670;&nbsp;</a></span>RCC_CSR_PORRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="gafc26c5996b14005a70afbeaa29aae716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc26c5996b14005a70afbeaa29aae716">&#9670;&nbsp;</a></span>RCC_CSR_RMVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remove reset flag </p>

</div>
</div>
<a id="ga82a7f8a2897bcc1313d58389fc18ad4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a7f8a2897bcc1313d58389fc18ad4c">&#9670;&nbsp;</a></span>RCC_CSR_RMVF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_RMVF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="ga16e89534934436ee8958440882b71e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e89534934436ee8958440882b71e6f">&#9670;&nbsp;</a></span>RCC_CSR_SFTRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Reset flag </p>

</div>
</div>
<a id="ga7217efb6cbdb6fbf39721fe496249225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7217efb6cbdb6fbf39721fe496249225">&#9670;&nbsp;</a></span>RCC_CSR_SFTRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 </p>

</div>
</div>
<a id="ga27b69a225968d4cc74a0390b729a3baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27b69a225968d4cc74a0390b729a3baf">&#9670;&nbsp;</a></span>RCC_CSR_V18PWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_V18PWRRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3">RCC_CSR_V18PWRRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>V1.8 power domain reset flag </p>

</div>
</div>
<a id="gacd07ab094d444b53faa19d12a44434b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd07ab094d444b53faa19d12a44434b3">&#9670;&nbsp;</a></span>RCC_CSR_V18PWRRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_V18PWRRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_V18PWRRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabd7bbde7e78c9c8f5fd46e34771826">&#9670;&nbsp;</a></span>RCC_CSR_WWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window watchdog reset flag \ </p>

</div>
</div>
<a id="ga6d9afc0a5d27d08ef63dde9f0a39514d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9afc0a5d27d08ef63dde9f0a39514d">&#9670;&nbsp;</a></span>RCC_CSR_WWDGRSTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 </p>

</div>
</div>
<a id="ga0cb880cece843ba5314120abcf14e9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb880cece843ba5314120abcf14e9fc">&#9670;&nbsp;</a></span>RTC_ALRMAR_DT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10000000 </p>

</div>
</div>
<a id="ga6e2e76ce2645d0c9d2587d4172edcd58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2e76ce2645d0c9d2587d4172edcd58">&#9670;&nbsp;</a></span>RTC_ALRMAR_DT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20000000 </p>

</div>
</div>
<a id="ga5b864018e7de62c954d6fff34bde926f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b864018e7de62c954d6fff34bde926f">&#9670;&nbsp;</a></span>RTC_ALRMAR_DT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DT_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x30000000 </p>

</div>
</div>
<a id="ga687a85ed4e7623bdb60196f706ab62e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga687a85ed4e7623bdb60196f706ab62e9">&#9670;&nbsp;</a></span>RTC_ALRMAR_DU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="ga8d2ec65de047fdece20083f030cc6cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d2ec65de047fdece20083f030cc6cfd">&#9670;&nbsp;</a></span>RTC_ALRMAR_DU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="gaeb0050d5e8d64e4f684e325446ea173a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0050d5e8d64e4f684e325446ea173a">&#9670;&nbsp;</a></span>RTC_ALRMAR_DU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="ga79a55db963d0707fc0ae14bffc51c297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79a55db963d0707fc0ae14bffc51c297">&#9670;&nbsp;</a></span>RTC_ALRMAR_DU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="ga6f818fa2666247ad93611752020097b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f818fa2666247ad93611752020097b1">&#9670;&nbsp;</a></span>RTC_ALRMAR_DU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_DU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0F000000 </p>

</div>
</div>
<a id="ga4165b904cdf6bdf4ed6c892d73953453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4165b904cdf6bdf4ed6c892d73953453">&#9670;&nbsp;</a></span>RTC_ALRMAR_HT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="gab50f98903ad0183c52c40375d45d4d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab50f98903ad0183c52c40375d45d4d77">&#9670;&nbsp;</a></span>RTC_ALRMAR_HT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="gacfbc262cd63d3a1c5cdf4937cc57ec37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfbc262cd63d3a1c5cdf4937cc57ec37">&#9670;&nbsp;</a></span>RTC_ALRMAR_HT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HT_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00300000 </p>

</div>
</div>
<a id="ga756c2c137f6d1f89bba95347245b014c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756c2c137f6d1f89bba95347245b014c">&#9670;&nbsp;</a></span>RTC_ALRMAR_HU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga2068b4116fca73a63b1c98f51902acef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2068b4116fca73a63b1c98f51902acef">&#9670;&nbsp;</a></span>RTC_ALRMAR_HU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gab7642e83ff425a1fe2695d1100ce7c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7642e83ff425a1fe2695d1100ce7c35">&#9670;&nbsp;</a></span>RTC_ALRMAR_HU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga9f516916142b3ea6110619e8dc600d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f516916142b3ea6110619e8dc600d2a">&#9670;&nbsp;</a></span>RTC_ALRMAR_HU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga0d3da70f04ca3c7c2f90ee0d0d3c9201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">&#9670;&nbsp;</a></span>RTC_ALRMAR_HU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_HU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000F0000 </p>

</div>
</div>
<a id="ga0dab36fbc475b7ec4442020f159601c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dab36fbc475b7ec4442020f159601c6">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga6782f11cc7f8edf401dec2ff436d7968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6782f11cc7f8edf401dec2ff436d7968">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gaf766f39637efe114b38a1aceb352328d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf766f39637efe114b38a1aceb352328d">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNT_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gac320cc91348b22f3e5c0d6106594c09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac320cc91348b22f3e5c0d6106594c09e">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNT_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007000 </p>

</div>
</div>
<a id="gaeb5ead84647f92b0d1efcf8decb0dd8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5ead84647f92b0d1efcf8decb0dd8f">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga656311cb5632dbc9b4fb5dd2288a6e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656311cb5632dbc9b4fb5dd2288a6e66">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gadc164d7ff70842858281cfaff5f29374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc164d7ff70842858281cfaff5f29374">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga4e1199b4140613e8a1dbe283dd89c772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1199b4140613e8a1dbe283dd89c772">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gac05e67cdb4da1882dd5b8f5a8fe51bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac05e67cdb4da1882dd5b8f5a8fe51bb2">&#9670;&nbsp;</a></span>RTC_ALRMAR_MNU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MNU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga838b33a3595df6fe68152bb31f812beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga838b33a3595df6fe68152bb31f812beb">&#9670;&nbsp;</a></span>RTC_ALRMAR_MSK1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MSK1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gabe0fda62acb0b820b859291e4b45e409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe0fda62acb0b820b859291e4b45e409">&#9670;&nbsp;</a></span>RTC_ALRMAR_MSK2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MSK2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga9b72eca3af2788a6df2aab8efdf48c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b72eca3af2788a6df2aab8efdf48c7e">&#9670;&nbsp;</a></span>RTC_ALRMAR_MSK3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MSK3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga4ade8f686276ed4761f3741cd928b500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ade8f686276ed4761f3741cd928b500">&#9670;&nbsp;</a></span>RTC_ALRMAR_MSK4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_MSK4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="ga1ed4ff622a2ac83edfaadc596995c61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ed4ff622a2ac83edfaadc596995c61a">&#9670;&nbsp;</a></span>RTC_ALRMAR_PM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_PM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="gaae5c1ad41702da26788f5ef52c0d05ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae5c1ad41702da26788f5ef52c0d05ca">&#9670;&nbsp;</a></span>RTC_ALRMAR_ST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_ST_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga2e771d8055c52a1186d3f47dd567457a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e771d8055c52a1186d3f47dd567457a">&#9670;&nbsp;</a></span>RTC_ALRMAR_ST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_ST_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga7fdfe4a92c7ab0c326dc9f2638318f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fdfe4a92c7ab0c326dc9f2638318f97">&#9670;&nbsp;</a></span>RTC_ALRMAR_ST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_ST_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga5f558ae0134c82f7f64c31a4d8bb33f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f558ae0134c82f7f64c31a4d8bb33f0">&#9670;&nbsp;</a></span>RTC_ALRMAR_ST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_ST_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000070 </p>

</div>
</div>
<a id="gaaaf99585af681202a201178f8156dffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf99585af681202a201178f8156dffe">&#9670;&nbsp;</a></span>RTC_ALRMAR_SU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_SU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga9d7edbd0609415ca3a328f8498c4a63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d7edbd0609415ca3a328f8498c4a63c">&#9670;&nbsp;</a></span>RTC_ALRMAR_SU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_SU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga485a8c274aa56f705dc1363484d7085f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga485a8c274aa56f705dc1363484d7085f">&#9670;&nbsp;</a></span>RTC_ALRMAR_SU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_SU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gad9d41833996dbd77a0bfbcd9889957a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d41833996dbd77a0bfbcd9889957a2">&#9670;&nbsp;</a></span>RTC_ALRMAR_SU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_SU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga37bf69143ae7921782d1baa390c1c866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37bf69143ae7921782d1baa390c1c866">&#9670;&nbsp;</a></span>RTC_ALRMAR_SU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_SU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="gaccf0424c522933862730917c9c79f81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf0424c522933862730917c9c79f81b">&#9670;&nbsp;</a></span>RTC_ALRMAR_WDSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR_WDSEL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40000000 </p>

</div>
</div>
<a id="gaeebbc0dfc0a20887ef3582feaa5f1c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeebbc0dfc0a20887ef3582feaa5f1c2b">&#9670;&nbsp;</a></span>RTC_ALRMASSR_MASKSS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMASSR_MASKSS_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="gabbdb202f388835593843f480c3b3af57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbdb202f388835593843f480c3b3af57">&#9670;&nbsp;</a></span>RTC_ALRMASSR_MASKSS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMASSR_MASKSS_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="ga95feb5de45a74d7c75c1fc6515c32870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95feb5de45a74d7c75c1fc6515c32870">&#9670;&nbsp;</a></span>RTC_ALRMASSR_MASKSS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMASSR_MASKSS_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="gae94c65876a1baf0984a6f85aa836b8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae94c65876a1baf0984a6f85aa836b8d0">&#9670;&nbsp;</a></span>RTC_ALRMASSR_MASKSS_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMASSR_MASKSS_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="ga77d71d0606814b6d20253a645bdb5936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d71d0606814b6d20253a645bdb5936">&#9670;&nbsp;</a></span>RTC_ALRMASSR_MASKSS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMASSR_MASKSS_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0F000000 </p>

</div>
</div>
<a id="gadba25e1519a8aa3222912425ae4c4229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba25e1519a8aa3222912425ae4c4229">&#9670;&nbsp;</a></span>RTC_ALRMASSR_SS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMASSR_SS_Msk&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007FFF \ </p>

</div>
</div>
<a id="gaeffec95cc4cbbdbc77e907818b8c7ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeffec95cc4cbbdbc77e907818b8c7ebd">&#9670;&nbsp;</a></span>RTC_CALR_CALM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_0&#160;&#160;&#160;(0x001U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga4b908b77786838e5e2e8a1ee2cbbeeff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b908b77786838e5e2e8a1ee2cbbeeff">&#9670;&nbsp;</a></span>RTC_CALR_CALM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_1&#160;&#160;&#160;(0x002U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gad09f14c1ff24a01d51d5b6c0bba220d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad09f14c1ff24a01d51d5b6c0bba220d6">&#9670;&nbsp;</a></span>RTC_CALR_CALM_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_2&#160;&#160;&#160;(0x004U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gac9146fbef6a53896f3160c89ed651b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9146fbef6a53896f3160c89ed651b90">&#9670;&nbsp;</a></span>RTC_CALR_CALM_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_3&#160;&#160;&#160;(0x008U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga5fe04fc9762d3f680f9145a50898c27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe04fc9762d3f680f9145a50898c27b">&#9670;&nbsp;</a></span>RTC_CALR_CALM_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_4&#160;&#160;&#160;(0x010U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gadc4966c71cab83be4069e0566222d375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc4966c71cab83be4069e0566222d375">&#9670;&nbsp;</a></span>RTC_CALR_CALM_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_5&#160;&#160;&#160;(0x020U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gae240b185d0c9c6e314a456627e6e4834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae240b185d0c9c6e314a456627e6e4834">&#9670;&nbsp;</a></span>RTC_CALR_CALM_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_6&#160;&#160;&#160;(0x040U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gab8880325073e167137366402f15d5683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8880325073e167137366402f15d5683">&#9670;&nbsp;</a></span>RTC_CALR_CALM_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_7&#160;&#160;&#160;(0x080U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga8381cc75166acfc4b4c686ad7e5e599a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8381cc75166acfc4b4c686ad7e5e599a">&#9670;&nbsp;</a></span>RTC_CALR_CALM_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_8&#160;&#160;&#160;(0x100U &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga347a7b8bed29029bd0d8a78ce03268c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga347a7b8bed29029bd0d8a78ce03268c8">&#9670;&nbsp;</a></span>RTC_CALR_CALM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALM_Msk&#160;&#160;&#160;(0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000001FF </p>

</div>
</div>
<a id="ga5632e54eb1a07b95a3024c2a52665a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5632e54eb1a07b95a3024c2a52665a24">&#9670;&nbsp;</a></span>RTC_CALR_CALP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaa75bb89101a1da73b2d78c1486dbf2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75bb89101a1da73b2d78c1486dbf2e2">&#9670;&nbsp;</a></span>RTC_CALR_CALW16_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALW16_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALW16_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gac4a1d426d16a747f07e8d8cf98c7275e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a1d426d16a747f07e8d8cf98c7275e">&#9670;&nbsp;</a></span>RTC_CALR_CALW8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR_CALW8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CALR_CALW8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga01aac32ee74fbafd54de75ee53bf1417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01aac32ee74fbafd54de75ee53bf1417">&#9670;&nbsp;</a></span>RTC_CR_ADD1H_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ADD1H_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ADD1H_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga1adc6f86be463291c228b8a2bd3cfa40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1adc6f86be463291c228b8a2bd3cfa40">&#9670;&nbsp;</a></span>RTC_CR_ALRAE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ALRAE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRAE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga0efcbd64f981117d73fe6d631c48f45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0efcbd64f981117d73fe6d631c48f45e">&#9670;&nbsp;</a></span>RTC_CR_ALRAIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ALRAIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga3675c7d64de46ab9f1cf279d7abaffe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3675c7d64de46ab9f1cf279d7abaffe2">&#9670;&nbsp;</a></span>RTC_CR_BKP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_BKP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_BKP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga93e690c1dc87dff6f36fea71cf6bb57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93e690c1dc87dff6f36fea71cf6bb57c">&#9670;&nbsp;</a></span>RTC_CR_BYPSHAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_BYPSHAD_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga35471924ed2a9a83b6af8bd8e2251f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35471924ed2a9a83b6af8bd8e2251f8b">&#9670;&nbsp;</a></span>RTC_CR_COE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_COE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_COE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="gad8dc824636e99382fcd50b39a6fce8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8dc824636e99382fcd50b39a6fce8dc">&#9670;&nbsp;</a></span>RTC_CR_COSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_COSEL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_COSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga6634873135b509b3a483abcbd1e0f347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6634873135b509b3a483abcbd1e0f347">&#9670;&nbsp;</a></span>RTC_CR_FMT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_FMT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_FMT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gabe506838823e3b172a9ed4a3fec7321a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe506838823e3b172a9ed4a3fec7321a">&#9670;&nbsp;</a></span>RTC_CR_OSEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_OSEL_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_OSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga15fb33aaad62c71bbba2f96652eefb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fb33aaad62c71bbba2f96652eefb8c">&#9670;&nbsp;</a></span>RTC_CR_OSEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_OSEL_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_CR_OSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="gaeb684c910bd8e726378e0b51732f952f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb684c910bd8e726378e0b51732f952f">&#9670;&nbsp;</a></span>RTC_CR_OSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_OSEL_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_CR_OSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00600000 </p>

</div>
</div>
<a id="ga717b2d78f96be49ba9d262f3a0eb09e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717b2d78f96be49ba9d262f3a0eb09e4">&#9670;&nbsp;</a></span>RTC_CR_POL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_POL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_POL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="gabd611d89bc17e379525602d5ea3a7d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd611d89bc17e379525602d5ea3a7d54">&#9670;&nbsp;</a></span>RTC_CR_REFCKON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_REFCKON_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_REFCKON_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga62402c843252c70670b4b6c9ffec5880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62402c843252c70670b4b6c9ffec5880">&#9670;&nbsp;</a></span>RTC_CR_SUB1H_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SUB1H_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_SUB1H_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gab2675d723ea5e54a4e6a7c7bd975efcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2675d723ea5e54a4e6a7c7bd975efcc">&#9670;&nbsp;</a></span>RTC_CR_TSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_TSE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga3ea0c6b68ad8797d97693cbc7fe76d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea0c6b68ad8797d97693cbc7fe76d8e">&#9670;&nbsp;</a></span>RTC_CR_TSEDGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_TSEDGE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga4b81fdfb0dbd9719e0eee7b39450bb31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b81fdfb0dbd9719e0eee7b39450bb31">&#9670;&nbsp;</a></span>RTC_CR_TSIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_TSIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_CR_TSIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga8823ee9be7a191912aeef8252517b8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8823ee9be7a191912aeef8252517b8a6">&#9670;&nbsp;</a></span>RTC_DR_DT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga546b218e45c1297e39a586204268cf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546b218e45c1297e39a586204268cf9d">&#9670;&nbsp;</a></span>RTC_DR_DT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga47c3834615b1c186a5122c0735e03e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47c3834615b1c186a5122c0735e03e09">&#9670;&nbsp;</a></span>RTC_DR_DT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DT_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_DR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000030 </p>

</div>
</div>
<a id="ga0ffd9b610a0ba3f1caad707ff2fb0a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">&#9670;&nbsp;</a></span>RTC_DR_DU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga79b5d9f674be2ecf85c964da6ac0a2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79b5d9f674be2ecf85c964da6ac0a2a4">&#9670;&nbsp;</a></span>RTC_DR_DU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga1668f84ec4ddec10f6bcff65983df05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1668f84ec4ddec10f6bcff65983df05b">&#9670;&nbsp;</a></span>RTC_DR_DU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gad54e249241aebdda778618f35dce9f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54e249241aebdda778618f35dce9f66">&#9670;&nbsp;</a></span>RTC_DR_DU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga4549c0127eff71ac5e1e3b7ef07bf158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4549c0127eff71ac5e1e3b7ef07bf158">&#9670;&nbsp;</a></span>RTC_DR_DU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="ga5358d94c842b122b8bd260a855afb483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5358d94c842b122b8bd260a855afb483">&#9670;&nbsp;</a></span>RTC_DR_MT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_MT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga54f64678df9fe08a2afd732c275ae7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54f64678df9fe08a2afd732c275ae7a0">&#9670;&nbsp;</a></span>RTC_DR_MU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gac7845ded502c4cc9faeeb6215955f6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7845ded502c4cc9faeeb6215955f6f1">&#9670;&nbsp;</a></span>RTC_DR_MU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga47a14479cfe6791d300b9a556d158abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a14479cfe6791d300b9a556d158abe">&#9670;&nbsp;</a></span>RTC_DR_MU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga2a420b221dec229c053295c44bcac1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a420b221dec229c053295c44bcac1b1">&#9670;&nbsp;</a></span>RTC_DR_MU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga614964ed52cb7da4ee76a0f3d16e57bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614964ed52cb7da4ee76a0f3d16e57bb">&#9670;&nbsp;</a></span>RTC_DR_MU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga30cb803b191670a41aea89a91e53fe61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30cb803b191670a41aea89a91e53fe61">&#9670;&nbsp;</a></span>RTC_DR_WDU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_WDU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gabd26d3601bf8b119af8f96a65a1de60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd26d3601bf8b119af8f96a65a1de60e">&#9670;&nbsp;</a></span>RTC_DR_WDU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_WDU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga77e907e5efced7628e9933e7cfb4cac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77e907e5efced7628e9933e7cfb4cac6">&#9670;&nbsp;</a></span>RTC_DR_WDU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_WDU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gacaa60c7147ae02cf5d6e2ee2c87fb5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">&#9670;&nbsp;</a></span>RTC_DR_WDU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_WDU_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_DR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000E000 </p>

</div>
</div>
<a id="ga4a733698a85cc8f26d346ec8c61c7937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a733698a85cc8f26d346ec8c61c7937">&#9670;&nbsp;</a></span>RTC_DR_YT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_YT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="gaa48c7c9f31a74b6d3b04443ce0414ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa48c7c9f31a74b6d3b04443ce0414ce9">&#9670;&nbsp;</a></span>RTC_DR_YT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_YT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga5c15cd22daf2ef6f9ea6f7341897a435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c15cd22daf2ef6f9ea6f7341897a435">&#9670;&nbsp;</a></span>RTC_DR_YT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YT_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_YT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga4e7cf7875d489f89d949178e0294d555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e7cf7875d489f89d949178e0294d555">&#9670;&nbsp;</a></span>RTC_DR_YT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YT_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_YT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga0ad13d2dbed87fd51194b4d7b080f759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ad13d2dbed87fd51194b4d7b080f759">&#9670;&nbsp;</a></span>RTC_DR_YT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YT_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_YT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00F00000 </p>

</div>
</div>
<a id="gaeda03e9857e9009b6212df5f97a5d09f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeda03e9857e9009b6212df5f97a5d09f">&#9670;&nbsp;</a></span>RTC_DR_YU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_DR_YU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gadb0b5f7684e31cb1665a848b91601249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb0b5f7684e31cb1665a848b91601249">&#9670;&nbsp;</a></span>RTC_DR_YU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_DR_YU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga01f200469dbc8159adc3b4f25375b601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f200469dbc8159adc3b4f25375b601">&#9670;&nbsp;</a></span>RTC_DR_YU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_DR_YU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga592372ccddc93b10e81ed705c9c0f9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592372ccddc93b10e81ed705c9c0f9bc">&#9670;&nbsp;</a></span>RTC_DR_YU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_DR_YU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga261de093e10c99df510d650bea7b65bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261de093e10c99df510d650bea7b65bb">&#9670;&nbsp;</a></span>RTC_DR_YU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_DR_YU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000F0000 </p>

</div>
</div>
<a id="gaf5aeb3a57686a3bca74ebce43559161e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5aeb3a57686a3bca74ebce43559161e">&#9670;&nbsp;</a></span>RTC_ISR_ALRAF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_ALRAF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gac4d96dae4fdd343fe6e9ebc7c5f7d80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">&#9670;&nbsp;</a></span>RTC_ISR_ALRAWF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_ALRAWF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gae5e864e670cc4643c1e65b21da150c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5e864e670cc4643c1e65b21da150c74">&#9670;&nbsp;</a></span>RTC_ISR_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_INIT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INIT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga6a29ce1f3e261024726679c17f42a9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a29ce1f3e261024726679c17f42a9b1">&#9670;&nbsp;</a></span>RTC_ISR_INITF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_INITF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INITF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga25131777233cef2dfffdc178667559e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25131777233cef2dfffdc178667559e4">&#9670;&nbsp;</a></span>RTC_ISR_INITS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_INITS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_INITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga8ab18f49ac6ab32322ebb58131a456ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ab18f49ac6ab32322ebb58131a456ea">&#9670;&nbsp;</a></span>RTC_ISR_RECALPF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_RECALPF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga3f87ecd7737391a4ff0c236a17dbfd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f87ecd7737391a4ff0c236a17dbfd32">&#9670;&nbsp;</a></span>RTC_ISR_RSF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_RSF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_RSF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga36cc41c7b626c5047f97fac12337395d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36cc41c7b626c5047f97fac12337395d">&#9670;&nbsp;</a></span>RTC_ISR_SHPF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_SHPF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_SHPF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga84bbb84dba6aef26a16b2410c3a3ec5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84bbb84dba6aef26a16b2410c3a3ec5d">&#9670;&nbsp;</a></span>RTC_ISR_TAMP1F_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_TAMP1F_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga436cbba9b17ad91735e876596c8a6914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436cbba9b17ad91735e876596c8a6914">&#9670;&nbsp;</a></span>RTC_ISR_TAMP2F_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_TAMP2F_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga8f5151d79a2761d423ddbc0b6c3cca1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5151d79a2761d423ddbc0b6c3cca1f">&#9670;&nbsp;</a></span>RTC_ISR_TSF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_TSF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TSF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga1a44c6cf950526be3f768c9175e3e62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a44c6cf950526be3f768c9175e3e62e">&#9670;&nbsp;</a></span>RTC_ISR_TSOVF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR_TSOVF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga2f883861bb963a097885c5773f3c0b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f883861bb963a097885c5773f3c0b15">&#9670;&nbsp;</a></span>RTC_PRER_PREDIV_A_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_PRER_PREDIV_A_Msk&#160;&#160;&#160;(0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x007F0000 </p>

</div>
</div>
<a id="ga776acde6c1789c37371eb440492825ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga776acde6c1789c37371eb440492825ab">&#9670;&nbsp;</a></span>RTC_PRER_PREDIV_S_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_PRER_PREDIV_S_Msk&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007FFF </p>

</div>
</div>
<a id="ga145edd31d622a96121168d7f54af1f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145edd31d622a96121168d7f54af1f63">&#9670;&nbsp;</a></span>RTC_SHIFTR_ADD1S_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SHIFTR_ADD1S_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80000000 </p>

</div>
</div>
<a id="ga58c15ddd7f663060a1e540ded10aab86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c15ddd7f663060a1e540ded10aab86">&#9670;&nbsp;</a></span>RTC_SHIFTR_SUBFS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SHIFTR_SUBFS_Msk&#160;&#160;&#160;(0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007FFF </p>

</div>
</div>
<a id="ga7e04530ca01c9863f847c09f51f64304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e04530ca01c9863f847c09f51f64304">&#9670;&nbsp;</a></span>RTC_SSR_SS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SSR_SS_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="gaef198d987231aa4f0219a908f07a6d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef198d987231aa4f0219a908f07a6d42">&#9670;&nbsp;</a></span>RTC_TAFCR_PC13MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_PC13MODE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC13MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga9dfc3a5bd265cfc443bfb72f3667d54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dfc3a5bd265cfc443bfb72f3667d54d">&#9670;&nbsp;</a></span>RTC_TAFCR_PC13VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_PC13VALUE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC13VALUE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gad4c9a5a51170f9d3ddd18f674afc3cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c9a5a51170f9d3ddd18f674afc3cd1">&#9670;&nbsp;</a></span>RTC_TAFCR_PC14MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_PC14MODE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC14MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga5fd6b996514923518d681a0621b50351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd6b996514923518d681a0621b50351">&#9670;&nbsp;</a></span>RTC_TAFCR_PC14VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_PC14VALUE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC14VALUE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="gae238e4cda5608a2f2600da6ae9d6e4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae238e4cda5608a2f2600da6ae9d6e4af">&#9670;&nbsp;</a></span>RTC_TAFCR_PC15MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_PC15MODE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC15MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga0981d94020f9acaeaf913ee53c96c7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0981d94020f9acaeaf913ee53c96c7c6">&#9670;&nbsp;</a></span>RTC_TAFCR_PC15VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_PC15VALUE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_PC15VALUE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="gad775a4255d5762b8871f79826d48e5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad775a4255d5762b8871f79826d48e5cb">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMP1E_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMP1E_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga81d7cfb15da3ed9689baa85471ff2f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d7cfb15da3ed9689baa85471ff2f02">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMP1TRG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMP1TRG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gad539217084c83e84eb27ec76eca40152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad539217084c83e84eb27ec76eca40152">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMP2E_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMP2E_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga92f7e43c7127ffa0dac5c94233360852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f7e43c7127ffa0dac5c94233360852">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMP2TRG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMP2TRG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gaa356fb5db5ab398728afef0ae39214c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa356fb5db5ab398728afef0ae39214c4">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPFLT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPFLT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga472efa1bd3c9462cbd058d73a7d6525e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472efa1bd3c9462cbd058d73a7d6525e">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPFLT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPFLT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gacf978c259714ae9072766be91c8d982c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf978c259714ae9072766be91c8d982c">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPFLT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPFLT_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001800 \ </p>

</div>
</div>
<a id="ga54e7f69e04759d1b0667e56830a6f2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e7f69e04759d1b0667e56830a6f2ea">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPFREQ_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPFREQ_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 \ </p>

</div>
</div>
<a id="gabb533067640fcf87ad77027ce936e9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb533067640fcf87ad77027ce936e9b7">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPFREQ_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPFREQ_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 \ </p>

</div>
</div>
<a id="gaf532e727bfe6c7fc7822d15f9436e1b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf532e727bfe6c7fc7822d15f9436e1b5">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPFREQ_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPFREQ_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 \ </p>

</div>
</div>
<a id="ga2e169834a26329219aa2271781756dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e169834a26329219aa2271781756dfb">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPFREQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPFREQ_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000700 </p>

</div>
</div>
<a id="ga028b4854bd356dc30a8b02ab5ed1eb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028b4854bd356dc30a8b02ab5ed1eb48">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gae010ed965c1e968cc14f988d50662546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae010ed965c1e968cc14f988d50662546">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPPRCH_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPPRCH_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 \ </p>

</div>
</div>
<a id="ga16f0faa59aa4490d696d1fec767aae41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f0faa59aa4490d696d1fec767aae41">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPPRCH_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPPRCH_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 \ </p>

</div>
</div>
<a id="ga76638587b6e5989ffe219851a96e4f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76638587b6e5989ffe219851a96e4f8f">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPPRCH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPPRCH_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00006000 </p>

</div>
</div>
<a id="gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPPUDIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPPUDIS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga195a1c8285f2826479b6afb75576ac3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga195a1c8285f2826479b6afb75576ac3d">&#9670;&nbsp;</a></span>RTC_TAFCR_TAMPTS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR_TAMPTS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga5f815420351c6ab3c901463668b0af7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f815420351c6ab3c901463668b0af7b">&#9670;&nbsp;</a></span>RTC_TAMPER1_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAMPER1_SUPPORT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMPER 1 feature support </p>

</div>
</div>
<a id="ga8c33bacdb5372bad482df029d77a9e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c33bacdb5372bad482df029d77a9e5e">&#9670;&nbsp;</a></span>RTC_TAMPER2_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAMPER2_SUPPORT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMPER 2 feature support </p>

</div>
</div>
<a id="ga1c9af54381689d893ba1b11eb33cd866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c9af54381689d893ba1b11eb33cd866">&#9670;&nbsp;</a></span>RTC_TR_HT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga7b3ba2cc471b86d041df3c2a1a9ef121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b3ba2cc471b86d041df3c2a1a9ef121">&#9670;&nbsp;</a></span>RTC_TR_HT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="gab3f00fc20610b447daa4b2fcf4730e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f00fc20610b447daa4b2fcf4730e94">&#9670;&nbsp;</a></span>RTC_TR_HT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HT_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00300000 </p>

</div>
</div>
<a id="gaddad920d5681960fa702b988ef1f82be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddad920d5681960fa702b988ef1f82be">&#9670;&nbsp;</a></span>RTC_TR_HU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gae6206d385d3b3e127b1e63be48f83a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6206d385d3b3e127b1e63be48f83a63">&#9670;&nbsp;</a></span>RTC_TR_HU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga6e264504542ec2d9b06036e938f7f79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e264504542ec2d9b06036e938f7f79d">&#9670;&nbsp;</a></span>RTC_TR_HU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga40763d3ed48e9f707784bdfd65a9c3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40763d3ed48e9f707784bdfd65a9c3ca">&#9670;&nbsp;</a></span>RTC_TR_HU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga4be6ca68f00b9467ddad84d37f1b6a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be6ca68f00b9467ddad84d37f1b6a63">&#9670;&nbsp;</a></span>RTC_TR_HU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_HU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000F0000 </p>

</div>
</div>
<a id="ga752747aa90bf35bd57b16bffc7294dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga752747aa90bf35bd57b16bffc7294dfc">&#9670;&nbsp;</a></span>RTC_TR_MNT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gaa1837f65a11192dd9b8bf249c31ccef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1837f65a11192dd9b8bf249c31ccef7">&#9670;&nbsp;</a></span>RTC_TR_MNT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga5f27fb43718df0797664acd2d9c95c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f27fb43718df0797664acd2d9c95c1a">&#9670;&nbsp;</a></span>RTC_TR_MNT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNT_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga87978332f15306d7db05c3bce2df2c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87978332f15306d7db05c3bce2df2c7f">&#9670;&nbsp;</a></span>RTC_TR_MNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNT_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007000 </p>

</div>
</div>
<a id="gad91d7700822050a352e53aff372a697b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad91d7700822050a352e53aff372a697b">&#9670;&nbsp;</a></span>RTC_TR_MNU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gad9c3087e3d4cd490af8334e99467f1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c3087e3d4cd490af8334e99467f1dc">&#9670;&nbsp;</a></span>RTC_TR_MNU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gac01a9e4b358ea062bf1c66069a28c126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01a9e4b358ea062bf1c66069a28c126">&#9670;&nbsp;</a></span>RTC_TR_MNU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga75b76249e63af249061c0c5532a2a4e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b76249e63af249061c0c5532a2a4e5">&#9670;&nbsp;</a></span>RTC_TR_MNU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga8240cd693ae8c3bf069e10ab08f3adcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8240cd693ae8c3bf069e10ab08f3adcd">&#9670;&nbsp;</a></span>RTC_TR_MNU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_MNU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="gaa98be62b42b64aa8dee5df4f84ec1679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa98be62b42b64aa8dee5df4f84ec1679">&#9670;&nbsp;</a></span>RTC_TR_PM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_PM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_PM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="gaf0a53dc60816e0790ba69eaff3e87cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a53dc60816e0790ba69eaff3e87cb0">&#9670;&nbsp;</a></span>RTC_TR_ST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_ST_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga948beb7166b70f1fa9e9148a8b6bd3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga948beb7166b70f1fa9e9148a8b6bd3f9">&#9670;&nbsp;</a></span>RTC_TR_ST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_ST_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga4d5f0413990c26a5cf9a857d10243e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d5f0413990c26a5cf9a857d10243e9b">&#9670;&nbsp;</a></span>RTC_TR_ST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_ST_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaf3ae841c3e4f90face971c95f1228419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ae841c3e4f90face971c95f1228419">&#9670;&nbsp;</a></span>RTC_TR_ST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_ST_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000070 </p>

</div>
</div>
<a id="ga4132b0e9d72ff72df7e0062a1e081ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4132b0e9d72ff72df7e0062a1e081ca3">&#9670;&nbsp;</a></span>RTC_TR_SU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_SU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga6eef03c1de3719d801c970eec53e7500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eef03c1de3719d801c970eec53e7500">&#9670;&nbsp;</a></span>RTC_TR_SU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_SU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gabbe7e738c8adaaf24f6faca467d6fde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe7e738c8adaaf24f6faca467d6fde2">&#9670;&nbsp;</a></span>RTC_TR_SU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_SU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gab44e19720b6691f63ba4f0c38a1fd7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44e19720b6691f63ba4f0c38a1fd7f3">&#9670;&nbsp;</a></span>RTC_TR_SU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_SU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gac65138b7d68cf4db6e391a5e3d31d4a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac65138b7d68cf4db6e391a5e3d31d4a5">&#9670;&nbsp;</a></span>RTC_TR_SU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR_SU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="ga81e02a917946bddaa027a04538576533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81e02a917946bddaa027a04538576533">&#9670;&nbsp;</a></span>RTC_TSDR_DT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga886739ae0e8c0f6144dbd774c203ed5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga886739ae0e8c0f6144dbd774c203ed5f">&#9670;&nbsp;</a></span>RTC_TSDR_DT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaa4e5fcdf15ef6bff31a9fa1857f88811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4e5fcdf15ef6bff31a9fa1857f88811">&#9670;&nbsp;</a></span>RTC_TSDR_DT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DT_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TSDR_DT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000030 </p>

</div>
</div>
<a id="ga08b7eccac0c3cd20a3f3cd8bce1693ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b7eccac0c3cd20a3f3cd8bce1693ad">&#9670;&nbsp;</a></span>RTC_TSDR_DU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaa43ed53b8109ff32755885127ba987ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa43ed53b8109ff32755885127ba987ce">&#9670;&nbsp;</a></span>RTC_TSDR_DU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga1b3d774b7df9cff6e6eecafa7c42a059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b3d774b7df9cff6e6eecafa7c42a059">&#9670;&nbsp;</a></span>RTC_TSDR_DU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga209573a43dd1f21ef569d75593ad03f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga209573a43dd1f21ef569d75593ad03f8">&#9670;&nbsp;</a></span>RTC_TSDR_DU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSDR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga3f1e801e7d2a8c93a4ac5272a6037dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1e801e7d2a8c93a4ac5272a6037dde">&#9670;&nbsp;</a></span>RTC_TSDR_DU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_DU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSDR_DU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="gab11fc35bffeed3dbfb7f08e75f8319da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab11fc35bffeed3dbfb7f08e75f8319da">&#9670;&nbsp;</a></span>RTC_TSDR_MT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_MT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_MT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga9cf9d23d49e121268a25445a7eed2f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cf9d23d49e121268a25445a7eed2f35">&#9670;&nbsp;</a></span>RTC_TSDR_MU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_MU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga49093134e4ead8b4990e5e1628db0692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49093134e4ead8b4990e5e1628db0692">&#9670;&nbsp;</a></span>RTC_TSDR_MU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_MU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gad7f31eb674f5a67402b6a3eb578b70a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7f31eb674f5a67402b6a3eb578b70a5">&#9670;&nbsp;</a></span>RTC_TSDR_MU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_MU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gad67666c54ef1be79a500484a5e755827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad67666c54ef1be79a500484a5e755827">&#9670;&nbsp;</a></span>RTC_TSDR_MU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_MU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSDR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga85638fe2912aec33b38fcfc51e97aa2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85638fe2912aec33b38fcfc51e97aa2e">&#9670;&nbsp;</a></span>RTC_TSDR_MU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_MU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSDR_MU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga4e9cbf062e41eecacccde522e24452c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e9cbf062e41eecacccde522e24452c1">&#9670;&nbsp;</a></span>RTC_TSDR_WDU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_WDU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSDR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga44259df3c6dc88e8168c7dcd5e6abf91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44259df3c6dc88e8168c7dcd5e6abf91">&#9670;&nbsp;</a></span>RTC_TSDR_WDU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_WDU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSDR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga7f2add59486679cc53f521c139d72852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2add59486679cc53f521c139d72852">&#9670;&nbsp;</a></span>RTC_TSDR_WDU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_WDU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSDR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaa9022409e82c29cf18da7efe49032caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9022409e82c29cf18da7efe49032caf">&#9670;&nbsp;</a></span>RTC_TSDR_WDU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR_WDU_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSDR_WDU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000E000 </p>

</div>
</div>
<a id="ga1d13c3c83f99d3bdf8fc33ea42b3aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">&#9670;&nbsp;</a></span>RTC_TSSSR_SS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSSSR_SS_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga3b682daaa79917786d55c2bf44a80325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b682daaa79917786d55c2bf44a80325">&#9670;&nbsp;</a></span>RTC_TSTR_HT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga9a35c1a1f98f2aeb73235d940922f9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a35c1a1f98f2aeb73235d940922f9cf">&#9670;&nbsp;</a></span>RTC_TSTR_HT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="gae1c592f62a64ad486af67101a02badba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c592f62a64ad486af67101a02badba">&#9670;&nbsp;</a></span>RTC_TSTR_HT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HT_Msk&#160;&#160;&#160;(0x3U &lt;&lt; RTC_TSTR_HT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00300000 </p>

</div>
</div>
<a id="ga1a235fd8965c706e7f57327f6e5ce72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a235fd8965c706e7f57327f6e5ce72d">&#9670;&nbsp;</a></span>RTC_TSTR_HU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga56f2bc31a8d01d7621de40d146b15fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f2bc31a8d01d7621de40d146b15fb7">&#9670;&nbsp;</a></span>RTC_TSTR_HU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga5d848f11cf3130bb6560d117f97b7da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d848f11cf3130bb6560d117f97b7da3">&#9670;&nbsp;</a></span>RTC_TSTR_HU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="ga703c813d88b2c9ab350cb0218ff4bbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga703c813d88b2c9ab350cb0218ff4bbe7">&#9670;&nbsp;</a></span>RTC_TSTR_HU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga4bd9c8067bccd2967bbbb5cd3bad9375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd9c8067bccd2967bbbb5cd3bad9375">&#9670;&nbsp;</a></span>RTC_TSTR_HU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_HU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_HU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000F0000 </p>

</div>
</div>
<a id="gaf04bea9e3f4645257b8bd955f3ba80ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04bea9e3f4645257b8bd955f3ba80ce">&#9670;&nbsp;</a></span>RTC_TSTR_MNT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNT_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gadf30459ae8455ad0fb382dd866446c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf30459ae8455ad0fb382dd866446c83">&#9670;&nbsp;</a></span>RTC_TSTR_MNT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNT_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga513f78562b18cfc36f52e80be9cb20d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga513f78562b18cfc36f52e80be9cb20d5">&#9670;&nbsp;</a></span>RTC_TSTR_MNT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNT_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga7eefd1e26e643f63b5550cebcfb7a597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eefd1e26e643f63b5550cebcfb7a597">&#9670;&nbsp;</a></span>RTC_TSTR_MNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNT_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSTR_MNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007000 </p>

</div>
</div>
<a id="gab8ff1f79f2ab33d00a979979d486bc44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8ff1f79f2ab33d00a979979d486bc44">&#9670;&nbsp;</a></span>RTC_TSTR_MNU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga506d192fef16558c9b0b7ed9e1a9147c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506d192fef16558c9b0b7ed9e1a9147c">&#9670;&nbsp;</a></span>RTC_TSTR_MNU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga407a93c758b95a1ebf3c41c36fb6f07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407a93c758b95a1ebf3c41c36fb6f07e">&#9670;&nbsp;</a></span>RTC_TSTR_MNU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gac55cd85d2e58a819637d15f70f7179a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac55cd85d2e58a819637d15f70f7179a0">&#9670;&nbsp;</a></span>RTC_TSTR_MNU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga989ebeea3d902970e5189c667f08dd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989ebeea3d902970e5189c667f08dd57">&#9670;&nbsp;</a></span>RTC_TSTR_MNU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_MNU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_MNU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga844125f323c84655caa5d09de90d676a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844125f323c84655caa5d09de90d676a">&#9670;&nbsp;</a></span>RTC_TSTR_PM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_PM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_PM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga90d733a561ad71ee4c63c4e0a3ed5f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d733a561ad71ee4c63c4e0a3ed5f32">&#9670;&nbsp;</a></span>RTC_TSTR_ST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_ST_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga807073dc98612721530a79df5b5c265a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga807073dc98612721530a79df5b5c265a">&#9670;&nbsp;</a></span>RTC_TSTR_ST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_ST_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaee05d278bdd457b4f61d797e45520d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee05d278bdd457b4f61d797e45520d13">&#9670;&nbsp;</a></span>RTC_TSTR_ST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_ST_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga653df3d0cdd6c8235762f5152dda55c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653df3d0cdd6c8235762f5152dda55c9">&#9670;&nbsp;</a></span>RTC_TSTR_ST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_ST_Msk&#160;&#160;&#160;(0x7U &lt;&lt; RTC_TSTR_ST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000070 </p>

</div>
</div>
<a id="ga8990f4d1d493012289778e854c52e97e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8990f4d1d493012289778e854c52e97e">&#9670;&nbsp;</a></span>RTC_TSTR_SU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_SU_0&#160;&#160;&#160;(0x1U &lt;&lt; RTC_TSTR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaab6f4275d2a15e7307363124c03a64a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab6f4275d2a15e7307363124c03a64a4">&#9670;&nbsp;</a></span>RTC_TSTR_SU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_SU_1&#160;&#160;&#160;(0x2U &lt;&lt; RTC_TSTR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga5610b3103a8a6653204f4fe7e9ea8587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5610b3103a8a6653204f4fe7e9ea8587">&#9670;&nbsp;</a></span>RTC_TSTR_SU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_SU_2&#160;&#160;&#160;(0x4U &lt;&lt; RTC_TSTR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga28790ae937a50ba6fb4aff5a9f5afbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28790ae937a50ba6fb4aff5a9f5afbcb">&#9670;&nbsp;</a></span>RTC_TSTR_SU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_SU_3&#160;&#160;&#160;(0x8U &lt;&lt; RTC_TSTR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaf868c2dda50075428856aa7551f712c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf868c2dda50075428856aa7551f712c4">&#9670;&nbsp;</a></span>RTC_TSTR_SU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR_SU_Msk&#160;&#160;&#160;(0xFU &lt;&lt; RTC_TSTR_SU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="ga81983eda15eb251ae9e94a8290450cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81983eda15eb251ae9e94a8290450cb1">&#9670;&nbsp;</a></span>RTC_WPR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WPR_KEY_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; RTC_WPR_KEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga43608d3c2959fc9ca64398d61cbf484e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43608d3c2959fc9ca64398d61cbf484e">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bidirectional data mode enable </p>

</div>
</div>
<a id="gae2c9301aa73d6795e9739f8d12d42c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c9301aa73d6795e9739f8d12d42c15">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga378953916b7701bd49f063c0366b703f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378953916b7701bd49f063c0366b703f">&#9670;&nbsp;</a></span>SPI_CR1_BIDIOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIOE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output enable in bidirectional mode </p>

</div>
</div>
<a id="ga5bcee503ed5669187bb980faf90d57ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bcee503ed5669187bb980faf90d57ca">&#9670;&nbsp;</a></span>SPI_CR1_BIDIOE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIOE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga261af22667719a32b3ce566c1e261936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261af22667719a32b3ce566c1e261936">&#9670;&nbsp;</a></span>SPI_CR1_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BR[2:0] bits (Baud Rate Control) </p>

</div>
</div>
<a id="gaa364b123cf797044094cc229330ce321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa364b123cf797044094cc229330ce321">&#9670;&nbsp;</a></span>SPI_CR1_BR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_0&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_BR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga45e93d18c8966964ed1926d5ca87ef46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45e93d18c8966964ed1926d5ca87ef46">&#9670;&nbsp;</a></span>SPI_CR1_BR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_1&#160;&#160;&#160;(0x2U &lt;&lt; SPI_CR1_BR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga28b823d564e9d90150bcc6744b4ed622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b823d564e9d90150bcc6744b4ed622">&#9670;&nbsp;</a></span>SPI_CR1_BR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_2&#160;&#160;&#160;(0x4U &lt;&lt; SPI_CR1_BR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaec378749f03998b5d2769c3d83deef23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec378749f03998b5d2769c3d83deef23">&#9670;&nbsp;</a></span>SPI_CR1_BR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_Msk&#160;&#160;&#160;(0x7U &lt;&lt; SPI_CR1_BR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000038 </p>

</div>
</div>
<a id="ga97602d8ded14bbd2c1deadaf308755a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97602d8ded14bbd2c1deadaf308755a3">&#9670;&nbsp;</a></span>SPI_CR1_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPHA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a id="ga07233629d8982af09168080501d30522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07233629d8982af09168080501d30522">&#9670;&nbsp;</a></span>SPI_CR1_CPHA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPHA_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CPHA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga2616a10f5118cdc68fbdf0582481e124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2616a10f5118cdc68fbdf0582481e124">&#9670;&nbsp;</a></span>SPI_CR1_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPOL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a id="ga95caab18b821909a9547771f9316e2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95caab18b821909a9547771f9316e2b0">&#9670;&nbsp;</a></span>SPI_CR1_CPOL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPOL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CPOL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gac9339b7c6466f09ad26c26b3bb81c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9339b7c6466f09ad26c26b3bb81c51b">&#9670;&nbsp;</a></span>SPI_CR1_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware CRC calculation enable \ </p>

</div>
</div>
<a id="ga2a5a712f31c65ea8ee829377edc5ede3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5a712f31c65ea8ee829377edc5ede3">&#9670;&nbsp;</a></span>SPI_CR1_CRCEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga3828b6114d16fada0dea07b902377a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3828b6114d16fada0dea07b902377a5c">&#9670;&nbsp;</a></span>SPI_CR1_CRCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">SPI_CR1_CRCL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Length </p>

</div>
</div>
<a id="ga33ffaaa88b53e1ca8d7b176d95363b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ffaaa88b53e1ca8d7b176d95363b00">&#9670;&nbsp;</a></span>SPI_CR1_CRCL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga57072f13c2e54c12186ae8c5fdecb250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57072f13c2e54c12186ae8c5fdecb250">&#9670;&nbsp;</a></span>SPI_CR1_CRCNEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCNEXT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit CRC next </p>

</div>
</div>
<a id="gaebbf9ed4a9723901f5414654f151d816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebbf9ed4a9723901f5414654f151d816">&#9670;&nbsp;</a></span>SPI_CR1_CRCNEXT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCNEXT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gab929e9d5ddbb66f229c501ab18d0e6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab929e9d5ddbb66f229c501ab18d0e6e8">&#9670;&nbsp;</a></span>SPI_CR1_LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_LSBFIRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Format </p>

</div>
</div>
<a id="gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">&#9670;&nbsp;</a></span>SPI_CR1_LSBFIRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_LSBFIRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga5b3b6ae107fc37bf18e14506298d7a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3b6ae107fc37bf18e14506298d7a55">&#9670;&nbsp;</a></span>SPI_CR1_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_MSTR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master Selection </p>

</div>
</div>
<a id="gab94621170d4ce16d6e7f2310461df97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94621170d4ce16d6e7f2310461df97d">&#9670;&nbsp;</a></span>SPI_CR1_MSTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_MSTR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_MSTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga9ffecf774b84a8cdc11ab1f931791883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffecf774b84a8cdc11ab1f931791883">&#9670;&nbsp;</a></span>SPI_CR1_RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_RXONLY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive only </p>

</div>
</div>
<a id="ga02d6321808ed988c60d703e062d58b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02d6321808ed988c60d703e062d58b64">&#9670;&nbsp;</a></span>SPI_CR1_RXONLY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_RXONLY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a646d978d3b98eb7c6a5d95d75c3f9">&#9670;&nbsp;</a></span>SPI_CR1_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SPE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Enable </p>

</div>
</div>
<a id="ga5cf4679f3fe8cfa50ecbac5b45d084bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf4679f3fe8cfa50ecbac5b45d084bb">&#9670;&nbsp;</a></span>SPI_CR1_SPE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SPE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SPE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga5f154374b58c0234f82ea326cb303a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f154374b58c0234f82ea326cb303a1e">&#9670;&nbsp;</a></span>SPI_CR1_SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSI&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal slave select </p>

</div>
</div>
<a id="gaf0bfe153c59ffd52199d4b37e3287f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0bfe153c59ffd52199d4b37e3287f89">&#9670;&nbsp;</a></span>SPI_CR1_SSI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSI_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SSI_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga0e236047e05106cf1ba7929766311382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e236047e05106cf1ba7929766311382">&#9670;&nbsp;</a></span>SPI_CR1_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software slave management </p>

</div>
</div>
<a id="ga43417092a8ed735def35b386a251a7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43417092a8ed735def35b386a251a7bb">&#9670;&nbsp;</a></span>SPI_CR1_SSM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR1_SSM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gad72d3bea8f7b00a3aed164205560883e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72d3bea8f7b00a3aed164205560883e">&#9670;&nbsp;</a></span>SPI_CR2_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_DS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">SPI_CR2_DS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DS[3:0] Data Size </p>

</div>
</div>
<a id="ga1c8b0bd4da867611af0da029844516da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8b0bd4da867611af0da029844516da">&#9670;&nbsp;</a></span>SPI_CR2_DS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_DS_0&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_DS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gac6a617224e715578574d6ecd4218624e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a617224e715578574d6ecd4218624e">&#9670;&nbsp;</a></span>SPI_CR2_DS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_DS_1&#160;&#160;&#160;(0x2U &lt;&lt; SPI_CR2_DS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gadab568575d59e159d7b607216a02c802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab568575d59e159d7b607216a02c802">&#9670;&nbsp;</a></span>SPI_CR2_DS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_DS_2&#160;&#160;&#160;(0x4U &lt;&lt; SPI_CR2_DS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gab05715df3b87f83b5caf3509e7b2eb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05715df3b87f83b5caf3509e7b2eb34">&#9670;&nbsp;</a></span>SPI_CR2_DS_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_DS_3&#160;&#160;&#160;(0x8U &lt;&lt; SPI_CR2_DS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gac7db0848da7dbee5d397a27c6f51a865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7db0848da7dbee5d397a27c6f51a865">&#9670;&nbsp;</a></span>SPI_CR2_DS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_DS_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SPI_CR2_DS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="gaf18705567de7ab52a62e5ef3ba27418b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18705567de7ab52a62e5ef3ba27418b">&#9670;&nbsp;</a></span>SPI_CR2_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_ERRIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="ga0fb21a03a7b4e7bd38520e2909063c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fb21a03a7b4e7bd38520e2909063c92">&#9670;&nbsp;</a></span>SPI_CR2_ERRIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_ERRIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga09e3f41fa2150831afaac191046087f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e3f41fa2150831afaac191046087f2">&#9670;&nbsp;</a></span>SPI_CR2_FRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Format Enable </p>

</div>
</div>
<a id="ga47060f3941e2410bd9bc3b570f39a3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47060f3941e2410bd9bc3b570f39a3d1">&#9670;&nbsp;</a></span>SPI_CR2_FRF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_FRF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga6e02994914afef4270508bc3219db477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e02994914afef4270508bc3219db477">&#9670;&nbsp;</a></span>SPI_CR2_FRXTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRXTH&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">SPI_CR2_FRXTH_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO reception Threshold </p>

</div>
</div>
<a id="ga1aeae96a86eaad0ace634241b0de7ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aeae96a86eaad0ace634241b0de7ce2">&#9670;&nbsp;</a></span>SPI_CR2_FRXTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRXTH_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_FRXTH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gaa9d127b9a82de6ac3bbd50943f4691cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9d127b9a82de6ac3bbd50943f4691cc">&#9670;&nbsp;</a></span>SPI_CR2_LDMARX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_LDMARX&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">SPI_CR2_LDMARX_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last DMA transfer for reception </p>

</div>
</div>
<a id="ga328a229d4b4e8e5a84f2d2561796e985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328a229d4b4e8e5a84f2d2561796e985">&#9670;&nbsp;</a></span>SPI_CR2_LDMARX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_LDMARX_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_LDMARX_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gae1fe5d3bde9983ff16a5227671642e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1fe5d3bde9983ff16a5227671642e1d">&#9670;&nbsp;</a></span>SPI_CR2_LDMATX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_LDMATX&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">SPI_CR2_LDMATX_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last DMA transfer for transmission </p>

</div>
</div>
<a id="gae17aed0276aab29fd9f996bfd02db3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17aed0276aab29fd9f996bfd02db3ce">&#9670;&nbsp;</a></span>SPI_CR2_LDMATX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_LDMATX_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_LDMATX_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga2e7d9d05424a68e6b02b82280541dbd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e7d9d05424a68e6b02b82280541dbd2">&#9670;&nbsp;</a></span>SPI_CR2_NSSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_NSSP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">SPI_CR2_NSSP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSS pulse management Enable </p>

</div>
</div>
<a id="ga1281722c6a39352d7a245ab1d6fd4509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1281722c6a39352d7a245ab1d6fd4509">&#9670;&nbsp;</a></span>SPI_CR2_NSSP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_NSSP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_NSSP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaf23c590d98279634af05550702a806da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23c590d98279634af05550702a806da">&#9670;&nbsp;</a></span>SPI_CR2_RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXDMAEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer DMA Enable </p>

</div>
</div>
<a id="gae038c9a5d545c01038bf6628492cdc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae038c9a5d545c01038bf6628492cdc6e">&#9670;&nbsp;</a></span>SPI_CR2_RXDMAEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXDMAEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaa7d4c37fbbcced7f2a0421e6ffd103ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d4c37fbbcced7f2a0421e6ffd103ea">&#9670;&nbsp;</a></span>SPI_CR2_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXNEIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX buffer Not Empty Interrupt Enable </p>

</div>
</div>
<a id="ga3ad371f3900a415251ab34cd186d9a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad371f3900a415251ab34cd186d9a44">&#9670;&nbsp;</a></span>SPI_CR2_RXNEIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXNEIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gae94612b95395eff626f5f3d7d28352dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae94612b95395eff626f5f3d7d28352dd">&#9670;&nbsp;</a></span>SPI_CR2_SSOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_SSOE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SS Output Enable </p>

</div>
</div>
<a id="ga4de245d8ff3e31709fd9a665e58f15c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de245d8ff3e31709fd9a665e58f15c1">&#9670;&nbsp;</a></span>SPI_CR2_SSOE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_SSOE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_SSOE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga3eee671793983a3bd669c9173b2ce210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eee671793983a3bd669c9173b2ce210">&#9670;&nbsp;</a></span>SPI_CR2_TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXDMAEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer DMA Enable </p>

</div>
</div>
<a id="ga884bb8bbd8b60cea7b7fb11a23231678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884bb8bbd8b60cea7b7fb11a23231678">&#9670;&nbsp;</a></span>SPI_CR2_TXDMAEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXDMAEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga23f683a1252ccaf625cae1a978989b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f683a1252ccaf625cae1a978989b2c">&#9670;&nbsp;</a></span>SPI_CR2_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXEIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx buffer Empty Interrupt Enable \ </p>

</div>
</div>
<a id="ga64d3cd4fd2b7dca5e43332a3e2a36641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64d3cd4fd2b7dca5e43332a3e2a36641">&#9670;&nbsp;</a></span>SPI_CR2_TXEIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXEIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gae968658ab837800723eafcc21af10247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae968658ab837800723eafcc21af10247">&#9670;&nbsp;</a></span>SPI_CRCPR_CRCPOLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CRCPR_CRCPOLY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC polynomial register \ </p>

</div>
</div>
<a id="ga67c234978a817dee4fc561201b3ef056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67c234978a817dee4fc561201b3ef056">&#9670;&nbsp;</a></span>SPI_CRCPR_CRCPOLY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CRCPR_CRCPOLY_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="gaa4da7d7f05a28d1aaa52ec557e55e1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4da7d7f05a28d1aaa52ec557e55e1ad">&#9670;&nbsp;</a></span>SPI_DR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DR_DR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register </p>

</div>
</div>
<a id="gaf50021b52352481a497f21c72c33e966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50021b52352481a497f21c72c33e966">&#9670;&nbsp;</a></span>SPI_DR_DR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DR_DR_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_DR_DR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="gae99763414b3c2f11fcfecb1f93eb6701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99763414b3c2f11fcfecb1f93eb6701">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SMOD&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Keep for compatibility \ </p>

</div>
</div>
<a id="gaa67cab1dd9189de25a0aec2cce90479a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa67cab1dd9189de25a0aec2cce90479a">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SMOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SMOD_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga3a01a578c2c7bb4e587a8f1610843181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a01a578c2c7bb4e587a8f1610843181">&#9670;&nbsp;</a></span>SPI_RXCRCR_RXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXCRCR_RXCRC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx CRC Register </p>

</div>
</div>
<a id="ga3318f05b5d1bebf96434ae4bc88e46da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3318f05b5d1bebf96434ae4bc88e46da">&#9670;&nbsp;</a></span>SPI_RXCRCR_RXCRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXCRCR_RXCRC_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="gaa3498df67729ae048dc5f315ef7c16bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3498df67729ae048dc5f315ef7c16bf">&#9670;&nbsp;</a></span>SPI_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_BSY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy flag </p>

</div>
</div>
<a id="gafcecff7ba1632cf4035a83dd588c4421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcecff7ba1632cf4035a83dd588c4421">&#9670;&nbsp;</a></span>SPI_SR_BSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_BSY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_BSY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga69e543fa9584fd636032a3ee735f750b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e543fa9584fd636032a3ee735f750b">&#9670;&nbsp;</a></span>SPI_SR_CRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CRCERR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Error flag </p>

</div>
</div>
<a id="gad4f508924f9e531136bf0d4fadb68d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4f508924f9e531136bf0d4fadb68d48">&#9670;&nbsp;</a></span>SPI_SR_CRCERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CRCERR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_CRCERR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gace2c7cac9431231663af42e6f5aabce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace2c7cac9431231663af42e6f5aabce6">&#9670;&nbsp;</a></span>SPI_SR_FRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TI frame format error </p>

</div>
</div>
<a id="gabd7e467f149f7b4f7c6eb2deb8be5338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd7e467f149f7b4f7c6eb2deb8be5338">&#9670;&nbsp;</a></span>SPI_SR_FRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FRE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_FRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga60df84101c523802832c4d1a2895d665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60df84101c523802832c4d1a2895d665">&#9670;&nbsp;</a></span>SPI_SR_FRLVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FRLVL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">SPI_SR_FRLVL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Reception Level </p>

</div>
</div>
<a id="gaa71097020570fca9a40525ab885006c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa71097020570fca9a40525ab885006c6">&#9670;&nbsp;</a></span>SPI_SR_FRLVL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FRLVL_0&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_FRLVL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gab005ca7ab6c83b59888e4f6185fd2495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab005ca7ab6c83b59888e4f6185fd2495">&#9670;&nbsp;</a></span>SPI_SR_FRLVL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FRLVL_1&#160;&#160;&#160;(0x2U &lt;&lt; SPI_SR_FRLVL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga55736e2e0d0d6c79de7ab2de1780f1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55736e2e0d0d6c79de7ab2de1780f1e1">&#9670;&nbsp;</a></span>SPI_SR_FRLVL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FRLVL_Msk&#160;&#160;&#160;(0x3U &lt;&lt; SPI_SR_FRLVL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000600 </p>

</div>
</div>
<a id="ga17880f1e186033ebc6917c008a623371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17880f1e186033ebc6917c008a623371">&#9670;&nbsp;</a></span>SPI_SR_FTLVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FTLVL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">SPI_SR_FTLVL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Transmission Level </p>

</div>
</div>
<a id="ga39582c6501a37d23965a05094b45b960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39582c6501a37d23965a05094b45b960">&#9670;&nbsp;</a></span>SPI_SR_FTLVL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FTLVL_0&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_FTLVL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gaaecd73445c075217abe6443b3788d702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaecd73445c075217abe6443b3788d702">&#9670;&nbsp;</a></span>SPI_SR_FTLVL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FTLVL_1&#160;&#160;&#160;(0x2U &lt;&lt; SPI_SR_FTLVL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gaa15785f5b333e50c39392193acc5f2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa15785f5b333e50c39392193acc5f2bd">&#9670;&nbsp;</a></span>SPI_SR_FTLVL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FTLVL_Msk&#160;&#160;&#160;(0x3U &lt;&lt; SPI_SR_FTLVL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001800 </p>

</div>
</div>
<a id="gabaa043349833dc7b8138969c64f63adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa043349833dc7b8138969c64f63adf">&#9670;&nbsp;</a></span>SPI_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_MODF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode fault </p>

</div>
</div>
<a id="ga3db9b07f317546b9f724067956b07e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db9b07f317546b9f724067956b07e9c">&#9670;&nbsp;</a></span>SPI_SR_MODF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_MODF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_MODF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaa8d902302c5eb81ce4a57029de281232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d902302c5eb81ce4a57029de281232">&#9670;&nbsp;</a></span>SPI_SR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OVR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun flag </p>

</div>
</div>
<a id="ga73daf0783ad13468420bbf4d05e150dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73daf0783ad13468420bbf4d05e150dd">&#9670;&nbsp;</a></span>SPI_SR_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OVR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_OVR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga40e14de547aa06864abcd4b0422d8b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e14de547aa06864abcd4b0422d8b48">&#9670;&nbsp;</a></span>SPI_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXNE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer Not Empty </p>

</div>
</div>
<a id="ga85e7198d3d1f577cae637c8295e7691e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85e7198d3d1f577cae637c8295e7691e">&#9670;&nbsp;</a></span>SPI_SR_RXNE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXNE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_RXNE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga5bd5d21816947fcb25ccae7d3bf8eb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd5d21816947fcb25ccae7d3bf8eb2c">&#9670;&nbsp;</a></span>SPI_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit buffer Empty </p>

</div>
</div>
<a id="gaee9564d438c48424c767347324a2eb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee9564d438c48424c767347324a2eb03">&#9670;&nbsp;</a></span>SPI_SR_TXE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SPI_SR_TXE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga1c69dc721e89e40056999b64572dff09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c69dc721e89e40056999b64572dff09">&#9670;&nbsp;</a></span>SPI_TXCRCR_TXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCRCR_TXCRC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx CRC Register </p>

</div>
</div>
<a id="gaca1f646ca0bb6ae44744956b39b0702d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca1f646ca0bb6ae44744956b39b0702d">&#9670;&nbsp;</a></span>SPI_TXCRCR_TXCRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCRCR_TXCRC_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="gad54abc7be3abb562bbd087897e3bc074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54abc7be3abb562bbd087897e3bc074">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_ADC_DMA_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_ADC_DMA_RMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac0560f1a8e29e0db3bf4221052b72b6e">SYSCFG_CFGR1_ADC_DMA_RMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC DMA remap </p>

</div>
</div>
<a id="gac0560f1a8e29e0db3bf4221052b72b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0560f1a8e29e0db3bf4221052b72b6e">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_ADC_DMA_RMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_ADC_DMA_RMP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_ADC_DMA_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga1665274e5a19bf9ca114594e399133db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1665274e5a19bf9ca114594e399133db">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_DMA_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_DMA_RMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03379e176407740c9f6e42add0009a28">SYSCFG_CFGR1_DMA_RMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA remap mask </p>

</div>
</div>
<a id="ga03379e176407740c9f6e42add0009a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03379e176407740c9f6e42add0009a28">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_DMA_RMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_DMA_RMP_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; SYSCFG_CFGR1_DMA_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001F00 </p>

</div>
</div>
<a id="ga67a8583f272d6806752311933f61f7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a8583f272d6806752311933f61f7dc">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_I2C1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64b6b07ac84962e04a6bd3c4c11f4098">SYSCFG_CFGR1_I2C_FMP_I2C1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Fast Mode Plus on PB10, PB11, \ PF6 and PF7 <br  />
 </p>

</div>
</div>
<a id="ga64b6b07ac84962e04a6bd3c4c11f4098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64b6b07ac84962e04a6bd3c4c11f4098">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_I2C1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_I2C1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_I2C1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="gafc8aeac8cb833a850556f905ae0b5028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8aeac8cb833a850556f905ae0b5028">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PA10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb0702ddb88983af29ee5777521a5329">SYSCFG_CFGR1_I2C_FMP_PA10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Fast Mode Plus on PA10 </p>

</div>
</div>
<a id="gafb0702ddb88983af29ee5777521a5329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0702ddb88983af29ee5777521a5329">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PA10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PA10_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="ga397968e4c00d429c3b9645172243151a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga397968e4c00d429c3b9645172243151a">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PA9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5adb4b115a99461312142658e8618b9e">SYSCFG_CFGR1_I2C_FMP_PA9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Fast Mode Plus on PA9 </p>

</div>
</div>
<a id="ga5adb4b115a99461312142658e8618b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5adb4b115a99461312142658e8618b9e">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PA9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PA9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga60cd7909ee96ba91280daff7fac4f76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60cd7909ee96ba91280daff7fac4f76a">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38a1e574266cf666f68b961dc63077de">SYSCFG_CFGR1_I2C_FMP_PB6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C PB6 Fast mode plus </p>

</div>
</div>
<a id="ga38a1e574266cf666f68b961dc63077de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a1e574266cf666f68b961dc63077de">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB6_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga65a2cd1a2a0ef7012e87fa06c5e8cb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a2cd1a2a0ef7012e87fa06c5e8cb05">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1025dad61e046da011f214cde0491e3c">SYSCFG_CFGR1_I2C_FMP_PB7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C PB7 Fast mode plus </p>

</div>
</div>
<a id="ga1025dad61e046da011f214cde0491e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1025dad61e046da011f214cde0491e3c">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga8df0fd48121dfd545c2e005da130d867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df0fd48121dfd545c2e005da130d867">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac660f6d79e1b8ba569e6c906ec7feb30">SYSCFG_CFGR1_I2C_FMP_PB8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C PB8 Fast mode plus </p>

</div>
</div>
<a id="gac660f6d79e1b8ba569e6c906ec7feb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac660f6d79e1b8ba569e6c906ec7feb30">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gaee2ff2bb9e8f061cdc2de4b585f08747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2ff2bb9e8f061cdc2de4b585f08747">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fdf664525506c71767e545f77ed065a">SYSCFG_CFGR1_I2C_FMP_PB9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C PB9 Fast mode plus </p>

</div>
</div>
<a id="ga9fdf664525506c71767e545f77ed065a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fdf664525506c71767e545f77ed065a">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_I2C_FMP_PB9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_I2C_FMP_PB9_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gae844133af99402c342767b0406cb874d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae844133af99402c342767b0406cb874d">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_MEM_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_MEM_MODE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">SYSCFG_CFGR1_MEM_MODE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG_Memory Remap Config </p>

</div>
</div>
<a id="gafc84f4abe53c4d2516ab017626477817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc84f4abe53c4d2516ab017626477817">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_MEM_MODE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_MEM_MODE_0&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaa51c3dbda77acf522defca9e8b8801a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa51c3dbda77acf522defca9e8b8801a3">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_MEM_MODE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_MEM_MODE_1&#160;&#160;&#160;(0x2U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga694e0de710bb2fb84325c555e6c678bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694e0de710bb2fb84325c555e6c678bd">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_MEM_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_MEM_MODE_Msk&#160;&#160;&#160;(0x3U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 </p>

</div>
</div>
<a id="gaf7fa1213ab68bcce2a480325814366ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7fa1213ab68bcce2a480325814366ff">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_TIM16_DMA_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_TIM16_DMA_RMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga073c1c3f71bd191102f9a787082df7d8">SYSCFG_CFGR1_TIM16_DMA_RMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 16 DMA remap </p>

</div>
</div>
<a id="ga073c1c3f71bd191102f9a787082df7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga073c1c3f71bd191102f9a787082df7d8">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_TIM16_DMA_RMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_TIM16_DMA_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga93eb83f8ea3091f030fdfad3fdae926b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93eb83f8ea3091f030fdfad3fdae926b">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_TIM17_DMA_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_TIM17_DMA_RMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae105a737eb48a8c3ced5167be02be68">SYSCFG_CFGR1_TIM17_DMA_RMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 17 DMA remap </p>

</div>
</div>
<a id="gaae105a737eb48a8c3ced5167be02be68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae105a737eb48a8c3ced5167be02be68">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_TIM17_DMA_RMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_TIM17_DMA_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gada73e24f0db4c17bb3ff19c42799fdaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada73e24f0db4c17bb3ff19c42799fdaf">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_USART1RX_DMA_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_USART1RX_DMA_RMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga830fa400ec90a6bd1e8252115c1aef34">SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 RX DMA remap \ </p>

</div>
</div>
<a id="ga830fa400ec90a6bd1e8252115c1aef34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga830fa400ec90a6bd1e8252115c1aef34">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gae7367a50bd43ea5a8af81884df48f254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7367a50bd43ea5a8af81884df48f254">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_USART1TX_DMA_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_USART1TX_DMA_RMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac327de335884d912b2530e33b578b92e">SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 TX DMA remap \ </p>

</div>
</div>
<a id="gac327de335884d912b2530e33b578b92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac327de335884d912b2530e33b578b92e">&#9670;&nbsp;</a></span>SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gaac939ecc4db525e0d0e1297df2e910aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac939ecc4db525e0d0e1297df2e910aa">&#9670;&nbsp;</a></span>SYSCFG_CFGR2_LOCKUP_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR2_LOCKUP_LOCK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135">SYSCFG_CFGR2_LOCKUP_LOCK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables and locks the LOCKUP (Hardfault) \ output of CortexM0 with Break Input of \ TIMER1 </p>

</div>
</div>
<a id="ga7c9141e55fa60413d8a4b369f90a5135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c9141e55fa60413d8a4b369f90a5135">&#9670;&nbsp;</a></span>SYSCFG_CFGR2_LOCKUP_LOCK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR2_LOCKUP_LOCK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR2_LOCKUP_LOCK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gadd7c8b11dd3e92a25e50df694b51c8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7c8b11dd3e92a25e50df694b51c8cb">&#9670;&nbsp;</a></span>SYSCFG_CFGR2_SRAM_PARITY_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b60bce6feea83836bc5eaa03f2dd435">SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables and locks the SRAM_PARITY \ error signal with Break Input of \ TIMER1 </p>

</div>
</div>
<a id="ga4b60bce6feea83836bc5eaa03f2dd435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b60bce6feea83836bc5eaa03f2dd435">&#9670;&nbsp;</a></span>SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga76e1419250d7f87bdae8b2a6d91b5e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76e1419250d7f87bdae8b2a6d91b5e98">&#9670;&nbsp;</a></span>SYSCFG_CFGR2_SRAM_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR2_SRAM_PE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be">SYSCFG_CFGR2_SRAM_PEF</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Parity error flag (define maintained for \ legacy purpose) \ </p>

</div>
</div>
<a id="gabb9734fedc677110823d55ce2118d2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb9734fedc677110823d55ce2118d2be">&#9670;&nbsp;</a></span>SYSCFG_CFGR2_SRAM_PEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR2_SRAM_PEF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b8a8ebfee1d87fd50b46a4d73511134">SYSCFG_CFGR2_SRAM_PEF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Parity error flag </p>

</div>
</div>
<a id="ga0b8a8ebfee1d87fd50b46a4d73511134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8a8ebfee1d87fd50b46a4d73511134">&#9670;&nbsp;</a></span>SYSCFG_CFGR2_SRAM_PEF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_CFGR2_SRAM_PEF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PEF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga75b70d07448c3037234bc2abb8e3d884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b70d07448c3037234bc2abb8e3d884">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 0 configuration </p>

</div>
</div>
<a id="ga7c2b219e4d77fac522233905dc0d8de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c2b219e4d77fac522233905dc0d8de8">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="ga6de6aa8e32ae5cd07fd69e42e7226bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6de6aa8e32ae5cd07fd69e42e7226bd1">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI0_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI0 configuration. </p>
<p>PA[0] pin </p>

</div>
</div>
<a id="gaf43c9ef6b61e39655cbe969967c79a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43c9ef6b61e39655cbe969967c79a69">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI0_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PB&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[0] pin </p>

</div>
</div>
<a id="ga861a4d7b48ffd93997267baaad12fd51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga861a4d7b48ffd93997267baaad12fd51">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI0_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PC&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[0] pin </p>

</div>
</div>
<a id="gaf6439042c8cd14f99fe3813cff47c0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6439042c8cd14f99fe3813cff47c0ee">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI0_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PD&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[0] pin </p>

</div>
</div>
<a id="gaa897f1ac8311e57339eaf7813239eaf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa897f1ac8311e57339eaf7813239eaf4">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI0_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI0_PF&#160;&#160;&#160;(0x00000005U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[0] pin </p>

</div>
</div>
<a id="ga7fc84838c77f799cb7e57d6e97c6c16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc84838c77f799cb7e57d6e97c6c16d">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 1 configuration </p>

</div>
</div>
<a id="gac033e65cf79968349e0fa5e52ebf4ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac033e65cf79968349e0fa5e52ebf4ccd">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="gaf4b78c30e4ef4fa441582eb3c102865d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b78c30e4ef4fa441582eb3c102865d">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI1_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI1 configuration. </p>
<p>PA[1] pin </p>

</div>
</div>
<a id="ga19a11fce288d19546c76257483e0dcb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a11fce288d19546c76257483e0dcb6">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI1_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PB&#160;&#160;&#160;(0x00000010U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[1] pin </p>

</div>
</div>
<a id="gae45a8c814b13fa19f157364dc715c08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45a8c814b13fa19f157364dc715c08a">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI1_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PC&#160;&#160;&#160;(0x00000020U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[1] pin </p>

</div>
</div>
<a id="ga93cb136eaf357affc4a28a8d423cabbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93cb136eaf357affc4a28a8d423cabbb">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI1_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PD&#160;&#160;&#160;(0x00000030U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[1] pin </p>

</div>
</div>
<a id="ga43ea410456aa31dfe6ec4889de62428b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43ea410456aa31dfe6ec4889de62428b">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI1_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI1_PF&#160;&#160;&#160;(0x00000050U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[1] pin </p>

</div>
</div>
<a id="ga6d0a0a6b8223777937d8c9012658d6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d0a0a6b8223777937d8c9012658d6cd">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 2 configuration </p>

</div>
</div>
<a id="ga1383ce11441c048c62e317e78eff0545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1383ce11441c048c62e317e78eff0545">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga4096f472e87e021f4d4c94457ddaf5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4096f472e87e021f4d4c94457ddaf5f1">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI2_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI2 configuration. </p>
<p>PA[2] pin </p>

</div>
</div>
<a id="ga8cd240d61fd8a9666621f0dee07a08e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cd240d61fd8a9666621f0dee07a08e5">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI2_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PB&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[2] pin </p>

</div>
</div>
<a id="ga03ce7faaf56aa9efcc74af65619e275e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03ce7faaf56aa9efcc74af65619e275e">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI2_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PC&#160;&#160;&#160;(0x00000200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[2] pin </p>

</div>
</div>
<a id="gafc35fcdcc89b487fab2901e1f5a7f41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc35fcdcc89b487fab2901e1f5a7f41b">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI2_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PD&#160;&#160;&#160;(0x00000300U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[2] pin </p>

</div>
</div>
<a id="gab538769f1da056b3f57fb984adeef252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab538769f1da056b3f57fb984adeef252">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI2_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI2_PF&#160;&#160;&#160;(0x00000500U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[2] pin </p>

</div>
</div>
<a id="gac3bf2306f79ebb709da5ecf83e59ded4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3bf2306f79ebb709da5ecf83e59ded4">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 3 configuration </p>

</div>
</div>
<a id="ga90072fd2defc44f0975836484c9d9bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90072fd2defc44f0975836484c9d9bbf">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 </p>

</div>
</div>
<a id="ga45ed24773c389f4477944c2c43d106c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45ed24773c389f4477944c2c43d106c0">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI3_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI3 configuration. </p>
<p>PA[3] pin </p>

</div>
</div>
<a id="ga652183838bb096717551bf8a1917c257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652183838bb096717551bf8a1917c257">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI3_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PB&#160;&#160;&#160;(0x00001000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[3] pin </p>

</div>
</div>
<a id="gacb1809e5b8a9ebc4b1cbc8967d985929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb1809e5b8a9ebc4b1cbc8967d985929">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI3_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PC&#160;&#160;&#160;(0x00002000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[3] pin </p>

</div>
</div>
<a id="ga205440ffa174509d57c2b6a1814f8202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga205440ffa174509d57c2b6a1814f8202">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI3_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PD&#160;&#160;&#160;(0x00003000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[3] pin </p>

</div>
</div>
<a id="ga40240ee616b6e06ecd8dabe9d8e56e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40240ee616b6e06ecd8dabe9d8e56e71">&#9670;&nbsp;</a></span>SYSCFG_EXTICR1_EXTI3_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR1_EXTI3_PF&#160;&#160;&#160;(0x00005000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[3] pin </p>

</div>
</div>
<a id="gad2a57b4872977812e60d521268190e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2a57b4872977812e60d521268190e1e">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 4 configuration </p>

</div>
</div>
<a id="gaf05f6030b07cf7ca730a2ea8325e7640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf05f6030b07cf7ca730a2ea8325e7640">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="ga51147f1747daf48dbcfad03285ae8889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51147f1747daf48dbcfad03285ae8889">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI4_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI4 configuration. </p>
<p>PA[4] pin </p>

</div>
</div>
<a id="ga917aeb0df688d6b34785085fc85d9e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga917aeb0df688d6b34785085fc85d9e47">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI4_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PB&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[4] pin </p>

</div>
</div>
<a id="ga14ac312beeb19d3bb34a552546477613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ac312beeb19d3bb34a552546477613">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI4_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PC&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[4] pin </p>

</div>
</div>
<a id="gaec62164e18d1b525e8272169b1efe642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec62164e18d1b525e8272169b1efe642">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI4_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PD&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[4] pin </p>

</div>
</div>
<a id="ga0adc3c72bddc65977e3ef56df74ed40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0adc3c72bddc65977e3ef56df74ed40e">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI4_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI4_PF&#160;&#160;&#160;(0x00000005U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[4] pin </p>

</div>
</div>
<a id="ga6682a1b97b04c5c33085ffd2827ccd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6682a1b97b04c5c33085ffd2827ccd17">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 5 configuration </p>

</div>
</div>
<a id="gaa47b595915b1cd571357a04f31c79656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa47b595915b1cd571357a04f31c79656">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="gafb9581c515a4bdf1ed88fe96d8c24794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb9581c515a4bdf1ed88fe96d8c24794">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI5_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI5 configuration. </p>
<p>PA[5] pin </p>

</div>
</div>
<a id="ga90a3f610234dfa13f56e72c76a12be74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a3f610234dfa13f56e72c76a12be74">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI5_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PB&#160;&#160;&#160;(0x00000010U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[5] pin </p>

</div>
</div>
<a id="ga33b6bdc1b4bfeda0d4034dc67f1a6046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33b6bdc1b4bfeda0d4034dc67f1a6046">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI5_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PC&#160;&#160;&#160;(0x00000020U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[5] pin </p>

</div>
</div>
<a id="ga0eea392f1530c7cb794a63d04e268a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eea392f1530c7cb794a63d04e268a70">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI5_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PD&#160;&#160;&#160;(0x00000030U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[5] pin </p>

</div>
</div>
<a id="ga740e27c5bead2c914a134ac4ed4d05b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga740e27c5bead2c914a134ac4ed4d05b3">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI5_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI5_PF&#160;&#160;&#160;(0x00000050U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[5] pin </p>

</div>
</div>
<a id="ga6c50caf6019fd7d5038d77e61f57ad7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c50caf6019fd7d5038d77e61f57ad7b">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 6 configuration </p>

</div>
</div>
<a id="gaadbcd9e40a5da23a133cd3479d326c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadbcd9e40a5da23a133cd3479d326c66">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga3e87c78fb6dfde7c8b7f81fe3b65aae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI6_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI6 configuration. </p>
<p>PA[6] pin </p>

</div>
</div>
<a id="ga6528de8e4ca8741e86ae254e1d6b2a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6528de8e4ca8741e86ae254e1d6b2a70">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI6_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PB&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[6] pin </p>

</div>
</div>
<a id="ga53d8745705d5eb84c70a8554f61d59ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d8745705d5eb84c70a8554f61d59ac">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI6_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PC&#160;&#160;&#160;(0x00000200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[6] pin </p>

</div>
</div>
<a id="ga26c97cdece451441e49120e754020cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26c97cdece451441e49120e754020cdc">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI6_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PD&#160;&#160;&#160;(0x00000300U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[6] pin </p>

</div>
</div>
<a id="ga0d36de53e52c8a4c7991513fec326df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d36de53e52c8a4c7991513fec326df6">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI6_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI6_PF&#160;&#160;&#160;(0x00000500U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[6] pin </p>

</div>
</div>
<a id="ga638ea3bb014752813d064d37b3388950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga638ea3bb014752813d064d37b3388950">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 7 configuration </p>

</div>
</div>
<a id="ga97160d2262cb4ab1ae9098809391f52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97160d2262cb4ab1ae9098809391f52e">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 </p>

</div>
</div>
<a id="ga2f1bfd3af524288b6ce54d7f9aef410a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1bfd3af524288b6ce54d7f9aef410a">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI7_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI7 configuration. </p>
<p>PA[7] pin </p>

</div>
</div>
<a id="gab18d324986b18858f901febbcc2a57b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab18d324986b18858f901febbcc2a57b7">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI7_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PB&#160;&#160;&#160;(0x00001000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[7] pin </p>

</div>
</div>
<a id="gae9f53618d9cf13af2b2ecf191da8595a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9f53618d9cf13af2b2ecf191da8595a">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI7_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PC&#160;&#160;&#160;(0x00002000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[7] pin </p>

</div>
</div>
<a id="gae38aa3b76227bb8e9d8cedc31c023f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38aa3b76227bb8e9d8cedc31c023f63">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI7_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PD&#160;&#160;&#160;(0x00003000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[7] pin </p>

</div>
</div>
<a id="gaaf2c3a661be3569fffe11515e37de1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2c3a661be3569fffe11515e37de1e4">&#9670;&nbsp;</a></span>SYSCFG_EXTICR2_EXTI7_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR2_EXTI7_PF&#160;&#160;&#160;(0x00005000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[7] pin </p>

</div>
</div>
<a id="ga8fc06b17c3b3d393b749bf9924a43a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc06b17c3b3d393b749bf9924a43a80">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 10 configuration </p>

</div>
</div>
<a id="ga1803c2719fb53533547496e02c8b07d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1803c2719fb53533547496e02c8b07d4">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga25acdbb9e916c440c41a060d861130ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25acdbb9e916c440c41a060d861130ee">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI10_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI10 configuration. </p>
<p>PA[10] pin </p>

</div>
</div>
<a id="gab8d9aec4349bf38a4a9753b267b7de7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d9aec4349bf38a4a9753b267b7de7e">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI10_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PB&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[10] pin </p>

</div>
</div>
<a id="ga62d2b81d49e30ab4fe96572be5da8484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62d2b81d49e30ab4fe96572be5da8484">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI10_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PC&#160;&#160;&#160;(0x00000200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[10] pin </p>

</div>
</div>
<a id="gaab3553c540cd836d465824939c2e3b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3553c540cd836d465824939c2e3b79">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI10_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PD&#160;&#160;&#160;(0x00000300U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[10] pin </p>

</div>
</div>
<a id="ga09ed841a11367cda67c7a416ed6d9b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09ed841a11367cda67c7a416ed6d9b99">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI10_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI10_PF&#160;&#160;&#160;(0x00000500U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[10] pin </p>

</div>
</div>
<a id="gaa66cc9a579696c8f5c41f5f138ee1e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa66cc9a579696c8f5c41f5f138ee1e67">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 11 configuration </p>

</div>
</div>
<a id="ga4c7d37c95e30bf30ac80d455bfa9a842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7d37c95e30bf30ac80d455bfa9a842">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI11_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 </p>

</div>
</div>
<a id="ga0ca8a85d4512677eff6ed2aac897a366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca8a85d4512677eff6ed2aac897a366">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI11_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI11 configuration. </p>
<p>PA[11] pin </p>

</div>
</div>
<a id="gaedb3a8cc6b1763e303986553c0e4e7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb3a8cc6b1763e303986553c0e4e7f8">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI11_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PB&#160;&#160;&#160;(0x00001000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[11] pin </p>

</div>
</div>
<a id="ga0b01c8ba6cb27899a4f5fa494bf2b3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI11_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PC&#160;&#160;&#160;(0x00002000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[11] pin </p>

</div>
</div>
<a id="ga6a69d636cda0352da0982c54f582787d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a69d636cda0352da0982c54f582787d">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI11_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PD&#160;&#160;&#160;(0x00003000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[11] pin </p>

</div>
</div>
<a id="ga66fb050835077047b576b3a510700d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66fb050835077047b576b3a510700d64">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI11_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI11_PF&#160;&#160;&#160;(0x00005000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[11] pin </p>

</div>
</div>
<a id="gaf2a656b18cc728e38acb72cf8d7e7935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2a656b18cc728e38acb72cf8d7e7935">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 8 configuration </p>

</div>
</div>
<a id="gab693b7e686ba5646959113dd6b408673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab693b7e686ba5646959113dd6b408673">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="gae1c6843a871f1a06ca25c0de50048b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c6843a871f1a06ca25c0de50048b10">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI8_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI8 configuration. </p>
<p>PA[8] pin </p>

</div>
</div>
<a id="ga4818dc7bffc8dfc2acc48995a62e66c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4818dc7bffc8dfc2acc48995a62e66c5">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI8_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PB&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[8] pin </p>

</div>
</div>
<a id="gaba0d34ff57632d7753981404cef548e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba0d34ff57632d7753981404cef548e2">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI8_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PC&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[8] pin </p>

</div>
</div>
<a id="gaa15260ba354dee354f0a71e7913009c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa15260ba354dee354f0a71e7913009c3">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI8_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PD&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[8] pin </p>

</div>
</div>
<a id="ga425e41001af4b205b8fbfba723572a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425e41001af4b205b8fbfba723572a81">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI8_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI8_PF&#160;&#160;&#160;(0x00000005U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[8] pin </p>

</div>
</div>
<a id="ga002462e4c233adc6dd502de726994575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga002462e4c233adc6dd502de726994575">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 9 configuration </p>

</div>
</div>
<a id="ga8ea1b3c5cb074a305ad06709a7023689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ea1b3c5cb074a305ad06709a7023689">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="ga93e284e59c4ff887b2e79851ac0a81c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93e284e59c4ff887b2e79851ac0a81c4">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI9_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI9 configuration. </p>
<p>PA[9] pin </p>

</div>
</div>
<a id="gaa9271cbc1ed09774a5fef4b379cab260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9271cbc1ed09774a5fef4b379cab260">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI9_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PB&#160;&#160;&#160;(0x00000010U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[9] pin </p>

</div>
</div>
<a id="ga1cc355176941881870c620c0837cab48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc355176941881870c620c0837cab48">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI9_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PC&#160;&#160;&#160;(0x00000020U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[9] pin </p>

</div>
</div>
<a id="ga75af3c7a94cfc78361c94b054f9fe064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75af3c7a94cfc78361c94b054f9fe064">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI9_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PD&#160;&#160;&#160;(0x00000030U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[9] pin </p>

</div>
</div>
<a id="ga76ef2422b4d021d0cc038cb6325ed311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76ef2422b4d021d0cc038cb6325ed311">&#9670;&nbsp;</a></span>SYSCFG_EXTICR3_EXTI9_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR3_EXTI9_PF&#160;&#160;&#160;(0x00000050U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[9] pin </p>

</div>
</div>
<a id="ga9d4b31f4a75d935b6a52afe6a16463d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d4b31f4a75d935b6a52afe6a16463d1">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 12 configuration </p>

</div>
</div>
<a id="gaabcd55b42c6aa84cdd8c36d7df16fcf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabcd55b42c6aa84cdd8c36d7df16fcf5">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="ga3ceaa63866465faa8145ce0c5d9a44d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ceaa63866465faa8145ce0c5d9a44d0">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI12_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI12 configuration. </p>
<p>PA[12] pin </p>

</div>
</div>
<a id="gad8b00a462533a83c75c588340a2fa710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8b00a462533a83c75c588340a2fa710">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI12_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PB&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[12] pin </p>

</div>
</div>
<a id="ga4d27668b1fa6b1accde06aa144faa970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d27668b1fa6b1accde06aa144faa970">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI12_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PC&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[12] pin </p>

</div>
</div>
<a id="gaa46ddd43a361d82abcb3cb7779ac74ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa46ddd43a361d82abcb3cb7779ac74ff">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI12_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PD&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[12] pin </p>

</div>
</div>
<a id="gad9785209e7e13fcf9c4f82d57bae0837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9785209e7e13fcf9c4f82d57bae0837">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI12_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI12_PF&#160;&#160;&#160;(0x00000005U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[12] pin </p>

</div>
</div>
<a id="ga7f04cda5bfe876431d5ad864302d7fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f04cda5bfe876431d5ad864302d7fa1">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 13 configuration </p>

</div>
</div>
<a id="gafaf1614a726586aeefae87ca1d803656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf1614a726586aeefae87ca1d803656">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI13_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="ga0514aaa894c9be44ba47c1346756f90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0514aaa894c9be44ba47c1346756f90b">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI13_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI13 configuration. </p>
<p>PA[13] pin </p>

</div>
</div>
<a id="ga34e6776e3ebfecc9e78c5aec77c48eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e6776e3ebfecc9e78c5aec77c48eff">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI13_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PB&#160;&#160;&#160;(0x00000010U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[13] pin </p>

</div>
</div>
<a id="ga1c7833d4e3c6b7f3878f62a200a6ab14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c7833d4e3c6b7f3878f62a200a6ab14">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI13_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PC&#160;&#160;&#160;(0x00000020U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[13] pin </p>

</div>
</div>
<a id="gabed530f628b3c37281f7a583af1cdb3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabed530f628b3c37281f7a583af1cdb3c">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI13_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PD&#160;&#160;&#160;(0x00000030U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[13] pin </p>

</div>
</div>
<a id="gaaf4c995587d7bae6436e6793b8214627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4c995587d7bae6436e6793b8214627">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI13_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI13_PF&#160;&#160;&#160;(0x00000050U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[13] pin </p>

</div>
</div>
<a id="gabde06df3ec6e357374820a5a615991aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabde06df3ec6e357374820a5a615991aa">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 14 configuration </p>

</div>
</div>
<a id="ga95bb6740c8bc08eb716e3ef71841e81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bb6740c8bc08eb716e3ef71841e81a">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI14_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga7ad140a68e3e4e0406a182a504679ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad140a68e3e4e0406a182a504679ea9">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI14_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI14 configuration. </p>
<p>PA[14] pin </p>

</div>
</div>
<a id="gae5c1b8a0f2b4f79bd868bbb2b4eff617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5c1b8a0f2b4f79bd868bbb2b4eff617">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI14_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PB&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[14] pin </p>

</div>
</div>
<a id="ga8ca668cdd447acb1740566f46de5eb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ca668cdd447acb1740566f46de5eb19">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI14_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PC&#160;&#160;&#160;(0x00000200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[14] pin </p>

</div>
</div>
<a id="ga2f20b2bfa9dc8b57a987c127c6dfa6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI14_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PD&#160;&#160;&#160;(0x00000300U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[14] pin </p>

</div>
</div>
<a id="ga9df1ee6f60db93301acaa9220a591da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df1ee6f60db93301acaa9220a591da9">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI14_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI14_PF&#160;&#160;&#160;(0x00000500U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[14] pin </p>

</div>
</div>
<a id="gabd325c27cff1ae3de773d5e205a33f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd325c27cff1ae3de773d5e205a33f4e">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 15 configuration </p>

</div>
</div>
<a id="ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI15_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_Msk&#160;&#160;&#160;(0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 </p>

</div>
</div>
<a id="gae2f28920677dd99f9132ed28f7b1d5e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f28920677dd99f9132ed28f7b1d5e2">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI15_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PA&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTI15 configuration. </p>
<p>PA[15] pin </p>

</div>
</div>
<a id="ga412f44d6a8f8f60420d7e7f8b5635e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga412f44d6a8f8f60420d7e7f8b5635e09">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI15_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PB&#160;&#160;&#160;(0x00001000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[15] pin </p>

</div>
</div>
<a id="ga49778592caef3a176ee82c9b83e25148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49778592caef3a176ee82c9b83e25148">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI15_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PC&#160;&#160;&#160;(0x00002000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[15] pin </p>

</div>
</div>
<a id="gac23e07d92a68cf7f8c3e58b479638885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac23e07d92a68cf7f8c3e58b479638885">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI15_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PD&#160;&#160;&#160;(0x00003000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[15] pin </p>

</div>
</div>
<a id="ga5e88d51ebabe9f70e5b7c2ad60899d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e88d51ebabe9f70e5b7c2ad60899d54">&#9670;&nbsp;</a></span>SYSCFG_EXTICR4_EXTI15_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_EXTICR4_EXTI15_PF&#160;&#160;&#160;(0x00005000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[15] pin </p>

</div>
</div>
<a id="ga51c00ee5f19b05fe995bf742ee5f8cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c00ee5f19b05fe995bf742ee5f8cad">&#9670;&nbsp;</a></span>TIM14_OR_TI1_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14_OR_TI1_RMP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c53b500c35df84004fda1864c26b0ed">TIM14_OR_TI1_RMP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TI1_RMP[1:0] bits (TIM14 Input 4 remap) </p>

</div>
</div>
<a id="ga72d96e36ed461e986b7aa037581d9d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72d96e36ed461e986b7aa037581d9d38">&#9670;&nbsp;</a></span>TIM14_OR_TI1_RMP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14_OR_TI1_RMP_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM14_OR_TI1_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga4892ff651a1434afb1981b9d032d8672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4892ff651a1434afb1981b9d032d8672">&#9670;&nbsp;</a></span>TIM14_OR_TI1_RMP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14_OR_TI1_RMP_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM14_OR_TI1_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga9c53b500c35df84004fda1864c26b0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c53b500c35df84004fda1864c26b0ed">&#9670;&nbsp;</a></span>TIM14_OR_TI1_RMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14_OR_TI1_RMP_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM14_OR_TI1_RMP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 </p>

</div>
</div>
<a id="gace50256fdecc38f641050a4a3266e4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace50256fdecc38f641050a4a3266e4d9">&#9670;&nbsp;</a></span>TIM_ARR_ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_ARR_ARR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>actual auto-reload Value </p>

</div>
</div>
<a id="ga166174bde137aa84aec495eef6907ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga166174bde137aa84aec495eef6907ed3">&#9670;&nbsp;</a></span>TIM_ARR_ARR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_ARR_ARR_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="ga59f15008050f91fa3ecc9eaaa971a509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f15008050f91fa3ecc9eaaa971a509">&#9670;&nbsp;</a></span>TIM_BDTR_AOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_AOE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic Output enable </p>

</div>
</div>
<a id="gaa9f2a293cb57e4e53908ff3968b44eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f2a293cb57e4e53908ff3968b44eda">&#9670;&nbsp;</a></span>TIM_BDTR_AOE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_AOE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_AOE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga74250b040dd9fd9c09dcc54cdd6d86d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74250b040dd9fd9c09dcc54cdd6d86d8">&#9670;&nbsp;</a></span>TIM_BDTR_BKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_BKE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break enable </p>

</div>
</div>
<a id="ga2272c6e4c575623c1f46f482cd957415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2272c6e4c575623c1f46f482cd957415">&#9670;&nbsp;</a></span>TIM_BDTR_BKE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_BKE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_BKE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga3247abbbf0d00260be051d176d88020e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3247abbbf0d00260be051d176d88020e">&#9670;&nbsp;</a></span>TIM_BDTR_BKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_BKP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break Polarity </p>

</div>
</div>
<a id="ga101b7d11ccc8db986ee394ec26167130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101b7d11ccc8db986ee394ec26167130">&#9670;&nbsp;</a></span>TIM_BDTR_BKP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_BKP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_BKP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gabcf985e9c78f15e1e44b2bc4d2bafc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf985e9c78f15e1e44b2bc4d2bafc67">&#9670;&nbsp;</a></span>TIM_BDTR_DTG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTG[0:7] bits (Dead-Time Generator set-up) </p>

</div>
</div>
<a id="ga4b575cca31b0e22ef1d5b842aa162bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b575cca31b0e22ef1d5b842aa162bfc">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_0&#160;&#160;&#160;(0x01U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga0f33ae1e9b7847a60032a60d0cc7f81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f33ae1e9b7847a60032a60d0cc7f81d">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_1&#160;&#160;&#160;(0x02U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga2f06a132eba960bd6cc972e3580d537c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f06a132eba960bd6cc972e3580d537c">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_2&#160;&#160;&#160;(0x04U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gae7868643a65285fc7132f040c8950f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7868643a65285fc7132f040c8950f43">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_3&#160;&#160;&#160;(0x08U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga503b44e30a5fb77c34630d1faca70213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503b44e30a5fb77c34630d1faca70213">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_4&#160;&#160;&#160;(0x10U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga83a12ecb0a8dd21bc164d9a345ea564f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a12ecb0a8dd21bc164d9a345ea564f">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_5&#160;&#160;&#160;(0x20U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaf7d418cbd0db89991522cb6be34a017e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d418cbd0db89991522cb6be34a017e">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_6&#160;&#160;&#160;(0x40U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gac945c8bcf5567912a88eb2acee53c45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac945c8bcf5567912a88eb2acee53c45b">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_7&#160;&#160;&#160;(0x80U &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga2c52bd0a743ce97111f4f7210f4f0875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c52bd0a743ce97111f4f7210f4f0875">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; TIM_BDTR_DTG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga7e4215d17f0548dfcf0b15fe4d0f4651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4215d17f0548dfcf0b15fe4d0f4651">&#9670;&nbsp;</a></span>TIM_BDTR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_LOCK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK[1:0] bits (Lock Configuration) </p>

</div>
</div>
<a id="gabbd1736c8172e7cd098bb591264b07bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbd1736c8172e7cd098bb591264b07bf">&#9670;&nbsp;</a></span>TIM_BDTR_LOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_LOCK_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_LOCK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga756df80ff8c34399435f52dca18e6eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756df80ff8c34399435f52dca18e6eee">&#9670;&nbsp;</a></span>TIM_BDTR_LOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_LOCK_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_BDTR_LOCK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga31c7b82190b30d879c3c7b3a46b9ab82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31c7b82190b30d879c3c7b3a46b9ab82">&#9670;&nbsp;</a></span>TIM_BDTR_LOCK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_LOCK_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_BDTR_LOCK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="ga277a096614829feba2d0a4fbb7d3dffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga277a096614829feba2d0a4fbb7d3dffc">&#9670;&nbsp;</a></span>TIM_BDTR_MOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_MOE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Main Output enable </p>

</div>
</div>
<a id="gaead4c63fdacf9c85e3c997275649aa8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaead4c63fdacf9c85e3c997275649aa8e">&#9670;&nbsp;</a></span>TIM_BDTR_MOE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_MOE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_MOE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gab1cf04e70ccf3d4aba5afcf2496a411a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1cf04e70ccf3d4aba5afcf2496a411a">&#9670;&nbsp;</a></span>TIM_BDTR_OSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_OSSI&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Off-State Selection for Idle mode \ </p>

</div>
</div>
<a id="ga05ff8c5f843f6587554de55163a0f420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ff8c5f843f6587554de55163a0f420">&#9670;&nbsp;</a></span>TIM_BDTR_OSSI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_OSSI_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_OSSI_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gaf9435f36d53c6be1107e57ab6a82c16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9435f36d53c6be1107e57ab6a82c16e">&#9670;&nbsp;</a></span>TIM_BDTR_OSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_OSSR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Off-State Selection for Run mode \ </p>

</div>
</div>
<a id="ga396c60115df4f4f217ae3b2df15d130c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga396c60115df4f4f217ae3b2df15d130c">&#9670;&nbsp;</a></span>TIM_BDTR_OSSR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_OSSR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_BDTR_OSSR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga3f494b9881e7b97bb2d79f7ad4e79937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f494b9881e7b97bb2d79f7ad4e79937">&#9670;&nbsp;</a></span>TIM_CCER_CC1E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1E&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 output enable </p>

</div>
</div>
<a id="ga871be5249ffb7666a32f4e2e60e50a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga871be5249ffb7666a32f4e2e60e50a8c">&#9670;&nbsp;</a></span>TIM_CCER_CC1E_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1E_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1E_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga813056b3f90a13c4432aeba55f28957e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813056b3f90a13c4432aeba55f28957e">&#9670;&nbsp;</a></span>TIM_CCER_CC1NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1NE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Complementary output enable </p>

</div>
</div>
<a id="ga6f84300589fc23c7ad7c688b77adffd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f84300589fc23c7ad7c688b77adffd6">&#9670;&nbsp;</a></span>TIM_CCER_CC1NE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1NE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1NE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga403fc501d4d8de6cabee6b07acb81a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403fc501d4d8de6cabee6b07acb81a36">&#9670;&nbsp;</a></span>TIM_CCER_CC1NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1NP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Complementary output Polarity </p>

</div>
</div>
<a id="ga22ca6b2d577776a67d48e9a7e1863700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ca6b2d577776a67d48e9a7e1863700">&#9670;&nbsp;</a></span>TIM_CCER_CC1NP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1NP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga0ca0aedba14241caff739afb3c3ee291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca0aedba14241caff739afb3c3ee291">&#9670;&nbsp;</a></span>TIM_CCER_CC1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1P&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 output Polarity \ </p>

</div>
</div>
<a id="ga3006ecce72e486321261536ae385732f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3006ecce72e486321261536ae385732f">&#9670;&nbsp;</a></span>TIM_CCER_CC1P_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1P_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC1P_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga76392a4d63674cd0db0a55762458f16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76392a4d63674cd0db0a55762458f16c">&#9670;&nbsp;</a></span>TIM_CCER_CC2E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2E&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 output enable </p>

</div>
</div>
<a id="ga91010bed31fbd01d7013fe9be759b215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91010bed31fbd01d7013fe9be759b215">&#9670;&nbsp;</a></span>TIM_CCER_CC2E_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2E_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2E_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga6a784649120eddec31998f34323d4156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a784649120eddec31998f34323d4156">&#9670;&nbsp;</a></span>TIM_CCER_CC2NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2NE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Complementary output enable </p>

</div>
</div>
<a id="ga395e49f88082d5e2144801c98047e03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga395e49f88082d5e2144801c98047e03b">&#9670;&nbsp;</a></span>TIM_CCER_CC2NE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2NE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2NE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga387de559d8b16b16f3934fddd2aa969f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga387de559d8b16b16f3934fddd2aa969f">&#9670;&nbsp;</a></span>TIM_CCER_CC2NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2NP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Complementary output Polarity </p>

</div>
</div>
<a id="ga1b294ed91060a15ee77651cd8e688e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b294ed91060a15ee77651cd8e688e70">&#9670;&nbsp;</a></span>TIM_CCER_CC2NP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2NP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga3136c6e776c6066509d298b6a9b34912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3136c6e776c6066509d298b6a9b34912">&#9670;&nbsp;</a></span>TIM_CCER_CC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2P&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 output Polarity \ </p>

</div>
</div>
<a id="ga95f10f70479dce9444a304a58dfa52e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f10f70479dce9444a304a58dfa52e1">&#9670;&nbsp;</a></span>TIM_CCER_CC2P_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2P_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC2P_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga1da114e666b61f09cf25f50cdaa7f81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da114e666b61f09cf25f50cdaa7f81f">&#9670;&nbsp;</a></span>TIM_CCER_CC3E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3E&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 output enable </p>

</div>
</div>
<a id="ga800a18a966d63d71dfc6cf7e3c18ca08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga800a18a966d63d71dfc6cf7e3c18ca08">&#9670;&nbsp;</a></span>TIM_CCER_CC3E_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3E_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3E_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gad46cce61d3bd83b64257ba75e54ee1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad46cce61d3bd83b64257ba75e54ee1aa">&#9670;&nbsp;</a></span>TIM_CCER_CC3NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3NE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Complementary output enable </p>

</div>
</div>
<a id="ga34cbf30b58b4fa02ddc7c1bab93420b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34cbf30b58b4fa02ddc7c1bab93420b3">&#9670;&nbsp;</a></span>TIM_CCER_CC3NE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3NE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3NE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga4029686d3307111d3f9f4400e29e4521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4029686d3307111d3f9f4400e29e4521">&#9670;&nbsp;</a></span>TIM_CCER_CC3NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3NP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Complementary output Polarity </p>

</div>
</div>
<a id="ga013c6bc2ba905dea2713cdef67f39c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013c6bc2ba905dea2713cdef67f39c6f">&#9670;&nbsp;</a></span>TIM_CCER_CC3NP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3NP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga6220a5cd34c7a7a39e10c854aa00d2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6220a5cd34c7a7a39e10c854aa00d2e5">&#9670;&nbsp;</a></span>TIM_CCER_CC3P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3P&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 output Polarity \ </p>

</div>
</div>
<a id="ga647aadf30c1f4c7850a025bce9e264a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga647aadf30c1f4c7850a025bce9e264a6">&#9670;&nbsp;</a></span>TIM_CCER_CC3P_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3P_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC3P_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga940b041ab5975311f42f26d314a4b621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga940b041ab5975311f42f26d314a4b621">&#9670;&nbsp;</a></span>TIM_CCER_CC4E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4E&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 output enable </p>

</div>
</div>
<a id="gae8f00da3ce9a145e9c7c0ece18706d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8f00da3ce9a145e9c7c0ece18706d05">&#9670;&nbsp;</a></span>TIM_CCER_CC4E_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4E_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4E_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga41b88bff3f38cec0617ce66fa5aef260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b88bff3f38cec0617ce66fa5aef260">&#9670;&nbsp;</a></span>TIM_CCER_CC4NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4NP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Complementary output Polarity </p>

</div>
</div>
<a id="ga7e263b29e870a454c029f4a825f4f50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e263b29e870a454c029f4a825f4f50e">&#9670;&nbsp;</a></span>TIM_CCER_CC4NP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4NP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga3faf23dc47e1b0877352d7f5a00f72e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3faf23dc47e1b0877352d7f5a00f72e1">&#9670;&nbsp;</a></span>TIM_CCER_CC4P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4P&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 output Polarity \ </p>

</div>
</div>
<a id="ga22962f81c9abfc88ae30f50b5592d3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22962f81c9abfc88ae30f50b5592d3a7">&#9670;&nbsp;</a></span>TIM_CCER_CC4P_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4P_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCER_CC4P_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga95291df1eaf532c5c996d176648938eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95291df1eaf532c5c996d176648938eb">&#9670;&nbsp;</a></span>TIM_CCMR1_CC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC1S[1:0] bits (Capture/Compare 1 Selection) </p>

</div>
</div>
<a id="ga1e4968b5500d58d1aebce888da31eb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4968b5500d58d1aebce888da31eb5d">&#9670;&nbsp;</a></span>TIM_CCMR1_CC1S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga299207b757f31c9c02471ab5f4f59dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299207b757f31c9c02471ab5f4f59dbe">&#9670;&nbsp;</a></span>TIM_CCMR1_CC1S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gae45972a14def2a4e25e20a688e535b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45972a14def2a4e25e20a688e535b80">&#9670;&nbsp;</a></span>TIM_CCMR1_CC1S_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 </p>

</div>
</div>
<a id="gacdb0986b78bea5b53ea61e4ddd667cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb0986b78bea5b53ea61e4ddd667cbf">&#9670;&nbsp;</a></span>TIM_CCMR1_CC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC2S[1:0] bits (Capture/Compare 2 Selection) </p>

</div>
</div>
<a id="ga52bb0e50c11c35dcf42aeff7f1c22874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52bb0e50c11c35dcf42aeff7f1c22874">&#9670;&nbsp;</a></span>TIM_CCMR1_CC2S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga78303c37fdbe0be80f5fc7d21e9eba45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78303c37fdbe0be80f5fc7d21e9eba45">&#9670;&nbsp;</a></span>TIM_CCMR1_CC2S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga1df8354fa71992fddecba93c6309c7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df8354fa71992fddecba93c6309c7f3">&#9670;&nbsp;</a></span>TIM_CCMR1_CC2S_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="gab0ee123675d8b8f98b5a6eeeccf37912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ee123675d8b8f98b5a6eeeccf37912">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC1F[3:0] bits (Input Capture 1 Filter) </p>

</div>
</div>
<a id="ga7dde4afee556d2d8d22885f191da65a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dde4afee556d2d8d22885f191da65a6">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga201491465e6864088210bccb8491be84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga201491465e6864088210bccb8491be84">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gabaa55ab1e0109b055cabef579c32d67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa55ab1e0109b055cabef579c32d67b">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga23da95530eb6d6451c7c9e451a580f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23da95530eb6d6451c7c9e451a580f42">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_3&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gade8750e792254e281c4999de3fbf9e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade8750e792254e281c4999de3fbf9e13">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_Msk&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="gab46b7186665f5308cd2ca52acfb63e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46b7186665f5308cd2ca52acfb63e72">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC1PSC[1:0] bits (Input Capture 1 Prescaler) </p>

</div>
</div>
<a id="ga05673358a44aeaa56daefca67341b29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05673358a44aeaa56daefca67341b29d">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gaf42b75da9b2f127dca98b6ca616f7add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf42b75da9b2f127dca98b6ca616f7add">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga0a7ca2ec3b7bc576b7883702a45823d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a7ca2ec3b7bc576b7883702a45823d2">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1PSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000C </p>

</div>
</div>
<a id="ga2b942752d686c23323880ff576e7dffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b942752d686c23323880ff576e7dffb">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC2F[3:0] bits (Input Capture 2 Filter) </p>

</div>
</div>
<a id="ga5d75acd7072f28844074702683d8493f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d75acd7072f28844074702683d8493f">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga40e49318b54b16bda6fd7feea7c9a7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e49318b54b16bda6fd7feea7c9a7dd">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga932148c784f5cbee4dfcafcbadaf0107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932148c784f5cbee4dfcafcbadaf0107">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gafece48b6f595ef9717d523fa23cea1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafece48b6f595ef9717d523fa23cea1e8">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_3&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga4b1456053707716ae50feded2a118887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1456053707716ae50feded2a118887">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_Msk&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 </p>

</div>
</div>
<a id="ga5e8e704f9ce5742f45e15e3b3126aa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8e704f9ce5742f45e15e3b3126aa9d">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC2PSC[1:0] bits (Input Capture 2 Prescaler) </p>

</div>
</div>
<a id="ga39206b27b5b1c5941b2a14ee8e2f1223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39206b27b5b1c5941b2a14ee8e2f1223">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gae861d74943f3c045421f9fdc8b966841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae861d74943f3c045421f9fdc8b966841">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gafa7570c3a71156c52b0d95b4199f5d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa7570c3a71156c52b0d95b4199f5d3e">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2PSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000C00 </p>

</div>
</div>
<a id="ga8f44c50cf9928d2afab014e2ca29baba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f44c50cf9928d2afab014e2ca29baba">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1CE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1Clear Enable \ </p>

</div>
</div>
<a id="ga574f991bc328a80c9b44224e9a74d045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga574f991bc328a80c9b44224e9a74d045">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1CE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1CE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gab9c5878e85ce02c22d8a374deebd1b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c5878e85ce02c22d8a374deebd1b6e">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1FE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1 Fast enable \ </p>

</div>
</div>
<a id="gaae9383afb4e7ea68c9254f69461ec626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae9383afb4e7ea68c9254f69461ec626">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1FE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1FE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga6ddb3dc889733e71d812baa3873cb13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ddb3dc889733e71d812baa3873cb13b">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC1M[2:0] bits (Output Compare 1 Mode) </p>

</div>
</div>
<a id="ga410a4752a98081bad8ab3f72b28e7c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410a4752a98081bad8ab3f72b28e7c5f">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga8b5f6ec25063483641d6dc065d96d2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b5f6ec25063483641d6dc065d96d2b5">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gac024f6b9972b940925ab5786ee38701b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac024f6b9972b940925ab5786ee38701b">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga45e26a7685848c6cd8572038f06ceab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45e26a7685848c6cd8572038f06ceab1">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_Msk&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000070 </p>

</div>
</div>
<a id="ga1aa54ddf87a4b339881a8d5368ec80eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aa54ddf87a4b339881a8d5368ec80eb">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1PE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1 Preload enable </p>

</div>
</div>
<a id="gad6ad2b511f62760051b61edc1d666b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ad2b511f62760051b61edc1d666b02">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1PE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga19a8dd4ea04d262ec4e97b5c7a8677a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a8dd4ea04d262ec4e97b5c7a8677a5">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2CE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Clear Enable \ </p>

</div>
</div>
<a id="ga3c788cd4e4e8549585b21e050bf91de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c788cd4e4e8549585b21e050bf91de5">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2CE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2CE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga3bf610cf77c3c6c936ce7c4f85992e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf610cf77c3c6c936ce7c4f85992e6c">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2FE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Fast enable \ </p>

</div>
</div>
<a id="ga376f7fd88a0dc62039e03bbc2fdd9569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga376f7fd88a0dc62039e03bbc2fdd9569">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2FE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2FE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga2326bafe64ba2ebdde908d66219eaa6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2326bafe64ba2ebdde908d66219eaa6f">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC2M[2:0] bits (Output Compare 2 Mode) </p>

</div>
</div>
<a id="gadbb68b91da16ffd509a6c7a2a397083c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb68b91da16ffd509a6c7a2a397083c">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gaedb673b7e2c016191579de704eb842e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb673b7e2c016191579de704eb842e4">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gad039a41e5fe97ddf904a0f9f95eb539e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad039a41e5fe97ddf904a0f9f95eb539e">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga7082e88c67576a8ce483e0534b0ae8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7082e88c67576a8ce483e0534b0ae8cb">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_Msk&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007000 </p>

</div>
</div>
<a id="gabddbf508732039730125ab3e87e9d370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabddbf508732039730125ab3e87e9d370">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2PE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Preload enable </p>

</div>
</div>
<a id="ga664936de978a62b290fe7da4c2b1c395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga664936de978a62b290fe7da4c2b1c395">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2PE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga2eabcc7e322b02c9c406b3ff70308260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eabcc7e322b02c9c406b3ff70308260">&#9670;&nbsp;</a></span>TIM_CCMR2_CC3S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC3S[1:0] bits (Capture/Compare 3 Selection) </p>

</div>
</div>
<a id="ga68c04aea2e89f1e89bd323d6d6e5e6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c04aea2e89f1e89bd323d6d6e5e6c0">&#9670;&nbsp;</a></span>TIM_CCMR2_CC3S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga4bed6648aad6e8d16196246b355452dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bed6648aad6e8d16196246b355452dc">&#9670;&nbsp;</a></span>TIM_CCMR2_CC3S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gac236d456c1635745129611f040e50392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac236d456c1635745129611f040e50392">&#9670;&nbsp;</a></span>TIM_CCMR2_CC3S_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000003 </p>

</div>
</div>
<a id="ga294e216b50edd1c2f891143e1f971048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga294e216b50edd1c2f891143e1f971048">&#9670;&nbsp;</a></span>TIM_CCMR2_CC4S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC4S[1:0] bits (Capture/Compare 4 Selection) </p>

</div>
</div>
<a id="gabebaa6bffd90b32563bd0fc1ff4a9499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabebaa6bffd90b32563bd0fc1ff4a9499">&#9670;&nbsp;</a></span>TIM_CCMR2_CC4S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga6386ec77a3a451954325a1512d44f893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6386ec77a3a451954325a1512d44f893">&#9670;&nbsp;</a></span>TIM_CCMR2_CC4S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga66957133f2ac46cacb14834a6ad46b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66957133f2ac46cacb14834a6ad46b9b">&#9670;&nbsp;</a></span>TIM_CCMR2_CC4S_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="gad218af6bd1de72891e1b85d582b766cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad218af6bd1de72891e1b85d582b766cd">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC3F[3:0] bits (Input Capture 3 Filter) </p>

</div>
</div>
<a id="ga31d5450ebc9ac6ea833a2b341ceea061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d5450ebc9ac6ea833a2b341ceea061">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga26f92a3f831685d6df7ab69e68181849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f92a3f831685d6df7ab69e68181849">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga5e7d7a3c2686a6e31adc1adf2ce65df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e7d7a3c2686a6e31adc1adf2ce65df9">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga9696c3da027f2b292d077f1ab4cdd14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9696c3da027f2b292d077f1ab4cdd14b">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_3&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gaac13900fc61a22d5b43f579e5854fa2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac13900fc61a22d5b43f579e5854fa2c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_Msk&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000F0 </p>

</div>
</div>
<a id="gafc3d11f2e968752bc9ec7131c986c3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc3d11f2e968752bc9ec7131c986c3a6">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC3PSC[1:0] bits (Input Capture 3 Prescaler) </p>

</div>
</div>
<a id="ga588513395cbf8be6f4749c140fbf811c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588513395cbf8be6f4749c140fbf811c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gacd27b9bdcc161c90dc1712074a66f29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd27b9bdcc161c90dc1712074a66f29d">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gabec127dfbd39286e7467a88e42b0e2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabec127dfbd39286e7467a88e42b0e2a2">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3PSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000C </p>

</div>
</div>
<a id="gad51653fd06a591294d432385e794a19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51653fd06a591294d432385e794a19e">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC4F[3:0] bits (Input Capture 4 Filter) </p>

</div>
</div>
<a id="ga7d5fc8b9a6ea27582cb6c25f9654888c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d5fc8b9a6ea27582cb6c25f9654888c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gac4dcc1562c0c017493e4ee6b32354e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4dcc1562c0c017493e4ee6b32354e85">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga2b96de7db8b71ac7e414f247b871a53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b96de7db8b71ac7e414f247b871a53c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga25d0f55e5b751f2caed6a943f5682a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25d0f55e5b751f2caed6a943f5682a09">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_3&#160;&#160;&#160;(0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaa9f59cf5cc82d482d733a365cc7d887c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f59cf5cc82d482d733a365cc7d887c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_Msk&#160;&#160;&#160;(0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000F000 </p>

</div>
</div>
<a id="ga6fd7591e2de10272f7fafb08cdd1b7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fd7591e2de10272f7fafb08cdd1b7b0">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC4PSC[1:0] bits (Input Capture 4 Prescaler) </p>

</div>
</div>
<a id="ga80f7d206409bc551eab06819e17451e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80f7d206409bc551eab06819e17451e4">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gaf6690f5e98e02addd5e75643767c6d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6690f5e98e02addd5e75643767c6d66">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga289328a0304739b4459fa74978be5aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289328a0304739b4459fa74978be5aa4">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4PSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000C00 </p>

</div>
</div>
<a id="ga4209d414df704ce96c54abb2ea2df66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4209d414df704ce96c54abb2ea2df66a">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3CE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Clear Enable \ </p>

</div>
</div>
<a id="ga040e81b609666fec1f0476346bb8b942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga040e81b609666fec1f0476346bb8b942">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3CE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3CE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gae6d8d2847058747ce23a648668ce4dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d8d2847058747ce23a648668ce4dba">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3FE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Fast enable \ </p>

</div>
</div>
<a id="gaef7fdd716098d6370d1fbef9ec6de226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef7fdd716098d6370d1fbef9ec6de226">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3FE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3FE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga52095cae524adb237339bfee92e8168a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52095cae524adb237339bfee92e8168a">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC3M[2:0] bits (Output Compare 3 Mode) </p>

</div>
</div>
<a id="ga899b26ffa9c5f30f143306b8598a537f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga899b26ffa9c5f30f143306b8598a537f">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga91476ae2cc3449facafcad82569e14f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91476ae2cc3449facafcad82569e14f8">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga20394da7afcada6c3fc455b05004cff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20394da7afcada6c3fc455b05004cff5">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga8e306d8b3f5f98f8bfb6002dc2a7ff06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_Msk&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000070 </p>

</div>
</div>
<a id="ga276fd2250d2b085b73ef51cb4c099d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga276fd2250d2b085b73ef51cb4c099d24">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3PE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Preload enable </p>

</div>
</div>
<a id="ga340c7064a44bc7478982f5ef7a7655f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga340c7064a44bc7478982f5ef7a7655f9">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3PE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga1447dfe94bdd234382bb1f43307ea5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1447dfe94bdd234382bb1f43307ea5c3">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4CE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Clear Enable \ </p>

</div>
</div>
<a id="ga3a3897ea2b9197cbc75507df645faefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a3897ea2b9197cbc75507df645faefc">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4CE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4CE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga70dc197250c2699d470aea1a7a42ad57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70dc197250c2699d470aea1a7a42ad57">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4FE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Fast enable \ </p>

</div>
</div>
<a id="ga01f0c4e1d96b5dde5af64ea95b2c3880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f0c4e1d96b5dde5af64ea95b2c3880">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4FE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4FE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gacbed61ff3ba57c7fe6d3386ce3b7af2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbed61ff3ba57c7fe6d3386ce3b7af2b">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC4M[2:0] bits (Output Compare 4 Mode) </p>

</div>
</div>
<a id="gad866f52cce9ce32e3c0d181007b82de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad866f52cce9ce32e3c0d181007b82de5">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gafd97b1c86dd4953f3382fea317d165af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd97b1c86dd4953f3382fea317d165af">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="ga431e5cdc0f3dc02fa5a54aa5193ddbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga431e5cdc0f3dc02fa5a54aa5193ddbab">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga0ffb46fed2d65aab83a895d8f791f84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ffb46fed2d65aab83a895d8f791f84f">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_Msk&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00007000 </p>

</div>
</div>
<a id="ga3e951cd3f6593e321cf79b662a1deaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e951cd3f6593e321cf79b662a1deaaa">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4PE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Preload enable </p>

</div>
</div>
<a id="ga28c07cee007c349ef4ba4a954b341ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28c07cee007c349ef4ba4a954b341ff4">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4PE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gac927cc11eff415210dcf94657d8dfbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac927cc11eff415210dcf94657d8dfbe0">&#9670;&nbsp;</a></span>TIM_CCR1_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR1_CCR1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Value </p>

</div>
</div>
<a id="ga1052d30a540b5332d39cc9e1e23587bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1052d30a540b5332d39cc9e1e23587bb">&#9670;&nbsp;</a></span>TIM_CCR1_CCR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR1_CCR1_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga751e5efd90bdd1fd5f38609f3f5762ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751e5efd90bdd1fd5f38609f3f5762ba">&#9670;&nbsp;</a></span>TIM_CCR2_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR2_CCR2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Value </p>

</div>
</div>
<a id="gab4ef3300e4399d1b036c2e28061d9dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4ef3300e4399d1b036c2e28061d9dd1">&#9670;&nbsp;</a></span>TIM_CCR2_CCR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR2_CCR2_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga4e85064d37d387851e95c5c1f35315a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e85064d37d387851e95c5c1f35315a1">&#9670;&nbsp;</a></span>TIM_CCR3_CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR3_CCR3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Value </p>

</div>
</div>
<a id="ga3983e861f1f4418bf3df69d263550024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3983e861f1f4418bf3df69d263550024">&#9670;&nbsp;</a></span>TIM_CCR3_CCR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR3_CCR3_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga15c9dd67a6701b5498926ae536773eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c9dd67a6701b5498926ae536773eca">&#9670;&nbsp;</a></span>TIM_CCR4_CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR4_CCR4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Value </p>

</div>
</div>
<a id="ga2e2e10599fa35e837f604584c742551f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2e10599fa35e837f604584c742551f">&#9670;&nbsp;</a></span>TIM_CCR4_CCR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR4_CCR4_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga8bc45c0315de82c1c3a38a243bcd00fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc45c0315de82c1c3a38a243bcd00fc">&#9670;&nbsp;</a></span>TIM_CNT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CNT_CNT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter Value </p>

</div>
</div>
<a id="gac54bb0107f222981fe8c8416af521fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac54bb0107f222981fe8c8416af521fd0">&#9670;&nbsp;</a></span>TIM_CNT_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CNT_CNT_Msk&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFFFFFFFF </p>

</div>
</div>
<a id="ga4a3ad409f6b147cdcbafbfe29102f3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3ad409f6b147cdcbafbfe29102f3fd">&#9670;&nbsp;</a></span>TIM_CR1_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_ARPE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-reload preload enable </p>

</div>
</div>
<a id="ga4e508ecc8ac453c2999b2ca7885f24a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e508ecc8ac453c2999b2ca7885f24a8">&#9670;&nbsp;</a></span>TIM_CR1_ARPE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_ARPE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_ARPE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga93d86355e5e3b399ed45e1ca83abed2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d86355e5e3b399ed45e1ca83abed2a">&#9670;&nbsp;</a></span>TIM_CR1_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter enable </p>

</div>
</div>
<a id="gab39f58b244f6d1eb12be39b714e434e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39f58b244f6d1eb12be39b714e434e5">&#9670;&nbsp;</a></span>TIM_CR1_CEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gacacc4ff7e5b75fd2e4e6b672ccd33a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacacc4ff7e5b75fd2e4e6b672ccd33a72">&#9670;&nbsp;</a></span>TIM_CR1_CKD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CKD[1:0] bits (clock division) </p>

</div>
</div>
<a id="ga458d536d82aa3db7d227b0f00b36808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458d536d82aa3db7d227b0f00b36808f">&#9670;&nbsp;</a></span>TIM_CR1_CKD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CKD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">&#9670;&nbsp;</a></span>TIM_CR1_CKD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR1_CKD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga0894ca61f67f8ce59882c5a9645f68bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0894ca61f67f8ce59882c5a9645f68bd">&#9670;&nbsp;</a></span>TIM_CR1_CKD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CR1_CKD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000300 </p>

</div>
</div>
<a id="ga352b3c389bde13dd6049de0afdd874f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352b3c389bde13dd6049de0afdd874f1">&#9670;&nbsp;</a></span>TIM_CR1_CMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMS[1:0] bits (Center-aligned mode selection) </p>

</div>
</div>
<a id="ga83ca6f7810aba73dc8c12f22092d97a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83ca6f7810aba73dc8c12f22092d97a2">&#9670;&nbsp;</a></span>TIM_CR1_CMS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_CMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gab3ee4adcde3c001d3b97d2eae1730ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ee4adcde3c001d3b97d2eae1730ea9">&#9670;&nbsp;</a></span>TIM_CR1_CMS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR1_CMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaee4916455eb6d08d131dd9ae5b8013ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee4916455eb6d08d131dd9ae5b8013ee">&#9670;&nbsp;</a></span>TIM_CR1_CMS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_CR1_CMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000060 </p>

</div>
</div>
<a id="gacea10770904af189f3aaeb97b45722aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea10770904af189f3aaeb97b45722aa">&#9670;&nbsp;</a></span>TIM_CR1_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_DIR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direction </p>

</div>
</div>
<a id="gad5f92c5c62905feea73880ccbf6836aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f92c5c62905feea73880ccbf6836aa">&#9670;&nbsp;</a></span>TIM_CR1_DIR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_DIR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_DIR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga6d3d1488296350af6d36fbbf71905d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d3d1488296350af6d36fbbf71905d29">&#9670;&nbsp;</a></span>TIM_CR1_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_OPM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>One pulse mode </p>

</div>
</div>
<a id="ga6fbbf98af8ecd146d7eae1874c0f115a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fbbf98af8ecd146d7eae1874c0f115a">&#9670;&nbsp;</a></span>TIM_CR1_OPM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_OPM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_OPM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaa4f2a9f0cf7b60e3c623af451f141f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f2a9f0cf7b60e3c623af451f141f3c">&#9670;&nbsp;</a></span>TIM_CR1_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_UDIS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update disable </p>

</div>
</div>
<a id="gab930af301c357d666089faef3fe38982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab930af301c357d666089faef3fe38982">&#9670;&nbsp;</a></span>TIM_CR1_UDIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_UDIS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_UDIS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga06c997c2c23e8bef7ca07579762c113b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06c997c2c23e8bef7ca07579762c113b">&#9670;&nbsp;</a></span>TIM_CR1_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_URS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update request source </p>

</div>
</div>
<a id="ga86b7788d2996e1a0b729c23f6c01df18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86b7788d2996e1a0b729c23f6c01df18">&#9670;&nbsp;</a></span>TIM_CR1_URS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_URS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR1_URS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gade656832d3ec303a2a7a422638dd560e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade656832d3ec303a2a7a422638dd560e">&#9670;&nbsp;</a></span>TIM_CR2_CCDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCDS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare DMA Selection </p>

</div>
</div>
<a id="ga57abe8dfa0dc138ec4c9f4b0dd72299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57abe8dfa0dc138ec4c9f4b0dd72299b">&#9670;&nbsp;</a></span>TIM_CR2_CCDS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCDS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_CCDS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaae22c9c1197107d6fa629f419a29541e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae22c9c1197107d6fa629f419a29541e">&#9670;&nbsp;</a></span>TIM_CR2_CCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCPC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare Preloaded Control </p>

</div>
</div>
<a id="ga2ccf78eb52ea83a81ed28e4815860df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ccf78eb52ea83a81ed28e4815860df9">&#9670;&nbsp;</a></span>TIM_CR2_CCPC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCPC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_CCPC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaf0328c1339b2b1633ef7a8db4c02d0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0328c1339b2b1633ef7a8db4c02d0d5">&#9670;&nbsp;</a></span>TIM_CR2_CCUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCUS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare Control Update Selection </p>

</div>
</div>
<a id="gaac9908b05b59b90ba3e42124e7ad4347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9908b05b59b90ba3e42124e7ad4347">&#9670;&nbsp;</a></span>TIM_CR2_CCUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCUS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_CCUS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gaaa6987d980e5c4c71c7d0faa1eb97a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa6987d980e5c4c71c7d0faa1eb97a45">&#9670;&nbsp;</a></span>TIM_CR2_MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMS[2:0] bits (Master Mode Selection) \ </p>

</div>
</div>
<a id="gaf3e55308e84106d6501201e66bd46ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e55308e84106d6501201e66bd46ab6">&#9670;&nbsp;</a></span>TIM_CR2_MMS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_MMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga4b1036929b0a4ba5bd5cced9b8e0f4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">&#9670;&nbsp;</a></span>TIM_CR2_MMS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_CR2_MMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gacb74a815afdd856d51cfcf1ddf3fce6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb74a815afdd856d51cfcf1ddf3fce6a">&#9670;&nbsp;</a></span>TIM_CR2_MMS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_CR2_MMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga8f6c31bf38844218cb8c8ee98aef46c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6c31bf38844218cb8c8ee98aef46c4">&#9670;&nbsp;</a></span>TIM_CR2_MMS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_Msk&#160;&#160;&#160;(0x7U &lt;&lt; TIM_CR2_MMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000070 </p>

</div>
</div>
<a id="ga31b26bf058f88d771c33aff85ec89358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b26bf058f88d771c33aff85ec89358">&#9670;&nbsp;</a></span>TIM_CR2_OIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS1&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 1 (OC1 output) </p>

</div>
</div>
<a id="ga2a08d73020c32fdaa4cc403f234792b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a08d73020c32fdaa4cc403f234792b1">&#9670;&nbsp;</a></span>TIM_CR2_OIS1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS1_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gae61f8d54923999fffb6db381e81f2b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61f8d54923999fffb6db381e81f2b69">&#9670;&nbsp;</a></span>TIM_CR2_OIS1N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS1N&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 1 (OC1N output) \ </p>

</div>
</div>
<a id="ga146f505a2802837aa5799069416206bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga146f505a2802837aa5799069416206bc">&#9670;&nbsp;</a></span>TIM_CR2_OIS1N_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS1N_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS1N_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga61467648a433bd887683b9a4760021fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61467648a433bd887683b9a4760021fa">&#9670;&nbsp;</a></span>TIM_CR2_OIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS2&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 2 (OC2 output) </p>

</div>
</div>
<a id="gaeb2bd7f9b2666aa8205981e1c7ddb446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2bd7f9b2666aa8205981e1c7ddb446">&#9670;&nbsp;</a></span>TIM_CR2_OIS2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS2_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga769146db660b832f3ef26f892b567bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769146db660b832f3ef26f892b567bd4">&#9670;&nbsp;</a></span>TIM_CR2_OIS2N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS2N&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 2 (OC2N output) \ </p>

</div>
</div>
<a id="ga831140b7e39cda6b158041797be1ed37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga831140b7e39cda6b158041797be1ed37">&#9670;&nbsp;</a></span>TIM_CR2_OIS2N_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS2N_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS2N_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gad974d7c91edf6f1bd47e892b3b6f7565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad974d7c91edf6f1bd47e892b3b6f7565">&#9670;&nbsp;</a></span>TIM_CR2_OIS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS3&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 3 (OC3 output) </p>

</div>
</div>
<a id="ga4d5376e0d45eef0125cf133db5a7189a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d5376e0d45eef0125cf133db5a7189a">&#9670;&nbsp;</a></span>TIM_CR2_OIS3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS3_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga20fb9b62a7e8d114fbd180abd9f8ceae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20fb9b62a7e8d114fbd180abd9f8ceae">&#9670;&nbsp;</a></span>TIM_CR2_OIS3N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS3N&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 3 (OC3N output) \ </p>

</div>
</div>
<a id="gad1c25a6a16e1d0e6e3ae26eac52d8e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1c25a6a16e1d0e6e3ae26eac52d8e08">&#9670;&nbsp;</a></span>TIM_CR2_OIS3N_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS3N_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS3N_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gad644f2f4b26e46587abedc8d3164e56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad644f2f4b26e46587abedc8d3164e56e">&#9670;&nbsp;</a></span>TIM_CR2_OIS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS4&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 4 (OC4 output) </p>

</div>
</div>
<a id="ga8644bc052bc6251ddf877b79a2ef6f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8644bc052bc6251ddf877b79a2ef6f48">&#9670;&nbsp;</a></span>TIM_CR2_OIS4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS4_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_OIS4_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gad07504497b70af628fa1aee8fe7ef63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad07504497b70af628fa1aee8fe7ef63c">&#9670;&nbsp;</a></span>TIM_CR2_TI1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_TI1S&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TI1 Selection </p>

</div>
</div>
<a id="ga5aef7ed878a1f55f901cfdb25d3842ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aef7ed878a1f55f901cfdb25d3842ed">&#9670;&nbsp;</a></span>TIM_CR2_TI1S_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_TI1S_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_CR2_TI1S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gabf9051ecac123cd89f9d2a835e4cde2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf9051ecac123cd89f9d2a835e4cde2e">&#9670;&nbsp;</a></span>TIM_DCR_DBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBA[4:0] bits (DMA Base Address) </p>

</div>
</div>
<a id="gaaaf610e5fe4bb4b10736242df3b62bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf610e5fe4bb4b10736242df3b62bba">&#9670;&nbsp;</a></span>TIM_DCR_DBA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_0&#160;&#160;&#160;(0x01U &lt;&lt; TIM_DCR_DBA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga9a0185643c163930e30f0a1cf5fe364e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0185643c163930e30f0a1cf5fe364e">&#9670;&nbsp;</a></span>TIM_DCR_DBA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_1&#160;&#160;&#160;(0x02U &lt;&lt; TIM_DCR_DBA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gaaa5a89b93b97b0968a7d5563a18ab9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa5a89b93b97b0968a7d5563a18ab9d1">&#9670;&nbsp;</a></span>TIM_DCR_DBA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_2&#160;&#160;&#160;(0x04U &lt;&lt; TIM_DCR_DBA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga105f44ff18cbbd4ff4d60368c9184430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga105f44ff18cbbd4ff4d60368c9184430">&#9670;&nbsp;</a></span>TIM_DCR_DBA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_3&#160;&#160;&#160;(0x08U &lt;&lt; TIM_DCR_DBA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gabe1bc4b6dd7265dee2857f23d835b2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1bc4b6dd7265dee2857f23d835b2dc">&#9670;&nbsp;</a></span>TIM_DCR_DBA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_4&#160;&#160;&#160;(0x10U &lt;&lt; TIM_DCR_DBA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga603bd90bfdd7e08fb4c749c926ae8d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603bd90bfdd7e08fb4c749c926ae8d0d">&#9670;&nbsp;</a></span>TIM_DCR_DBA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; TIM_DCR_DBA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000001F </p>

</div>
</div>
<a id="gab9e197a78484567d4c6093c28265f3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e197a78484567d4c6093c28265f3eb">&#9670;&nbsp;</a></span>TIM_DCR_DBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBL[4:0] bits (DMA Burst Length) </p>

</div>
</div>
<a id="ga677195c0b4892bb6717564c0528126a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga677195c0b4892bb6717564c0528126a9">&#9670;&nbsp;</a></span>TIM_DCR_DBL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_0&#160;&#160;&#160;(0x01U &lt;&lt; TIM_DCR_DBL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="gad427ba987877e491f7a2be60e320dbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad427ba987877e491f7a2be60e320dbea">&#9670;&nbsp;</a></span>TIM_DCR_DBL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_1&#160;&#160;&#160;(0x02U &lt;&lt; TIM_DCR_DBL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga369926f2a8ca5cf635ded9bb4619189c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369926f2a8ca5cf635ded9bb4619189c">&#9670;&nbsp;</a></span>TIM_DCR_DBL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_2&#160;&#160;&#160;(0x04U &lt;&lt; TIM_DCR_DBL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga7f1ec849c41d1abd46c528a4ac378c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f1ec849c41d1abd46c528a4ac378c03">&#9670;&nbsp;</a></span>TIM_DCR_DBL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_3&#160;&#160;&#160;(0x08U &lt;&lt; TIM_DCR_DBL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga607d7b87b1b4bf167aabad36f922a8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607d7b87b1b4bf167aabad36f922a8f9">&#9670;&nbsp;</a></span>TIM_DCR_DBL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_4&#160;&#160;&#160;(0x10U &lt;&lt; TIM_DCR_DBL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga19d5bc5ed6177c1603a35d52918e5068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19d5bc5ed6177c1603a35d52918e5068">&#9670;&nbsp;</a></span>TIM_DCR_DBL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; TIM_DCR_DBL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001F00 </p>

</div>
</div>
<a id="ga1fcb0d6d9fb7486a5901032fd81aef6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fcb0d6d9fb7486a5901032fd81aef6a">&#9670;&nbsp;</a></span>TIM_DIER_BIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_BIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break interrupt enable </p>

</div>
</div>
<a id="gad054244795a6fcd3bc1ff35e4c651982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad054244795a6fcd3bc1ff35e4c651982">&#9670;&nbsp;</a></span>TIM_DIER_BIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_BIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_BIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gae181bb16ec916aba8ba86f58f745fdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae181bb16ec916aba8ba86f58f745fdfd">&#9670;&nbsp;</a></span>TIM_DIER_CC1DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1DE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 DMA request enable </p>

</div>
</div>
<a id="ga40247fa7b772b644df2754b599e71e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40247fa7b772b644df2754b599e71e22">&#9670;&nbsp;</a></span>TIM_DIER_CC1DE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1DE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga1ba7f7ca97eeaf6cc23cd6765c6bf678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">&#9670;&nbsp;</a></span>TIM_DIER_CC1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1IE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 interrupt enable </p>

</div>
</div>
<a id="ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">&#9670;&nbsp;</a></span>TIM_DIER_CC1IE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1IE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga58f97064991095b28c91028ca3cca28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f97064991095b28c91028ca3cca28e">&#9670;&nbsp;</a></span>TIM_DIER_CC2DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2DE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 DMA request enable </p>

</div>
</div>
<a id="ga74a3a6d017bcc45df793e9b1d19c013d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74a3a6d017bcc45df793e9b1d19c013d">&#9670;&nbsp;</a></span>TIM_DIER_CC2DE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2DE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga757c59b690770adebf33e20d3d9dec15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga757c59b690770adebf33e20d3d9dec15">&#9670;&nbsp;</a></span>TIM_DIER_CC2IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2IE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 interrupt enable </p>

</div>
</div>
<a id="ga5db58d01a8e92e3403fb44ecc09e5e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db58d01a8e92e3403fb44ecc09e5e5e">&#9670;&nbsp;</a></span>TIM_DIER_CC2IE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2IE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga1567bff5dc0564b26a8b3cff1f0fe0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1567bff5dc0564b26a8b3cff1f0fe0a4">&#9670;&nbsp;</a></span>TIM_DIER_CC3DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3DE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 DMA request enable </p>

</div>
</div>
<a id="gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">&#9670;&nbsp;</a></span>TIM_DIER_CC3DE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3DE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga4edf003f04bcf250bddf5ed284201c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4edf003f04bcf250bddf5ed284201c2e">&#9670;&nbsp;</a></span>TIM_DIER_CC3IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3IE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 interrupt enable </p>

</div>
</div>
<a id="ga78bd5f90a0f2d2d34132ef5568e18779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78bd5f90a0f2d2d34132ef5568e18779">&#9670;&nbsp;</a></span>TIM_DIER_CC3IE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3IE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaaba034412c54fa07024e516492748614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba034412c54fa07024e516492748614">&#9670;&nbsp;</a></span>TIM_DIER_CC4DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4DE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 DMA request enable </p>

</div>
</div>
<a id="gad81dbfb6c7c8907ec2debd892b48e9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad81dbfb6c7c8907ec2debd892b48e9ba">&#9670;&nbsp;</a></span>TIM_DIER_CC4DE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4DE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga6ad0f562a014572793b49fe87184338b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad0f562a014572793b49fe87184338b">&#9670;&nbsp;</a></span>TIM_DIER_CC4IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4IE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 interrupt enable </p>

</div>
</div>
<a id="ga66b5230621c6d2f44c44ff672a07ffaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b5230621c6d2f44c44ff672a07ffaf">&#9670;&nbsp;</a></span>TIM_DIER_CC4IE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4IE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga79c3fab9d33de953a0a7f7d6516c73bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79c3fab9d33de953a0a7f7d6516c73bc">&#9670;&nbsp;</a></span>TIM_DIER_COMDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_COMDE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM DMA request enable </p>

</div>
</div>
<a id="ga9ed00410aeabe33fef5feebbaec1a0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ed00410aeabe33fef5feebbaec1a0a6">&#9670;&nbsp;</a></span>TIM_DIER_COMDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_COMDE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_COMDE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gade8a374e04740aac1ece248b868522fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade8a374e04740aac1ece248b868522fe">&#9670;&nbsp;</a></span>TIM_DIER_COMIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_COMIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM interrupt enable </p>

</div>
</div>
<a id="gabe9af339214666b3251fff9598277b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9af339214666b3251fff9598277b1f">&#9670;&nbsp;</a></span>TIM_DIER_COMIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_COMIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_COMIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga5a752d4295f100708df9b8be5a7f439d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a752d4295f100708df9b8be5a7f439d">&#9670;&nbsp;</a></span>TIM_DIER_TDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TDE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger DMA request enable </p>

</div>
</div>
<a id="gadbd5aee3b64fd928be288ae86b4fa020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbd5aee3b64fd928be288ae86b4fa020">&#9670;&nbsp;</a></span>TIM_DIER_TDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TDE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_TDE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gaa755fef2c4e96c63f2ea1cd9a32f956a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa755fef2c4e96c63f2ea1cd9a32f956a">&#9670;&nbsp;</a></span>TIM_DIER_TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger interrupt enable </p>

</div>
</div>
<a id="gadf3e781c907ca4774fae5c089e445f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3e781c907ca4774fae5c089e445f5a">&#9670;&nbsp;</a></span>TIM_DIER_TIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_TIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gab9f47792b1c2f123464a2955f445c811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f47792b1c2f123464a2955f445c811">&#9670;&nbsp;</a></span>TIM_DIER_UDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UDE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update DMA request enable </p>

</div>
</div>
<a id="ga66544291fb58960e9f4018509a4dee09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66544291fb58960e9f4018509a4dee09">&#9670;&nbsp;</a></span>TIM_DIER_UDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UDE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_UDE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga5c6d3e0495e6c06da4bdd0ad8995a32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c6d3e0495e6c06da4bdd0ad8995a32b">&#9670;&nbsp;</a></span>TIM_DIER_UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update interrupt enable </p>

</div>
</div>
<a id="gab47c8f36981860ff345f922f6ba02662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47c8f36981860ff345f922f6ba02662">&#9670;&nbsp;</a></span>TIM_DIER_UIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_DIER_UIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga1afa2fc02bcd75c15122c4eb87d6cf83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1afa2fc02bcd75c15122c4eb87d6cf83">&#9670;&nbsp;</a></span>TIM_DMAR_DMAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DMAR_DMAB&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA register for burst accesses </p>

</div>
</div>
<a id="gaa5d6d71391fa416ce5c1aa65e459d92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d6d71391fa416ce5c1aa65e459d92a">&#9670;&nbsp;</a></span>TIM_DMAR_DMAB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DMAR_DMAB_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="ga08c5635a0ac0ce5618485319a4fa0f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c5635a0ac0ce5618485319a4fa0f18">&#9670;&nbsp;</a></span>TIM_EGR_BG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_BG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break Generation </p>

</div>
</div>
<a id="ga3cbac05839c59f31bd13664890685941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cbac05839c59f31bd13664890685941">&#9670;&nbsp;</a></span>TIM_EGR_BG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_BG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_BG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga0a1318609761df5de5213e9e75b5aa6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1318609761df5de5213e9e75b5aa6a">&#9670;&nbsp;</a></span>TIM_EGR_CC1G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC1G&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Generation </p>

</div>
</div>
<a id="gaba7a2fa9e7341df84a32cf5d54e61ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba7a2fa9e7341df84a32cf5d54e61ad3">&#9670;&nbsp;</a></span>TIM_EGR_CC1G_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC1G_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC1G_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga5423de00e86aeb8a4657a509af485055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5423de00e86aeb8a4657a509af485055">&#9670;&nbsp;</a></span>TIM_EGR_CC2G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC2G&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Generation </p>

</div>
</div>
<a id="gacfa4c983163836490441a78e7bf89b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa4c983163836490441a78e7bf89b67">&#9670;&nbsp;</a></span>TIM_EGR_CC2G_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC2G_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC2G_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga064d2030abccc099ded418fd81d6aa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064d2030abccc099ded418fd81d6aa07">&#9670;&nbsp;</a></span>TIM_EGR_CC3G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC3G&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Generation </p>

</div>
</div>
<a id="gab73c2e5ea59b860e342d2ea5f99ff672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73c2e5ea59b860e342d2ea5f99ff672">&#9670;&nbsp;</a></span>TIM_EGR_CC3G_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC3G_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC3G_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga1c4e5555dd3be8ab1e631d1053f4a305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c4e5555dd3be8ab1e631d1053f4a305">&#9670;&nbsp;</a></span>TIM_EGR_CC4G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC4G&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Generation </p>

</div>
</div>
<a id="ga8ae87478438e43366db04ac05db1db0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ae87478438e43366db04ac05db1db0e">&#9670;&nbsp;</a></span>TIM_EGR_CC4G_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC4G_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_CC4G_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gadb06f8bb364307695c7d6a028391de7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb06f8bb364307695c7d6a028391de7b">&#9670;&nbsp;</a></span>TIM_EGR_COMG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_COMG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare Control Update Generation </p>

</div>
</div>
<a id="gab04646da2ee78ff6e2d4c483c8050d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04646da2ee78ff6e2d4c483c8050d20">&#9670;&nbsp;</a></span>TIM_EGR_COMG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_COMG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_COMG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga2eabface433d6adaa2dee3df49852585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eabface433d6adaa2dee3df49852585">&#9670;&nbsp;</a></span>TIM_EGR_TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_TG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger Generation </p>

</div>
</div>
<a id="gaedb01f674152f674c87c21b6147963d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb01f674152f674c87c21b6147963d5">&#9670;&nbsp;</a></span>TIM_EGR_TG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_TG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_TG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga16f52a8e9aad153223405b965566ae91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f52a8e9aad153223405b965566ae91">&#9670;&nbsp;</a></span>TIM_EGR_UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_UG&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update Generation </p>

</div>
</div>
<a id="ga5ff315da1492025d608eb2c71e1e4462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ff315da1492025d608eb2c71e1e4462">&#9670;&nbsp;</a></span>TIM_EGR_UG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_UG_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_EGR_UG_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaefb85e4000ddab0ada67c5964810da35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb85e4000ddab0ada67c5964810da35">&#9670;&nbsp;</a></span>TIM_PSC_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_PSC_PSC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescaler Value </p>

</div>
</div>
<a id="gacff3a421342fafac2e25421084bd85df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacff3a421342fafac2e25421084bd85df">&#9670;&nbsp;</a></span>TIM_PSC_PSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_PSC_PSC_Msk&#160;&#160;&#160;(0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFFF </p>

</div>
</div>
<a id="gadcef8f28580e36cdfda3be1f7561afc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcef8f28580e36cdfda3be1f7561afc7">&#9670;&nbsp;</a></span>TIM_RCR_REP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_RCR_REP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Repetition Counter Value </p>

</div>
</div>
<a id="ga06e8380ec8ac6138f401fa53833978fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e8380ec8ac6138f401fa53833978fc">&#9670;&nbsp;</a></span>TIM_RCR_REP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_RCR_REP_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; TIM_RCR_REP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga331a1d5f39d5f47b5409054e693fc651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331a1d5f39d5f47b5409054e693fc651">&#9670;&nbsp;</a></span>TIM_SMCR_ECE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ECE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External clock enable </p>

</div>
</div>
<a id="ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">&#9670;&nbsp;</a></span>TIM_SMCR_ECE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ECE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ECE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gae2ed8b32d9eb8eea251bd1dac4f34668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ed8b32d9eb8eea251bd1dac4f34668">&#9670;&nbsp;</a></span>TIM_SMCR_ETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETF[3:0] bits (External trigger filter) </p>

</div>
</div>
<a id="ga43745c2894cfc1e5ee619ac85d8d5a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43745c2894cfc1e5ee619ac85d8d5a62">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga661e6cce23553cf0ad3a60d8573b9a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga661e6cce23553cf0ad3a60d8573b9a2c">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_ETF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gafb5528381fb64ffbcc719de478391ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5528381fb64ffbcc719de478391ae2">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_ETF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga6082700946fc61a6f9d6209e258fcc14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6082700946fc61a6f9d6209e258fcc14">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_3&#160;&#160;&#160;(0x8U &lt;&lt; TIM_SMCR_ETF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga423e64cbb40275055b1b92a6d3ab0a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga423e64cbb40275055b1b92a6d3ab0a12">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_Msk&#160;&#160;&#160;(0xFU &lt;&lt; TIM_SMCR_ETF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000F00 </p>

</div>
</div>
<a id="ga2a5f335c3d7a4f82d1e91dc1511e3322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5f335c3d7a4f82d1e91dc1511e3322">&#9670;&nbsp;</a></span>TIM_SMCR_ETP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External trigger polarity </p>

</div>
</div>
<a id="ga77f8984e6ac3422454b0a586a2b973e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f8984e6ac3422454b0a586a2b973e3">&#9670;&nbsp;</a></span>TIM_SMCR_ETP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga0ebb9e631876435e276211d88e797386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebb9e631876435e276211d88e797386">&#9670;&nbsp;</a></span>TIM_SMCR_ETPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETPS[1:0] bits (External trigger prescaler) </p>

</div>
</div>
<a id="ga00b43cd09557a69ed10471ed76b228d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b43cd09557a69ed10471ed76b228d8">&#9670;&nbsp;</a></span>TIM_SMCR_ETPS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="gabf12f04862dbc92ca238d1518b27b16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf12f04862dbc92ca238d1518b27b16b">&#9670;&nbsp;</a></span>TIM_SMCR_ETPS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gab319df2e386dc55f421f20a7f4c8a5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab319df2e386dc55f421f20a7f4c8a5d4">&#9670;&nbsp;</a></span>TIM_SMCR_ETPS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS_Msk&#160;&#160;&#160;(0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00003000 </p>

</div>
</div>
<a id="ga52101db4ca2c7b3003f1b16a49b2032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52101db4ca2c7b3003f1b16a49b2032c">&#9670;&nbsp;</a></span>TIM_SMCR_MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_MSM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master/slave mode </p>

</div>
</div>
<a id="gafba3fb13f79aeb124c0f496bef33e4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba3fb13f79aeb124c0f496bef33e4b2">&#9670;&nbsp;</a></span>TIM_SMCR_MSM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_MSM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_MSM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga985edf03adbe9e706c4d8cf3b311c5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga985edf03adbe9e706c4d8cf3b311c5e9">&#9670;&nbsp;</a></span>TIM_SMCR_OCCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_OCCS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">TIM_SMCR_OCCS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCREF clear selection </p>

</div>
</div>
<a id="gabf5453c5f4636105b0f1a6820dd57105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf5453c5f4636105b0f1a6820dd57105">&#9670;&nbsp;</a></span>TIM_SMCR_OCCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_OCCS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_OCCS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gae92349731a6107e0f3a251b44a67c7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae92349731a6107e0f3a251b44a67c7ea">&#9670;&nbsp;</a></span>TIM_SMCR_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMS[2:0] bits (Slave mode selection) </p>

</div>
</div>
<a id="ga7d1ebece401aeb12abd466d2eafa78b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d1ebece401aeb12abd466d2eafa78b2">&#9670;&nbsp;</a></span>TIM_SMCR_SMS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_SMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaa980a3121ab6cda5a4a42b959da8421e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa980a3121ab6cda5a4a42b959da8421e">&#9670;&nbsp;</a></span>TIM_SMCR_SMS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_SMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga63847fc3c71f582403e6301b1229c3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63847fc3c71f582403e6301b1229c3ed">&#9670;&nbsp;</a></span>TIM_SMCR_SMS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_SMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga34db507d082a38eb597b9a27bb659ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34db507d082a38eb597b9a27bb659ace">&#9670;&nbsp;</a></span>TIM_SMCR_SMS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_Msk&#160;&#160;&#160;(0x7U &lt;&lt; TIM_SMCR_SMS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000007 </p>

</div>
</div>
<a id="ga8680e719bca2b672d850504220ae51fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8680e719bca2b672d850504220ae51fc">&#9670;&nbsp;</a></span>TIM_SMCR_TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS[2:0] bits (Trigger selection) </p>

</div>
</div>
<a id="ga8d1f040f9259acb3c2fba7b0c7eb3d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1f040f9259acb3c2fba7b0c7eb3d96">&#9670;&nbsp;</a></span>TIM_SMCR_TS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_0&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SMCR_TS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gacb82212fcc89166a43ff97542da9182d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb82212fcc89166a43ff97542da9182d">&#9670;&nbsp;</a></span>TIM_SMCR_TS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_1&#160;&#160;&#160;(0x2U &lt;&lt; TIM_SMCR_TS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gacf0dbaf4a2ec8759f283f82a958ef6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0dbaf4a2ec8759f283f82a958ef6a8">&#9670;&nbsp;</a></span>TIM_SMCR_TS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_2&#160;&#160;&#160;(0x4U &lt;&lt; TIM_SMCR_TS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga2aa1e898f53a002c3bddaa336e8888b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa1e898f53a002c3bddaa336e8888b1">&#9670;&nbsp;</a></span>TIM_SMCR_TS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_Msk&#160;&#160;&#160;(0x7U &lt;&lt; TIM_SMCR_TS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000070 </p>

</div>
</div>
<a id="ga6d52cd5a57c9a26b0d993c93d9875097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d52cd5a57c9a26b0d993c93d9875097">&#9670;&nbsp;</a></span>TIM_SR_BIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_BIF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break interrupt Flag </p>

</div>
</div>
<a id="ga778093c3983d94f88d6da49de96c9826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778093c3983d94f88d6da49de96c9826">&#9670;&nbsp;</a></span>TIM_SR_BIF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_BIF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_BIF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga449a61344a97608d85384c29f003c0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga449a61344a97608d85384c29f003c0e9">&#9670;&nbsp;</a></span>TIM_SR_CC1IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1IF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 interrupt Flag </p>

</div>
</div>
<a id="ga2ce1be8a563567338d87977ddc0aa2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce1be8a563567338d87977ddc0aa2c5">&#9670;&nbsp;</a></span>TIM_SR_CC1IF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1IF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC1IF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga819c4b27f8fa99b537c4407521f9780c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga819c4b27f8fa99b537c4407521f9780c">&#9670;&nbsp;</a></span>TIM_SR_CC1OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1OF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Overcapture Flag \ </p>

</div>
</div>
<a id="gae38020b672e525cf31f3a21a01ee680f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38020b672e525cf31f3a21a01ee680f">&#9670;&nbsp;</a></span>TIM_SR_CC1OF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1OF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC1OF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga25a48bf099467169aa50464fbf462bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a48bf099467169aa50464fbf462bd8">&#9670;&nbsp;</a></span>TIM_SR_CC2IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2IF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 interrupt Flag </p>

</div>
</div>
<a id="gac970c8ac8779185ba8f313e280c40902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac970c8ac8779185ba8f313e280c40902">&#9670;&nbsp;</a></span>TIM_SR_CC2IF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2IF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC2IF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga3b7798da5863d559ea9a642af6658050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7798da5863d559ea9a642af6658050">&#9670;&nbsp;</a></span>TIM_SR_CC2OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2OF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Overcapture Flag \ </p>

</div>
</div>
<a id="ga772886dce929789865cf7053728488d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga772886dce929789865cf7053728488d4">&#9670;&nbsp;</a></span>TIM_SR_CC2OF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2OF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC2OF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gad3cf234a1059c0a04799e88382cdc0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3cf234a1059c0a04799e88382cdc0f2">&#9670;&nbsp;</a></span>TIM_SR_CC3IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3IF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 interrupt Flag </p>

</div>
</div>
<a id="ga77b2e69acc55c8d12f789fc5bf9a5f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b2e69acc55c8d12f789fc5bf9a5f54">&#9670;&nbsp;</a></span>TIM_SR_CC3IF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3IF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC3IF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaf7a2d4c831eb641ba082156e41d03358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7a2d4c831eb641ba082156e41d03358">&#9670;&nbsp;</a></span>TIM_SR_CC3OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3OF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Overcapture Flag \ </p>

</div>
</div>
<a id="ga36d466016b806136b3e0251363e7e38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d466016b806136b3e0251363e7e38d">&#9670;&nbsp;</a></span>TIM_SR_CC3OF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3OF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC3OF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gacade8a06303bf216bfb03140c7e16cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacade8a06303bf216bfb03140c7e16cac">&#9670;&nbsp;</a></span>TIM_SR_CC4IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4IF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 interrupt Flag </p>

</div>
</div>
<a id="ga62087fa2c5fa8166d6b4be7e32c60442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62087fa2c5fa8166d6b4be7e32c60442">&#9670;&nbsp;</a></span>TIM_SR_CC4IF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4IF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC4IF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga81ba979e8309b66808e06e4de34bc740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ba979e8309b66808e06e4de34bc740">&#9670;&nbsp;</a></span>TIM_SR_CC4OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4OF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Overcapture Flag \ </p>

</div>
</div>
<a id="ga36421d430d4fd0d34d02444b5da804b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36421d430d4fd0d34d02444b5da804b5">&#9670;&nbsp;</a></span>TIM_SR_CC4OF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4OF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_CC4OF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga91775c029171c4585e9cca6ebf1cd57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91775c029171c4585e9cca6ebf1cd57a">&#9670;&nbsp;</a></span>TIM_SR_COMIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_COMIF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM interrupt Flag </p>

</div>
</div>
<a id="ga8af1c1f93eee747aaa7fdc3a5aeb5337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8af1c1f93eee747aaa7fdc3a5aeb5337">&#9670;&nbsp;</a></span>TIM_SR_COMIF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_COMIF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_COMIF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga7c8b16f3ced6ec03e9001276b134846e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8b16f3ced6ec03e9001276b134846e">&#9670;&nbsp;</a></span>TIM_SR_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_TIF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger interrupt Flag </p>

</div>
</div>
<a id="ga6ad9bed9cae745d41a987675821b202a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad9bed9cae745d41a987675821b202a">&#9670;&nbsp;</a></span>TIM_SR_TIF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_TIF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_TIF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gac8c03fabc10654d2a3f76ea40fcdbde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8c03fabc10654d2a3f76ea40fcdbde6">&#9670;&nbsp;</a></span>TIM_SR_UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_UIF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update interrupt Flag </p>

</div>
</div>
<a id="ga7a713154f9408c97cd7b193f23affab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a713154f9408c97cd7b193f23affab2">&#9670;&nbsp;</a></span>TIM_SR_UIF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_UIF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; TIM_SR_UIF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga2d7dd57632bcc0f7f3b635da39b4be3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d7dd57632bcc0f7f3b635da39b4be3e">&#9670;&nbsp;</a></span>USART_BRR_DIV_FRACTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_FRACTION&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">USART_BRR_DIV_FRACTION_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fraction of USARTDIV </p>

</div>
</div>
<a id="ga27d26e25a2acc22989a0522951e1c406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d26e25a2acc22989a0522951e1c406">&#9670;&nbsp;</a></span>USART_BRR_DIV_FRACTION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_FRACTION_Msk&#160;&#160;&#160;(0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000000F </p>

</div>
</div>
<a id="gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">&#9670;&nbsp;</a></span>USART_BRR_DIV_MANTISSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_MANTISSA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">USART_BRR_DIV_MANTISSA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mantissa of USARTDIV </p>

</div>
</div>
<a id="gae8739f2a9ca35ed93f81353a7a206a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8739f2a9ca35ed93f81353a7a206a0b">&#9670;&nbsp;</a></span>USART_BRR_DIV_MANTISSA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_MANTISSA_Msk&#160;&#160;&#160;(0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FFF0 </p>

</div>
</div>
<a id="gaac6e25c121fc78142f8866809bc98aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac6e25c121fc78142f8866809bc98aaa">&#9670;&nbsp;</a></span>USART_CR1_CMIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_CMIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">USART_CR1_CMIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Character match interrupt enable </p>

</div>
</div>
<a id="ga7b5174025558ca07302b4cbd4c3a3c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5174025558ca07302b4cbd4c3a3c93">&#9670;&nbsp;</a></span>USART_CR1_CMIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_CMIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_CMIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga6bdc2e80e4545996ecb5901915d13e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bdc2e80e4545996ecb5901915d13e28">&#9670;&nbsp;</a></span>USART_CR1_DEAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEAT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">USART_CR1_DEAT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DEAT[4:0] bits (Driver Enable Assertion Time) </p>

</div>
</div>
<a id="gab3c5a5427a9d6f31a4dff944079379c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c5a5427a9d6f31a4dff944079379c3">&#9670;&nbsp;</a></span>USART_CR1_DEAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEAT_0&#160;&#160;&#160;(0x01U &lt;&lt; USART_CR1_DEAT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="ga915c67729309721386a3211e7ef9c097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga915c67729309721386a3211e7ef9c097">&#9670;&nbsp;</a></span>USART_CR1_DEAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEAT_1&#160;&#160;&#160;(0x02U &lt;&lt; USART_CR1_DEAT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga37334305484b5177eb2b0c0fbd38f333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37334305484b5177eb2b0c0fbd38f333">&#9670;&nbsp;</a></span>USART_CR1_DEAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEAT_2&#160;&#160;&#160;(0x04U &lt;&lt; USART_CR1_DEAT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="gaad9044f6093b026dae8651416935dd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad9044f6093b026dae8651416935dd2a">&#9670;&nbsp;</a></span>USART_CR1_DEAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEAT_3&#160;&#160;&#160;(0x08U &lt;&lt; USART_CR1_DEAT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x01000000 </p>

</div>
</div>
<a id="ga21679d47bc5412b3ff3821da03d3695e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21679d47bc5412b3ff3821da03d3695e">&#9670;&nbsp;</a></span>USART_CR1_DEAT_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEAT_4&#160;&#160;&#160;(0x10U &lt;&lt; USART_CR1_DEAT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x02000000 </p>

</div>
</div>
<a id="gacf428b58fe78a921cec6d585556253c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf428b58fe78a921cec6d585556253c7">&#9670;&nbsp;</a></span>USART_CR1_DEAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEAT_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; USART_CR1_DEAT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x03E00000 </p>

</div>
</div>
<a id="gab2d95af966e08146e1172c4b828bda38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d95af966e08146e1172c4b828bda38">&#9670;&nbsp;</a></span>USART_CR1_DEDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEDT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">USART_CR1_DEDT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DEDT[4:0] bits (Driver Enable Deassertion Time) </p>

</div>
</div>
<a id="ga01b664114104da4e943d96b59ba37142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b664114104da4e943d96b59ba37142">&#9670;&nbsp;</a></span>USART_CR1_DEDT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEDT_0&#160;&#160;&#160;(0x01U &lt;&lt; USART_CR1_DEDT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga9691b8bc3d8dcc892379bf7d920b6396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9691b8bc3d8dcc892379bf7d920b6396">&#9670;&nbsp;</a></span>USART_CR1_DEDT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEDT_1&#160;&#160;&#160;(0x02U &lt;&lt; USART_CR1_DEDT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gaeafaf7f6ddcceffd20558f162dd9c8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeafaf7f6ddcceffd20558f162dd9c8e1">&#9670;&nbsp;</a></span>USART_CR1_DEDT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEDT_2&#160;&#160;&#160;(0x04U &lt;&lt; USART_CR1_DEDT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gafe2670a86aa9a616ff375b6930ffa70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe2670a86aa9a616ff375b6930ffa70b">&#9670;&nbsp;</a></span>USART_CR1_DEDT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEDT_3&#160;&#160;&#160;(0x08U &lt;&lt; USART_CR1_DEDT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gaa005f970098bde194883b57529b0d306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa005f970098bde194883b57529b0d306">&#9670;&nbsp;</a></span>USART_CR1_DEDT_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEDT_4&#160;&#160;&#160;(0x10U &lt;&lt; USART_CR1_DEDT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga9847feffa692f728663f3c612cbf4f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9847feffa692f728663f3c612cbf4f2e">&#9670;&nbsp;</a></span>USART_CR1_DEDT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_DEDT_Msk&#160;&#160;&#160;(0x1FU &lt;&lt; USART_CR1_DEDT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x001F0000 </p>

</div>
</div>
<a id="gae527749fded038f642974711b1d53ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae527749fded038f642974711b1d53ba3">&#9670;&nbsp;</a></span>USART_CR1_EOBIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_EOBIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">USART_CR1_EOBIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of Block interrupt enable </p>

</div>
</div>
<a id="ga4c5a159ef2d22e88ce651ee3b9ea54a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5a159ef2d22e88ce651ee3b9ea54a6">&#9670;&nbsp;</a></span>USART_CR1_EOBIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_EOBIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_EOBIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08000000 </p>

</div>
</div>
<a id="ga5221d09eebd12445a20f221bf98066f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5221d09eebd12445a20f221bf98066f8">&#9670;&nbsp;</a></span>USART_CR1_IDLEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_IDLEIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE Interrupt Enable </p>

</div>
</div>
<a id="ga8ad37a38ae2c8a059a922f5b33c5c2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad37a38ae2c8a059a922f5b33c5c2aa">&#9670;&nbsp;</a></span>USART_CR1_IDLEIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_IDLEIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga95f0288b9c6aaeca7cb6550a2e6833e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f0288b9c6aaeca7cb6550a2e6833e2">&#9670;&nbsp;</a></span>USART_CR1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_M&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Word Length </p>

</div>
</div>
<a id="ga3b5f5bc798207f9cc9e54ab080637634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5f5bc798207f9cc9e54ab080637634">&#9670;&nbsp;</a></span>USART_CR1_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_M_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_M_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga4ae32b0c22f90fa8295d2ed96c2fd54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ae32b0c22f90fa8295d2ed96c2fd54d">&#9670;&nbsp;</a></span>USART_CR1_MME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_MME&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">USART_CR1_MME_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mute Mode Enable </p>

</div>
</div>
<a id="gaf1337df7835fb7605f567f8c23336510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1337df7835fb7605f567f8c23336510">&#9670;&nbsp;</a></span>USART_CR1_MME_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_MME_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_MME_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gaed6caeb0cb48f1a7b34090f31a92a8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6caeb0cb48f1a7b34090f31a92a8e2">&#9670;&nbsp;</a></span>USART_CR1_OVER8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_OVER8&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Oversampling by 8-bit or 16-bit mode </p>

</div>
</div>
<a id="gac009e53008167c20955efe87a147ea02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac009e53008167c20955efe87a147ea02">&#9670;&nbsp;</a></span>USART_CR1_OVER8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_OVER8_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_OVER8_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="ga60f8fcf084f9a8514efafb617c70b074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60f8fcf084f9a8514efafb617c70b074">&#9670;&nbsp;</a></span>USART_CR1_PCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PCE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Control Enable </p>

</div>
</div>
<a id="ga60894c2937928b5ca83fe73e60e1c9c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60894c2937928b5ca83fe73e60e1c9c1">&#9670;&nbsp;</a></span>USART_CR1_PCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PCE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PCE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga27405d413b6d355ccdb076d52fef6875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27405d413b6d355ccdb076d52fef6875">&#9670;&nbsp;</a></span>USART_CR1_PEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PEIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE Interrupt Enable </p>

</div>
</div>
<a id="gad99fb4719a46d6d1d423d7ffe7ce06e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99fb4719a46d6d1d423d7ffe7ce06e1">&#9670;&nbsp;</a></span>USART_CR1_PEIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PEIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PEIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga2e159d36ab2c93a2c1942df60e9eebbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e159d36ab2c93a2c1942df60e9eebbe">&#9670;&nbsp;</a></span>USART_CR1_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Selection </p>

</div>
</div>
<a id="ga08638afebc30caad3337f1faac6d904e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08638afebc30caad3337f1faac6d904e">&#9670;&nbsp;</a></span>USART_CR1_PS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_PS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gada0d5d407a22264de847bc1b40a17aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0d5d407a22264de847bc1b40a17aeb">&#9670;&nbsp;</a></span>USART_CR1_RE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Enable </p>

</div>
</div>
<a id="ga625927bbfd40ce911de7183cae92e682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga625927bbfd40ce911de7183cae92e682">&#9670;&nbsp;</a></span>USART_CR1_RE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="gabfe55005a97f8ea7ca8e630e6c08912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfe55005a97f8ea7ca8e630e6c08912d">&#9670;&nbsp;</a></span>USART_CR1_RTOIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RTOIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">USART_CR1_RTOIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Time Out interrupt enable </p>

</div>
</div>
<a id="gacb1575795973e3e34e3fe4bb420a8d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb1575795973e3e34e3fe4bb420a8d58">&#9670;&nbsp;</a></span>USART_CR1_RTOIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RTOIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RTOIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04000000 </p>

</div>
</div>
<a id="ga91118f867adfdb2e805beea86666de04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91118f867adfdb2e805beea86666de04">&#9670;&nbsp;</a></span>USART_CR1_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RXNEIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXNE Interrupt Enable </p>

</div>
</div>
<a id="gac2e4ba1ab97599cbf7f182d2cfc80543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2e4ba1ab97599cbf7f182d2cfc80543">&#9670;&nbsp;</a></span>USART_CR1_RXNEIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RXNEIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="gaa17130690a1ca95b972429eb64d4254e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17130690a1ca95b972429eb64d4254e">&#9670;&nbsp;</a></span>USART_CR1_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TCIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete Interrupt Enable </p>

</div>
</div>
<a id="gad3ff7666f8e81e2cf6d40bebaf0a84b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ff7666f8e81e2cf6d40bebaf0a84b7">&#9670;&nbsp;</a></span>USART_CR1_TCIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TCIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TCIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gade7f090b04fd78b755b43357ecaa9622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade7f090b04fd78b755b43357ecaa9622">&#9670;&nbsp;</a></span>USART_CR1_TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Enable </p>

</div>
</div>
<a id="ga0c5e02008c2fde7c5f0070d94ee77bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c5e02008c2fde7c5f0070d94ee77bce">&#9670;&nbsp;</a></span>USART_CR1_TE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga70422871d15f974b464365e7fe1877e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70422871d15f974b464365e7fe1877e9">&#9670;&nbsp;</a></span>USART_CR1_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TXEIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXE Interrupt Enable </p>

</div>
</div>
<a id="ga65436dd25155a36250ee090dd940caa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65436dd25155a36250ee090dd940caa5">&#9670;&nbsp;</a></span>USART_CR1_TXEIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TXEIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_TXEIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga2bb650676aaae4a5203f372d497d5947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb650676aaae4a5203f372d497d5947">&#9670;&nbsp;</a></span>USART_CR1_UE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_UE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Enable </p>

</div>
</div>
<a id="gab8b32c050e6d9482a819e0107ceb9f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8b32c050e6d9482a819e0107ceb9f83">&#9670;&nbsp;</a></span>USART_CR1_UE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_UE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_UE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gad831dfc169fcf14b7284984dbecf322d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad831dfc169fcf14b7284984dbecf322d">&#9670;&nbsp;</a></span>USART_CR1_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_WAKE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Wakeup method </p>

</div>
</div>
<a id="gab0bc41f3a11fced743f19684211eacd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0bc41f3a11fced743f19684211eacd6">&#9670;&nbsp;</a></span>USART_CR1_WAKE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_WAKE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR1_WAKE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gaaa290a89959d43fecf43f89d66123a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa290a89959d43fecf43f89d66123a0a">&#9670;&nbsp;</a></span>USART_CR2_ABREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ABREN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">USART_CR2_ABREN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto Baud-Rate Enable </p>

</div>
</div>
<a id="ga01b8b21a9bb234c28cba2ba46eb91d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b8b21a9bb234c28cba2ba46eb91d47">&#9670;&nbsp;</a></span>USART_CR2_ABREN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ABREN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_ABREN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00100000 </p>

</div>
</div>
<a id="ga7b0a61926b32b1bbe136944c4133d2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0a61926b32b1bbe136944c4133d2be">&#9670;&nbsp;</a></span>USART_CR2_ABRMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ABRMODE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">USART_CR2_ABRMODE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRMOD[1:0] bits (Auto Baud-Rate Mode) </p>

</div>
</div>
<a id="ga74a9e3740bd087f5170c58b85bc4e689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74a9e3740bd087f5170c58b85bc4e689">&#9670;&nbsp;</a></span>USART_CR2_ABRMODE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ABRMODE_0&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_ABRMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="gac439d0281ee2e6f20261076a50314cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac439d0281ee2e6f20261076a50314cff">&#9670;&nbsp;</a></span>USART_CR2_ABRMODE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ABRMODE_1&#160;&#160;&#160;(0x2U &lt;&lt; USART_CR2_ABRMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga07277ae996d117d7ad0dd6039b550bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07277ae996d117d7ad0dd6039b550bee">&#9670;&nbsp;</a></span>USART_CR2_ABRMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ABRMODE_Msk&#160;&#160;&#160;(0x3U &lt;&lt; USART_CR2_ABRMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00600000 \ </p>

</div>
</div>
<a id="ga3ee77fac25142271ad56d49685e518b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee77fac25142271ad56d49685e518b3">&#9670;&nbsp;</a></span>USART_CR2_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADD&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address of the USART node </p>

</div>
</div>
<a id="gad7ee87cc9cdc865b0f5a61af0c26ec28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ee87cc9cdc865b0f5a61af0c26ec28">&#9670;&nbsp;</a></span>USART_CR2_ADD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADD_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; USART_CR2_ADD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFF000000 </p>

</div>
</div>
<a id="ga2d8588feb26d8b36054a060d6b691823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d8588feb26d8b36054a060d6b691823">&#9670;&nbsp;</a></span>USART_CR2_ADDM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADDM7&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">USART_CR2_ADDM7_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>7-bit or 4-bit Address Detection </p>

</div>
</div>
<a id="ga3d874b6e6c6b5631df3733e355ed295a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d874b6e6c6b5631df3733e355ed295a">&#9670;&nbsp;</a></span>USART_CR2_ADDM7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADDM7_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_ADDM7_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga42a396cde02ffa0c4d3fd9817b6af853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42a396cde02ffa0c4d3fd9817b6af853">&#9670;&nbsp;</a></span>USART_CR2_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CLKEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Enable </p>

</div>
</div>
<a id="ga2f6a20180f8b2ad531009b33ecec1ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f6a20180f8b2ad531009b33ecec1ed2">&#9670;&nbsp;</a></span>USART_CR2_CLKEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CLKEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CLKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga362976ce813e58310399d113d2cf09cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga362976ce813e58310399d113d2cf09cb">&#9670;&nbsp;</a></span>USART_CR2_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPHA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a id="ga65c8198c5780edaa8ef67706d7d1ea34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c8198c5780edaa8ef67706d7d1ea34">&#9670;&nbsp;</a></span>USART_CR2_CPHA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPHA_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CPHA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gafbb4336ac93d94d4e78f9fb7b3a0dc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb4336ac93d94d4e78f9fb7b3a0dc68">&#9670;&nbsp;</a></span>USART_CR2_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPOL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a id="ga182e2b837ab775c53868a37a1e4eb05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182e2b837ab775c53868a37a1e4eb05a">&#9670;&nbsp;</a></span>USART_CR2_CPOL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPOL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_CPOL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga8f743bbd3df209bd1d434b17e08a78fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f743bbd3df209bd1d434b17e08a78fe">&#9670;&nbsp;</a></span>USART_CR2_DATAINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_DATAINV&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">USART_CR2_DATAINV_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Binary data inversion </p>

</div>
</div>
<a id="ga12a526b2f220467ea5f83c7d5e1f0ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12a526b2f220467ea5f83c7d5e1f0ded">&#9670;&nbsp;</a></span>USART_CR2_DATAINV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_DATAINV_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_DATAINV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 \ </p>

</div>
</div>
<a id="ga4a62e93ae7864e89622bdd92508b615e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a62e93ae7864e89622bdd92508b615e">&#9670;&nbsp;</a></span>USART_CR2_LBCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBCL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Bit Clock pulse </p>

</div>
</div>
<a id="ga3d515f33359c44365712bfbcf34c7e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d515f33359c44365712bfbcf34c7e94">&#9670;&nbsp;</a></span>USART_CR2_LBCL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBCL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_LBCL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga7342ab16574cebf157aa885a79986812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7342ab16574cebf157aa885a79986812">&#9670;&nbsp;</a></span>USART_CR2_MSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_MSBFIRST&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">USART_CR2_MSBFIRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Most Significant Bit First </p>

</div>
</div>
<a id="ga32464cf4e8b224ac8f6dc9e8ca8ee46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">&#9670;&nbsp;</a></span>USART_CR2_MSBFIRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_MSBFIRST_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_MSBFIRST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="gab89524eda63950f55bc47208a66b7dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab89524eda63950f55bc47208a66b7dca">&#9670;&nbsp;</a></span>USART_CR2_RTOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_RTOEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">USART_CR2_RTOEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Time-Out enable </p>

</div>
</div>
<a id="gaca386418170bcbfd458e6976c29deed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca386418170bcbfd458e6976c29deed3">&#9670;&nbsp;</a></span>USART_CR2_RTOEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_RTOEN_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_RTOEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00800000 </p>

</div>
</div>
<a id="gafff10115e1adb07c00f42627cedf01e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafff10115e1adb07c00f42627cedf01e5">&#9670;&nbsp;</a></span>USART_CR2_RXINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_RXINV&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">USART_CR2_RXINV_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX pin active level inversion </p>

</div>
</div>
<a id="ga4be966e1261f1182e90a9727ae00fed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be966e1261f1182e90a9727ae00fed8">&#9670;&nbsp;</a></span>USART_CR2_RXINV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_RXINV_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_RXINV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="gaf993e483318ebcecffd18649de766dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf993e483318ebcecffd18649de766dc6">&#9670;&nbsp;</a></span>USART_CR2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP[1:0] bits (STOP bits) </p>

</div>
</div>
<a id="gaee6ee01c6e5325b378b2209ef20d0a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6ee01c6e5325b378b2209ef20d0a61">&#9670;&nbsp;</a></span>USART_CR2_STOP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_0&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga2b24d14f0e5d1c76c878b08aad44d02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b24d14f0e5d1c76c878b08aad44d02b">&#9670;&nbsp;</a></span>USART_CR2_STOP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_1&#160;&#160;&#160;(0x2U &lt;&lt; USART_CR2_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gaf73b228efa85f04a6b9a42e01b7f916c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf73b228efa85f04a6b9a42e01b7f916c">&#9670;&nbsp;</a></span>USART_CR2_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_Msk&#160;&#160;&#160;(0x3U &lt;&lt; USART_CR2_STOP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00003000 </p>

</div>
</div>
<a id="ga4aecba5721df1c1adb6d0264625accad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aecba5721df1c1adb6d0264625accad">&#9670;&nbsp;</a></span>USART_CR2_SWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_SWAP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">USART_CR2_SWAP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWAP TX/RX pins </p>

</div>
</div>
<a id="ga4f4501114beca5a00c44cd2182a979eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f4501114beca5a00c44cd2182a979eb">&#9670;&nbsp;</a></span>USART_CR2_SWAP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_SWAP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_SWAP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gadc2ad93cdc6d8f138f455a2fb671a211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc2ad93cdc6d8f138f455a2fb671a211">&#9670;&nbsp;</a></span>USART_CR2_TXINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_TXINV&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">USART_CR2_TXINV_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX pin active level inversion </p>

</div>
</div>
<a id="ga3bdf6d30f688b739455d262344d9145d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bdf6d30f688b739455d262344d9145d">&#9670;&nbsp;</a></span>USART_CR2_TXINV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_TXINV_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR2_TXINV_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="gaa125f026b1ca2d76eab48b191baed265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa125f026b1ca2d76eab48b191baed265">&#9670;&nbsp;</a></span>USART_CR3_CTSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Enable </p>

</div>
</div>
<a id="ga97e4c254d292233d827a898bda170fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e4c254d292233d827a898bda170fa4">&#9670;&nbsp;</a></span>USART_CR3_CTSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_CTSE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga636d5ec2e9556949fc68d13ad45a1e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636d5ec2e9556949fc68d13ad45a1e90">&#9670;&nbsp;</a></span>USART_CR3_CTSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Interrupt Enable </p>

</div>
</div>
<a id="ga8ca77aa980a93f5b35bf318c20f500cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ca77aa980a93f5b35bf318c20f500cc">&#9670;&nbsp;</a></span>USART_CR3_CTSIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_CTSIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="gae1f1b53b09336e82958755747853a753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f1b53b09336e82958755747853a753">&#9670;&nbsp;</a></span>USART_CR3_DDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DDRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">USART_CR3_DDRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Disable on Reception Error \ </p>

</div>
</div>
<a id="ga508139f92a04e0324a84c6173b5afbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508139f92a04e0324a84c6173b5afbc7">&#9670;&nbsp;</a></span>USART_CR3_DDRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DDRE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DDRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00002000 </p>

</div>
</div>
<a id="gacd65f9fd10ee8e99db1118828deb0441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd65f9fd10ee8e99db1118828deb0441">&#9670;&nbsp;</a></span>USART_CR3_DEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DEM&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">USART_CR3_DEM_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Driver Enable Mode </p>

</div>
</div>
<a id="ga9a24555d522b37f1bef42cb08539ff6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a24555d522b37f1bef42cb08539ff6f">&#9670;&nbsp;</a></span>USART_CR3_DEM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DEM_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DEM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="ga2000c42015289291da1c58fe27800d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2000c42015289291da1c58fe27800d64">&#9670;&nbsp;</a></span>USART_CR3_DEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DEP&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">USART_CR3_DEP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Driver Enable Polarity Selection \ </p>

</div>
</div>
<a id="gacaf5c087ecc921b7b5c18b5682b12245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaf5c087ecc921b7b5c18b5682b12245">&#9670;&nbsp;</a></span>USART_CR3_DEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DEP_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DEP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gaff130f15493c765353ec2fd605667c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff130f15493c765353ec2fd605667c5a">&#9670;&nbsp;</a></span>USART_CR3_DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAR&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Receiver </p>

</div>
</div>
<a id="ga4dd0232a385ce9760635c92556c3eadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd0232a385ce9760635c92556c3eadf">&#9670;&nbsp;</a></span>USART_CR3_DMAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAR_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DMAR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga5bb515d3814d448f84e2c98bf44f3993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bb515d3814d448f84e2c98bf44f3993">&#9670;&nbsp;</a></span>USART_CR3_DMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Transmitter </p>

</div>
</div>
<a id="ga114a52251ccd0dae87055bbd336add29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga114a52251ccd0dae87055bbd336add29">&#9670;&nbsp;</a></span>USART_CR3_DMAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_DMAT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gaaed1a39c551b1641128f81893ff558d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaed1a39c551b1641128f81893ff558d0">&#9670;&nbsp;</a></span>USART_CR3_EIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_EIE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="gaac0414669386ae8dd26b993ddf96d7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac0414669386ae8dd26b993ddf96d7b0">&#9670;&nbsp;</a></span>USART_CR3_EIE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_EIE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_EIE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gac71129810fab0b46d91161a39e3f8d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71129810fab0b46d91161a39e3f8d01">&#9670;&nbsp;</a></span>USART_CR3_HDSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_HDSEL&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half-Duplex Selection </p>

</div>
</div>
<a id="ga5553c10996ceb918244202407347848d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5553c10996ceb918244202407347848d">&#9670;&nbsp;</a></span>USART_CR3_HDSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_HDSEL_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_HDSEL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga9a96fb1a7beab602cbc8cb0393593826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a96fb1a7beab602cbc8cb0393593826">&#9670;&nbsp;</a></span>USART_CR3_ONEBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_ONEBIT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>One sample bit method enable </p>

</div>
</div>
<a id="ga09e3e99ce53ca74ca3396b63a51f18ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e3e99ce53ca74ca3396b63a51f18ac">&#9670;&nbsp;</a></span>USART_CR3_ONEBIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_ONEBIT_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga33d63c7953788124179cd18a8890a91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33d63c7953788124179cd18a8890a91a">&#9670;&nbsp;</a></span>USART_CR3_OVRDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_OVRDIS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">USART_CR3_OVRDIS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun Disable </p>

</div>
</div>
<a id="ga69c80447cea2eb076e1213e1d9a3a9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69c80447cea2eb076e1213e1d9a3a9b1">&#9670;&nbsp;</a></span>USART_CR3_OVRDIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_OVRDIS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_OVRDIS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00001000 </p>

</div>
</div>
<a id="ga7c5d6fcd84a4728cda578a0339b4cac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c5d6fcd84a4728cda578a0339b4cac2">&#9670;&nbsp;</a></span>USART_CR3_RTSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_RTSE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTS Enable </p>

</div>
</div>
<a id="gae20cda51a847495ad5f32c5f5c252152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae20cda51a847495ad5f32c5f5c252152">&#9670;&nbsp;</a></span>USART_CR3_RTSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_RTSE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_CR3_RTSE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga8e927fad0bfa430f54007e158e01f43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e927fad0bfa430f54007e158e01f43b">&#9670;&nbsp;</a></span>USART_GTPR_GT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_GT&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GT[7:0] bits (Guard time value) \ </p>

</div>
</div>
<a id="gaddc06fc01cf5031610706007672f2780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc06fc01cf5031610706007672f2780">&#9670;&nbsp;</a></span>USART_GTPR_GT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_GT_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; USART_GTPR_GT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000FF00 </p>

</div>
</div>
<a id="gaa0b423f0f4baf7d510ea70477e5c9203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b423f0f4baf7d510ea70477e5c9203">&#9670;&nbsp;</a></span>USART_GTPR_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSC[7:0] bits (Prescaler value) </p>

</div>
</div>
<a id="ga742100366bd139204afb3402a052a588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga742100366bd139204afb3402a052a588">&#9670;&nbsp;</a></span>USART_GTPR_PSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; USART_GTPR_PSC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x000000FF </p>

</div>
</div>
<a id="ga5478360c2639166c4d645b64cbf371be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5478360c2639166c4d645b64cbf371be">&#9670;&nbsp;</a></span>USART_ICR_CMCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_CMCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">USART_ICR_CMCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Character Match Clear Flag </p>

</div>
</div>
<a id="gaec57e194646688f2e0c948d9a67746ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec57e194646688f2e0c948d9a67746ff">&#9670;&nbsp;</a></span>USART_ICR_CMCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_CMCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_CMCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga8a630d4a5e4ce10ad6fdb9da47126f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a630d4a5e4ce10ad6fdb9da47126f4f">&#9670;&nbsp;</a></span>USART_ICR_CTSCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_CTSCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">USART_ICR_CTSCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Interrupt Clear Flag </p>

</div>
</div>
<a id="ga8e99d6521968fbc8d2c54411ec22ceb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e99d6521968fbc8d2c54411ec22ceb7">&#9670;&nbsp;</a></span>USART_ICR_CTSCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_CTSCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_CTSCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga8400b4500c41800e5f18fc7291a64c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8400b4500c41800e5f18fc7291a64c9f">&#9670;&nbsp;</a></span>USART_ICR_FECF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_FECF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">USART_ICR_FECF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error Clear Flag </p>

</div>
</div>
<a id="gaaa1db0b71d6de4f3f03923402ea0663c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa1db0b71d6de4f3f03923402ea0663c">&#9670;&nbsp;</a></span>USART_ICR_FECF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_FECF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_FECF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga9d4d7675c0d36ce4347c3509d27c0760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d4d7675c0d36ce4347c3509d27c0760">&#9670;&nbsp;</a></span>USART_ICR_IDLECF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_IDLECF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">USART_ICR_IDLECF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE line detected Clear Flag </p>

</div>
</div>
<a id="ga263b55ba3b39d7be9c6564b80ffa3db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263b55ba3b39d7be9c6564b80ffa3db8">&#9670;&nbsp;</a></span>USART_ICR_IDLECF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_IDLECF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_IDLECF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="gad50b0d2460df1cbddd9576c2f4637312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad50b0d2460df1cbddd9576c2f4637312">&#9670;&nbsp;</a></span>USART_ICR_NCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_NCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">USART_ICR_NCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Noise detected Clear Flag </p>

</div>
</div>
<a id="ga3c2faba1e087606d5678064ed5dac19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c2faba1e087606d5678064ed5dac19f">&#9670;&nbsp;</a></span>USART_ICR_NCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_NCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_NCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga375f76b0670ffeb5d2691592d9e7c422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375f76b0670ffeb5d2691592d9e7c422">&#9670;&nbsp;</a></span>USART_ICR_ORECF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_ORECF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">USART_ICR_ORECF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverRun Error Clear Flag </p>

</div>
</div>
<a id="gaa973cb1d530a801f5ddbce2bb08f6500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa973cb1d530a801f5ddbce2bb08f6500">&#9670;&nbsp;</a></span>USART_ICR_ORECF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_ORECF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_ORECF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga404185136eb68f679e82e0187d66e411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga404185136eb68f679e82e0187d66e411">&#9670;&nbsp;</a></span>USART_ICR_PECF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_PECF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">USART_ICR_PECF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error Clear Flag </p>

</div>
</div>
<a id="ga3ae5c3629d557d5168f585cf9283f87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ae5c3629d557d5168f585cf9283f87d">&#9670;&nbsp;</a></span>USART_ICR_PECF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_PECF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_PECF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga3d2a589246fecc7a05607c22ea7e7ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d2a589246fecc7a05607c22ea7e7ee3">&#9670;&nbsp;</a></span>USART_ICR_RTOCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_RTOCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">USART_ICR_RTOCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Time Out Clear Flag \ </p>

</div>
</div>
<a id="gaf22f99c4160ffe0d1b69fe1cc54bc820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf22f99c4160ffe0d1b69fe1cc54bc820">&#9670;&nbsp;</a></span>USART_ICR_RTOCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_RTOCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_RTOCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="gacf92ea54425a962dde662b10b61d0250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf92ea54425a962dde662b10b61d0250">&#9670;&nbsp;</a></span>USART_ICR_TCCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_TCCF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">USART_ICR_TCCF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete Clear Flag </p>

</div>
</div>
<a id="ga5af980293332522d448518b1b900b410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5af980293332522d448518b1b900b410">&#9670;&nbsp;</a></span>USART_ICR_TCCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR_TCCF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ICR_TCCF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gae762a0bed3b7ecde26377eccd40d1e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae762a0bed3b7ecde26377eccd40d1e10">&#9670;&nbsp;</a></span>USART_ISR_ABRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_ABRE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">USART_ISR_ABRE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-Baud Rate Error </p>

</div>
</div>
<a id="gac97cda0ddd3329946d67b46214d96cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97cda0ddd3329946d67b46214d96cac">&#9670;&nbsp;</a></span>USART_ISR_ABRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_ABRE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_ABRE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00004000 </p>

</div>
</div>
<a id="gafbbfac6c1ba908d265572184b02daed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbbfac6c1ba908d265572184b02daed2">&#9670;&nbsp;</a></span>USART_ISR_ABRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_ABRF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">USART_ISR_ABRF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-Baud Rate Flag </p>

</div>
</div>
<a id="ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">&#9670;&nbsp;</a></span>USART_ISR_ABRF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_ABRF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_ABRF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00008000 </p>

</div>
</div>
<a id="gafb7fb858e7f0dec99740570ecfb922cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb7fb858e7f0dec99740570ecfb922cc">&#9670;&nbsp;</a></span>USART_ISR_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_BUSY&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">USART_ISR_BUSY_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy Flag </p>

</div>
</div>
<a id="ga2d8dedfdce1809a617b2c5b13ab89d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d8dedfdce1809a617b2c5b13ab89d09">&#9670;&nbsp;</a></span>USART_ISR_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_BUSY_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_BUSY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00010000 </p>

</div>
</div>
<a id="ga8199e4dab14311318c87b77ef758c2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8199e4dab14311318c87b77ef758c2f9">&#9670;&nbsp;</a></span>USART_ISR_CMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_CMF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">USART_ISR_CMF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Character Match Flag </p>

</div>
</div>
<a id="ga8e6c248ec80835fb56ee72dfced7e405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e6c248ec80835fb56ee72dfced7e405">&#9670;&nbsp;</a></span>USART_ISR_CMF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_CMF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_CMF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00020000 </p>

</div>
</div>
<a id="ga89131b07184422c83fda07ca20d4ce4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89131b07184422c83fda07ca20d4ce4c">&#9670;&nbsp;</a></span>USART_ISR_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_CTS&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">USART_ISR_CTS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS flag </p>

</div>
</div>
<a id="gac402a118b5a829c25754df846ab7b492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac402a118b5a829c25754df846ab7b492">&#9670;&nbsp;</a></span>USART_ISR_CTS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_CTS_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_CTS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000400 </p>

</div>
</div>
<a id="ga9fb259765d41183dc3c5fd36831358d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fb259765d41183dc3c5fd36831358d1">&#9670;&nbsp;</a></span>USART_ISR_CTSIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_CTSIF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">USART_ISR_CTSIF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS interrupt flag </p>

</div>
</div>
<a id="ga62f1e26361131f3e1be62de88e1c06d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62f1e26361131f3e1be62de88e1c06d1">&#9670;&nbsp;</a></span>USART_ISR_CTSIF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_CTSIF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_CTSIF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="ga27cc4dfb6d5e817a69c80471b87deb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27cc4dfb6d5e817a69c80471b87deb4b">&#9670;&nbsp;</a></span>USART_ISR_FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_FE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">USART_ISR_FE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error </p>

</div>
</div>
<a id="ga15aa492a3f8ad47d62541e2f8ef4b9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15aa492a3f8ad47d62541e2f8ef4b9a4">&#9670;&nbsp;</a></span>USART_ISR_FE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_FE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_FE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gacee745b19e0a6073280d234fdc96e627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee745b19e0a6073280d234fdc96e627">&#9670;&nbsp;</a></span>USART_ISR_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_IDLE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">USART_ISR_IDLE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE line detected </p>

</div>
</div>
<a id="gab963ebe456544ea82d31400edd16f1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab963ebe456544ea82d31400edd16f1f1">&#9670;&nbsp;</a></span>USART_ISR_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_IDLE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_IDLE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga09c7d19477a091689f50bd0ef5b6a3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09c7d19477a091689f50bd0ef5b6a3d8">&#9670;&nbsp;</a></span>USART_ISR_NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_NE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">USART_ISR_NE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Noise detected Flag </p>

</div>
</div>
<a id="ga015a59198487b53f88535babb98ae0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga015a59198487b53f88535babb98ae0a3">&#9670;&nbsp;</a></span>USART_ISR_NE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_NE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_NE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga9e5b4a08e3655bed8ec3022947cfc542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5b4a08e3655bed8ec3022947cfc542">&#9670;&nbsp;</a></span>USART_ISR_ORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_ORE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">USART_ISR_ORE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverRun Error </p>

</div>
</div>
<a id="ga3251573623cdc120a509cc5bb7a8f542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3251573623cdc120a509cc5bb7a8f542">&#9670;&nbsp;</a></span>USART_ISR_ORE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_ORE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_ORE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gaa10e69d231b67d698ab59db3d338baa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa10e69d231b67d698ab59db3d338baa6">&#9670;&nbsp;</a></span>USART_ISR_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_PE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">USART_ISR_PE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error </p>

</div>
</div>
<a id="gae7b9eb35da82f39c93d867ef97354973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7b9eb35da82f39c93d867ef97354973">&#9670;&nbsp;</a></span>USART_ISR_PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_PE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_PE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="gaa513c61dd111de0945d8dd0778e70ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa513c61dd111de0945d8dd0778e70ad5">&#9670;&nbsp;</a></span>USART_ISR_REACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_REACK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">USART_ISR_REACK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Enable Acknowledge Flag </p>

</div>
</div>
<a id="ga47d1c2dde620b507955a50a0a3c57cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47d1c2dde620b507955a50a0a3c57cda">&#9670;&nbsp;</a></span>USART_ISR_REACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_REACK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_REACK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00400000 </p>

</div>
</div>
<a id="ga09f8a368294fb6a5c47de1193484f3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09f8a368294fb6a5c47de1193484f3b8">&#9670;&nbsp;</a></span>USART_ISR_RTOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_RTOF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">USART_ISR_RTOF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Time Out </p>

</div>
</div>
<a id="gaa529be006a377dfbafebe935763db981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa529be006a377dfbafebe935763db981">&#9670;&nbsp;</a></span>USART_ISR_RTOF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_RTOF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_RTOF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000800 </p>

</div>
</div>
<a id="ga0df19201dd47f3bd43954621c88ef4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df19201dd47f3bd43954621c88ef4a3">&#9670;&nbsp;</a></span>USART_ISR_RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_RWU&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">USART_ISR_RWU_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Wake Up from mute mode Flag </p>

</div>
</div>
<a id="gafedbe8b2dbf38c7bec1e82d00f23a8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafedbe8b2dbf38c7bec1e82d00f23a8a2">&#9670;&nbsp;</a></span>USART_ISR_RWU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_RWU_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_RWU_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00080000 </p>

</div>
</div>
<a id="ga39da7549976e5a5c91deff40e6044f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39da7549976e5a5c91deff40e6044f03">&#9670;&nbsp;</a></span>USART_ISR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_RXNE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">USART_ISR_RXNE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Data Register Not Empty </p>

</div>
</div>
<a id="gaee4f6c9b26f5024994031f93cf2b0982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee4f6c9b26f5024994031f93cf2b0982">&#9670;&nbsp;</a></span>USART_ISR_RXNE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_RXNE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_RXNE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga74aecf8406973a8fd5c02615d8a7b2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74aecf8406973a8fd5c02615d8a7b2d1">&#9670;&nbsp;</a></span>USART_ISR_SBKF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_SBKF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">USART_ISR_SBKF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Send Break Flag </p>

</div>
</div>
<a id="ga9adfc9ed603cc7747ba2613a25429b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9adfc9ed603cc7747ba2613a25429b1c">&#9670;&nbsp;</a></span>USART_ISR_SBKF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_SBKF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_SBKF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00040000 </p>

</div>
</div>
<a id="gaa41e8667b30453a6b966aded9f5e8cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa41e8667b30453a6b966aded9f5e8cbb">&#9670;&nbsp;</a></span>USART_ISR_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_TC&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">USART_ISR_TC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete </p>

</div>
</div>
<a id="ga544469a72f23eb8f779ba88a1340b0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga544469a72f23eb8f779ba88a1340b0db">&#9670;&nbsp;</a></span>USART_ISR_TC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_TC_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_TC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaf1433ae77d20ec6da645117cde536f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1433ae77d20ec6da645117cde536f81">&#9670;&nbsp;</a></span>USART_ISR_TEACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_TEACK&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">USART_ISR_TEACK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Enable Acknowledge Flag </p>

</div>
</div>
<a id="ga43418a8f527a186c95e5ceda1768ac59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43418a8f527a186c95e5ceda1768ac59">&#9670;&nbsp;</a></span>USART_ISR_TEACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_TEACK_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_TEACK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00200000 </p>

</div>
</div>
<a id="gab59be9f02a6e304a82da3e298c6a72ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab59be9f02a6e304a82da3e298c6a72ab">&#9670;&nbsp;</a></span>USART_ISR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_TXE&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">USART_ISR_TXE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data Register Empty </p>

</div>
</div>
<a id="ga7656f40932ea96165e47eeb35472b5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7656f40932ea96165e47eeb35472b5ba">&#9670;&nbsp;</a></span>USART_ISR_TXE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR_TXE_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_ISR_TXE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="gaec1e63e26cd15479d01a5f13991e1184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec1e63e26cd15479d01a5f13991e1184">&#9670;&nbsp;</a></span>USART_RDR_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RDR_RDR&#160;&#160;&#160;((uint16_t)0x01FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDR[8:0] bits (Receive Data value) </p>

</div>
</div>
<a id="gad261e1474dfb5329b5520e22790b026b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad261e1474dfb5329b5520e22790b026b">&#9670;&nbsp;</a></span>USART_RQR_ABRRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_ABRRQ&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">USART_RQR_ABRRQ_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-Baud Rate Request </p>

</div>
</div>
<a id="ga6be4966a4dbf9dac2d188e9d22e7b088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be4966a4dbf9dac2d188e9d22e7b088">&#9670;&nbsp;</a></span>USART_RQR_ABRRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_ABRRQ_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_ABRRQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga2aae0f4fb0a74822ce212ea7d9b8463a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aae0f4fb0a74822ce212ea7d9b8463a">&#9670;&nbsp;</a></span>USART_RQR_MMRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_MMRQ&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">USART_RQR_MMRQ_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mute Mode Request </p>

</div>
</div>
<a id="gac6c2d00c30c9e4ce60ceaad9e9f79a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">&#9670;&nbsp;</a></span>USART_RQR_MMRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_MMRQ_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_MMRQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga7b148ee7c697bbcf836648063613612a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b148ee7c697bbcf836648063613612a">&#9670;&nbsp;</a></span>USART_RQR_RXFRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_RXFRQ&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">USART_RQR_RXFRQ_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Data flush Request </p>

</div>
</div>
<a id="gae3d7f833b412f9dc19d62f39873deae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d7f833b412f9dc19d62f39873deae4">&#9670;&nbsp;</a></span>USART_RQR_RXFRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_RXFRQ_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_RXFRQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga2d1a36c6b492c425b4e5cc94d983ecf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d1a36c6b492c425b4e5cc94d983ecf1">&#9670;&nbsp;</a></span>USART_RQR_SBKRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_SBKRQ&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">USART_RQR_SBKRQ_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Send Break Request </p>

</div>
</div>
<a id="ga70d25e0fe4eee65b95095bfaac60209f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70d25e0fe4eee65b95095bfaac60209f">&#9670;&nbsp;</a></span>USART_RQR_SBKRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR_SBKRQ_Msk&#160;&#160;&#160;(0x1U &lt;&lt; USART_RQR_SBKRQ_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga14f65309076ce671d0efac5265eb276d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f65309076ce671d0efac5265eb276d">&#9670;&nbsp;</a></span>USART_RTOR_BLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RTOR_BLEN&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">USART_RTOR_BLEN_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Block Length </p>

</div>
</div>
<a id="ga87f1b7f22208b8cbe9bb08aa8b232b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f1b7f22208b8cbe9bb08aa8b232b58">&#9670;&nbsp;</a></span>USART_RTOR_BLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RTOR_BLEN_Msk&#160;&#160;&#160;(0xFFU &lt;&lt; USART_RTOR_BLEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xFF000000 </p>

</div>
</div>
<a id="ga5f6cdc5aefbbb5959a978588c1a6047e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f6cdc5aefbbb5959a978588c1a6047e">&#9670;&nbsp;</a></span>USART_RTOR_RTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RTOR_RTO&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">USART_RTOR_RTO_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Time Out Value </p>

</div>
</div>
<a id="gab37e9b1afb41db79336ba8c3878df0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab37e9b1afb41db79336ba8c3878df0ac">&#9670;&nbsp;</a></span>USART_RTOR_RTO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RTOR_RTO_Msk&#160;&#160;&#160;(0xFFFFFFU &lt;&lt; USART_RTOR_RTO_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00FFFFFF \ </p>

</div>
</div>
<a id="gaab55732f51dc738c19c3d5b6d6d9d081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab55732f51dc738c19c3d5b6d6d9d081">&#9670;&nbsp;</a></span>USART_TDR_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_TDR_TDR&#160;&#160;&#160;((uint16_t)0x01FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDR[8:0] bits (Transmit Data value) </p>

</div>
</div>
<a id="ga931941dc5d795502371ac5dd8fbac1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga931941dc5d795502371ac5dd8fbac1e9">&#9670;&nbsp;</a></span>WWDG_CFR_EWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_EWI&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early Wakeup Interrupt </p>

</div>
</div>
<a id="gaca4ed7e970421b1b4b4b0f94e3296117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4ed7e970421b1b4b4b0f94e3296117">&#9670;&nbsp;</a></span>WWDG_CFR_EWI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_EWI_Msk&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CFR_EWI_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000200 </p>

</div>
</div>
<a id="gabfbb9991bd6a3699399ca569c71fe8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfbb9991bd6a3699399ca569c71fe8c9">&#9670;&nbsp;</a></span>WWDG_CFR_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>W[6:0] bits (7-bit window value) </p>

</div>
</div>
<a id="ga26f4016f9990c2657acdf7521233d16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f4016f9990c2657acdf7521233d16d">&#9670;&nbsp;</a></span>WWDG_CFR_W_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_0&#160;&#160;&#160;(0x01U &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga546410b3ec62e976c0f590cf9f216bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546410b3ec62e976c0f590cf9f216bb3">&#9670;&nbsp;</a></span>WWDG_CFR_W_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_1&#160;&#160;&#160;(0x02U &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="gac3de841283deaea061d977392805211d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3de841283deaea061d977392805211d">&#9670;&nbsp;</a></span>WWDG_CFR_W_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_2&#160;&#160;&#160;(0x04U &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga0394248f2a4e4b6ba6c28024fa961a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0394248f2a4e4b6ba6c28024fa961a99">&#9670;&nbsp;</a></span>WWDG_CFR_W_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_3&#160;&#160;&#160;(0x08U &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="ga25594b7ced3e1277b636caf02416a4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25594b7ced3e1277b636caf02416a4e7">&#9670;&nbsp;</a></span>WWDG_CFR_W_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_4&#160;&#160;&#160;(0x10U &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga7e730800b000f6fe3be5ea43a6e29cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e730800b000f6fe3be5ea43a6e29cf9">&#9670;&nbsp;</a></span>WWDG_CFR_W_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_5&#160;&#160;&#160;(0x20U &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga9fc25f8d5c23a76d364c1cb5d7518a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc25f8d5c23a76d364c1cb5d7518a17">&#9670;&nbsp;</a></span>WWDG_CFR_W_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_6&#160;&#160;&#160;(0x40U &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="ga3aed21af49014ce535798f9beead136d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aed21af49014ce535798f9beead136d">&#9670;&nbsp;</a></span>WWDG_CFR_W_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W_Msk&#160;&#160;&#160;(0x7FU &lt;&lt; WWDG_CFR_W_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000007F </p>

</div>
</div>
<a id="ga067b1d8238f1d5613481aba71a946638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga067b1d8238f1d5613481aba71a946638">&#9670;&nbsp;</a></span>WWDG_CFR_WDGTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDGTB[1:0] bits (Timer Base) </p>

</div>
</div>
<a id="gaab94b761166186987f91d342a5f79695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab94b761166186987f91d342a5f79695">&#9670;&nbsp;</a></span>WWDG_CFR_WDGTB_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB_0&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga9120ceb094ab327ec766a06fc66ef401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9120ceb094ab327ec766a06fc66ef401">&#9670;&nbsp;</a></span>WWDG_CFR_WDGTB_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB_1&#160;&#160;&#160;(0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000100 </p>

</div>
</div>
<a id="ga627018d443463abccf249b1b848e2b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga627018d443463abccf249b1b848e2b64">&#9670;&nbsp;</a></span>WWDG_CFR_WDGTB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB_Msk&#160;&#160;&#160;(0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000180 </p>

</div>
</div>
<a id="ga400774feb33ed7544d57d6a0a76e0f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga400774feb33ed7544d57d6a0a76e0f70">&#9670;&nbsp;</a></span>WWDG_CR_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T[6:0] bits (7-Bit counter (MSB to LSB)) \ </p>

</div>
</div>
<a id="ga305c0da4633020b9696d64a1785fa29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305c0da4633020b9696d64a1785fa29c">&#9670;&nbsp;</a></span>WWDG_CR_T_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_0&#160;&#160;&#160;(0x01U &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
<a id="ga44e5ea3baea1e37b0446e56e910c3409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e5ea3baea1e37b0446e56e910c3409">&#9670;&nbsp;</a></span>WWDG_CR_T_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_1&#160;&#160;&#160;(0x02U &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000002 </p>

</div>
</div>
<a id="ga67e7b9fa1867ecd6a9dd4b28381e4229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67e7b9fa1867ecd6a9dd4b28381e4229">&#9670;&nbsp;</a></span>WWDG_CR_T_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_2&#160;&#160;&#160;(0x04U &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000004 </p>

</div>
</div>
<a id="ga64ede5bff80b5b979a44d073205f5930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ede5bff80b5b979a44d073205f5930">&#9670;&nbsp;</a></span>WWDG_CR_T_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_3&#160;&#160;&#160;(0x08U &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000008 </p>

</div>
</div>
<a id="gabbc9c4a71473ceb1fde58a1d6054a7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbc9c4a71473ceb1fde58a1d6054a7fe">&#9670;&nbsp;</a></span>WWDG_CR_T_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_4&#160;&#160;&#160;(0x10U &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000010 </p>

</div>
</div>
<a id="ga9f41b8c9b91c0632521373203bcb5b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f41b8c9b91c0632521373203bcb5b64">&#9670;&nbsp;</a></span>WWDG_CR_T_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_5&#160;&#160;&#160;(0x20U &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000020 </p>

</div>
</div>
<a id="ga8abc0d44e390aabc2c7f787f2ed0b632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8abc0d44e390aabc2c7f787f2ed0b632">&#9670;&nbsp;</a></span>WWDG_CR_T_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_6&#160;&#160;&#160;(0x40U &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000040 </p>

</div>
</div>
<a id="gaa8676c7d294b92a9ea0d0f1b088308ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8676c7d294b92a9ea0d0f1b088308ed">&#9670;&nbsp;</a></span>WWDG_CR_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T_Msk&#160;&#160;&#160;(0x7FU &lt;&lt; WWDG_CR_T_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0000007F </p>

</div>
</div>
<a id="gab647e9997b8b8e67de72af1aaea3f52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab647e9997b8b8e67de72af1aaea3f52f">&#9670;&nbsp;</a></span>WWDG_CR_WDGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_WDGA&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Activation bit </p>

</div>
</div>
<a id="ga06bd586be3859790f803c1275ea52390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06bd586be3859790f803c1275ea52390">&#9670;&nbsp;</a></span>WWDG_CR_WDGA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_WDGA_Msk&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_CR_WDGA_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000080 </p>

</div>
</div>
<a id="ga96cf9ddd91b6079c5aceef6f3e857b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96cf9ddd91b6079c5aceef6f3e857b69">&#9670;&nbsp;</a></span>WWDG_SR_EWIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_SR_EWIF&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early Wakeup Interrupt Flag </p>

</div>
</div>
<a id="ga284cdb5e7c17598a03a9a0790dd7508c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284cdb5e7c17598a03a9a0790dd7508c">&#9670;&nbsp;</a></span>WWDG_SR_EWIF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_SR_EWIF_Msk&#160;&#160;&#160;(0x1U &lt;&lt; WWDG_SR_EWIF_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00000001 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
