{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1900@license.ece.gatech.edu " "Can't contact license server \"1900@license.ece.gatech.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1727719611817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727719611820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727719611826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 14:06:51 2024 " "Processing started: Mon Sep 30 14:06:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727719611826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727719611826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5Wrapper -c Lab5Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5Wrapper -c Lab5Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727719611826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727719612357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727719612357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-rtl " "Found design unit 1: ClockDivider-rtl" {  } { { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727719619304 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727719619304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727719619304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider/clockdivider_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider/clockdivider_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider_0002 " "Found entity 1: ClockDivider_0002" {  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727719619325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727719619325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5wrapper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5wrapper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5Wrapper " "Found entity 1: Lab5Wrapper" {  } { { "Lab5Wrapper.bdf" "" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727719619334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727719619334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5Wrapper " "Elaborating entity \"Lab5Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727719619370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:instCD " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:instCD\"" {  } { { "Lab5Wrapper.bdf" "instCD" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 88 416 576 272 "instCD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider_0002 ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst " "Elaborating entity \"ClockDivider_0002\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\"" {  } { { "ClockDivider.vhd" "clockdivider_inst" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619431 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_0 ClockDivider_0002.v(11) " "Output port \"outclk_0\" at ClockDivider_0002.v(11) has no driver" {  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619438 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_1 ClockDivider_0002.v(14) " "Output port \"outclk_1\" at ClockDivider_0002.v(14) has no driver" {  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619438 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_2 ClockDivider_0002.v(17) " "Output port \"outclk_2\" at ClockDivider_0002.v(17) has no driver" {  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619438 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_4 ClockDivider_0002.v(23) " "Output port \"outclk_4\" at ClockDivider_0002.v(23) has no driver" {  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619438 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_5 ClockDivider_0002.v(26) " "Output port \"outclk_5\" at ClockDivider_0002.v(26) has no driver" {  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619438 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockDivider/ClockDivider_0002.v" "altera_pll_i" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619492 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619504 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619508 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619508 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727719619511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 7 " "Parameter \"number_of_clocks\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 2.000000 MHz " "Parameter \"output_clock_frequency0\" = \"2.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.500000 MHz " "Parameter \"output_clock_frequency1\" = \"1.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 3.000000 MHz " "Parameter \"output_clock_frequency2\" = \"3.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 3.000000 MHz " "Parameter \"output_clock_frequency3\" = \"3.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 1.500000 MHz " "Parameter \"output_clock_frequency4\" = \"1.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 1.500000 MHz " "Parameter \"output_clock_frequency5\" = \"1.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 2.000000 MHz " "Parameter \"output_clock_frequency6\" = \"2.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 3 " "Parameter \"m_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 3 " "Parameter \"m_cnt_lo_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 75 " "Parameter \"c_cnt_hi_div0\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 75 " "Parameter \"c_cnt_lo_div0\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 100 " "Parameter \"c_cnt_hi_div1\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 100 " "Parameter \"c_cnt_lo_div1\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 cscd_clk " "Parameter \"c_cnt_in_src1\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 50 " "Parameter \"c_cnt_hi_div2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 50 " "Parameter \"c_cnt_lo_div2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 cscd_clk " "Parameter \"c_cnt_in_src2\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 50 " "Parameter \"c_cnt_hi_div3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 50 " "Parameter \"c_cnt_lo_div3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 cscd_clk " "Parameter \"c_cnt_in_src3\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 false " "Parameter \"c_cnt_bypass_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 100 " "Parameter \"c_cnt_hi_div4\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 100 " "Parameter \"c_cnt_lo_div4\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 false " "Parameter \"c_cnt_bypass_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 100 " "Parameter \"c_cnt_hi_div5\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 100 " "Parameter \"c_cnt_lo_div5\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 cscd_clk " "Parameter \"c_cnt_in_src5\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 false " "Parameter \"c_cnt_bypass_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 75 " "Parameter \"c_cnt_hi_div6\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 75 " "Parameter \"c_cnt_lo_div6\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 cscd_clk " "Parameter \"c_cnt_in_src6\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 false " "Parameter \"c_cnt_bypass_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 300.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"300.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727719619536 ""}  } { { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727719619536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619566 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619746 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619817 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619833 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619834 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619834 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727719619834 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "door_state_machine.vhd 2 1 " "Using design file door_state_machine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_state_machine-behaviour " "Found design unit 1: door_state_machine-behaviour" {  } { { "door_state_machine.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/door_state_machine.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727719619956 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_state_machine " "Found entity 1: door_state_machine" {  } { { "door_state_machine.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/door_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727719619956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727719619956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_state_machine door_state_machine:inst " "Elaborating entity \"door_state_machine\" for hierarchy \"door_state_machine:inst\"" {  } { { "Lab5Wrapper.bdf" "inst" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 328 472 616 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719619957 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1727719620145 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } } { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 39 0 0 } } { "Lab5Wrapper.bdf" "" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 88 416 576 272 "instCD" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727719620313 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } } { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 39 0 0 } } { "Lab5Wrapper.bdf" "" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 88 416 576 272 "instCD" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727719620313 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } } { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 39 0 0 } } { "Lab5Wrapper.bdf" "" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 88 416 576 272 "instCD" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727719620313 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } } { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 39 0 0 } } { "Lab5Wrapper.bdf" "" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 88 416 576 272 "instCD" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727719620313 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } } { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 39 0 0 } } { "Lab5Wrapper.bdf" "" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 88 416 576 272 "instCD" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727719620313 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/appl/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "ClockDivider/ClockDivider_0002.v" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider/ClockDivider_0002.v" 250 0 0 } } { "ClockDivider.vhd" "" { Text "E:/Rudra_2031/Lab5Wrapper/ClockDivider.vhd" 39 0 0 } } { "Lab5Wrapper.bdf" "" { Schematic "E:/Rudra_2031/Lab5Wrapper/Lab5Wrapper.bdf" { { 88 416 576 272 "instCD" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727719620313 "|Lab5Wrapper|ClockDivider:instCD|ClockDivider_0002:clockdivider_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727719620313 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727719620313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727719620769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727719620936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 0 0 0 " "Adding 16 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727719621259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727719621259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727719621679 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727719621679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727719621679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727719621679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727719623312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 14:07:03 2024 " "Processing ended: Mon Sep 30 14:07:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727719623312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727719623312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727719623312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727719623312 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1900@license.ece.gatech.edu " "Can't contact license server \"1900@license.ece.gatech.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727719624523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727719625020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727719625024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 14:07:04 2024 " "Processing started: Mon Sep 30 14:07:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727719625024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727719625024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5Wrapper -c Lab5Wrapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5Wrapper -c Lab5Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727719625024 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727719625183 ""}
{ "Info" "0" "" "Project  = Lab5Wrapper" {  } {  } 0 0 "Project  = Lab5Wrapper" 0 0 "Fitter" 0 0 1727719625184 ""}
{ "Info" "0" "" "Revision = Lab5Wrapper" {  } {  } 0 0 "Revision = Lab5Wrapper" 0 0 "Fitter" 0 0 1727719625184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727719625330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727719625331 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab5Wrapper 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab5Wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727719625339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727719625387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727719625388 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727719625854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727719626047 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727719626402 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1727719636856 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 4 global CLKCTRL_G4 " "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727719636963 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[6\]~CLKENA0 1 global CLKCTRL_G5 " "ClockDivider:instCD\|ClockDivider_0002:clockdivider_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[6\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727719636963 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727719636963 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727719636964 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5Wrapper.sdc " "Synopsys Design Constraints File file not found: 'Lab5Wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727719637751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727719637753 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727719637769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1727719637769 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Fitter" 0 -1 1727719637771 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout " "Ignoring clock spec: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Reason: Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1727719637771 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Fitter" 0 -1 1727719637771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719637774 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719637774 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719637774 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719637774 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1727719637774 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727719637778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727719637779 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727719637780 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727719637847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727719637849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727719637849 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727719637849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727719637850 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727719637850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727719637891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727719637891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727719637891 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727719638030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727719642621 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1727719642762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727719650126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727719651017 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727719652104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727719652104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727719652744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/Rudra_2031/Lab5Wrapper/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727719656601 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727719656601 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1727719660753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727719661074 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727719661074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727719661081 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727719662379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727719662425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727719662690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727719662690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727719662924 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727719664585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Rudra_2031/Lab5Wrapper/output_files/Lab5Wrapper.fit.smsg " "Generated suppressed messages file E:/Rudra_2031/Lab5Wrapper/output_files/Lab5Wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727719665025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6833 " "Peak virtual memory: 6833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727719666193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 14:07:46 2024 " "Processing ended: Mon Sep 30 14:07:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727719666193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727719666193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727719666193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727719666193 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1900@license.ece.gatech.edu " "Can't contact license server \"1900@license.ece.gatech.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1727719667669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727719667672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727719667681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 14:07:47 2024 " "Processing started: Mon Sep 30 14:07:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727719667681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727719667681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab5Wrapper -c Lab5Wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab5Wrapper -c Lab5Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727719667681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1727719668492 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727719672735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727719678805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 14:07:58 2024 " "Processing ended: Mon Sep 30 14:07:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727719678805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727719678805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727719678805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727719678805 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727719679481 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1900@license.ece.gatech.edu " "Can't contact license server \"1900@license.ece.gatech.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1727719679868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727719680201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727719680204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 14:07:59 2024 " "Processing started: Mon Sep 30 14:07:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727719680204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727719680204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab5Wrapper -c Lab5Wrapper " "Command: quartus_sta Lab5Wrapper -c Lab5Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727719680204 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727719680383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727719680968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727719680968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719681007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719681007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5Wrapper.sdc " "Synopsys Design Constraints File file not found: 'Lab5Wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1727719681513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719681513 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK50 CLK50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK50 CLK50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 100 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 100 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadein\} -divide_by 200 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadein\} -divide_by 200 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 150 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 150 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadein\} -divide_by 200 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadein\} -divide_by 200 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|cascadein\} -divide_by 100 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|cascadein\} -divide_by 100 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 150 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 150 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727719681514 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727719681514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719681519 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1727719681519 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719681519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout " "Ignoring clock spec: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Reason: Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1727719681519 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719681525 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719681525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719681525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719681525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719681525 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727719681525 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1727719681527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727719681527 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727719681530 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727719681557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727719681597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727719681597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.060 " "Worst-case setup slack is -4.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.060             -11.794 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -4.060             -11.794 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.940               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "    8.940               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719681616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -16.326 " "Worst-case hold slack is -16.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.326             -48.967 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  -16.326             -48.967 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.228               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719681632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719681647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719681663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.039 " "Worst-case minimum pulse width slack is -2.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039             -27.436 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -2.039             -27.436 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLK50  " "    9.670               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout  " "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout  " "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.295               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "49999.295               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719681681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719681681 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727719681708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727719681732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727719682365 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719682455 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout " "Ignoring clock spec: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Reason: Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1727719682456 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719682456 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719682458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719682458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719682458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719682458 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727719682458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727719682459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727719682478 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727719682478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.077 " "Worst-case setup slack is -4.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077             -11.775 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -4.077             -11.775 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.923               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "    8.923               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719682493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -16.335 " "Worst-case hold slack is -16.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.335             -48.988 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  -16.335             -48.988 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.207               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719682515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719682531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719682548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.088 " "Worst-case minimum pulse width slack is -2.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088             -27.405 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -2.088             -27.405 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLK50  " "    9.673               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout  " "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout  " "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.246               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "49999.246               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719682564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719682564 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727719682594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727719682842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727719683349 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719683439 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout " "Ignoring clock spec: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Reason: Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1727719683439 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719683440 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719683440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719683440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719683440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719683440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727719683440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727719683443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727719683445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727719683445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.375 " "Worst-case setup slack is -3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.375              -9.982 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -3.375              -9.982 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "    9.625               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719683464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -16.147 " "Worst-case hold slack is -16.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.147             -48.433 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  -16.147             -48.433 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.132               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719683481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719683502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719683518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.781 " "Worst-case minimum pulse width slack is -1.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781             -26.019 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -1.781             -26.019 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLK50  " "    9.336               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout  " "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout  " "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.553               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "49999.553               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719683533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719683533 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727719683561 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719684474 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout " "Ignoring clock spec: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk Reason: Clock derived from ignored clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadeout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1727719684477 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|divclk was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719684477 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719684477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719684477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719684477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727719684477 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727719684477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727719684477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727719684478 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727719684478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.353 " "Worst-case setup slack is -3.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.353              -9.912 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -3.353              -9.912 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "    9.647               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719684499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -16.157 " "Worst-case hold slack is -16.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.157             -48.465 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  -16.157             -48.465 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.121               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719684514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719684530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727719684547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.792 " "Worst-case minimum pulse width slack is -1.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792             -26.028 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "   -1.792             -26.028 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLK50  " "    9.286               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout  " "  250.000               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout  " "  333.333               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.542               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "49999.542               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "66666.666               0.000 instCD\|clockdivider_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727719684562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727719684562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727719686337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727719686338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5161 " "Peak virtual memory: 5161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727719686570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 14:08:06 2024 " "Processing ended: Mon Sep 30 14:08:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727719686570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727719686570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727719686570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727719686570 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1900@license.ece.gatech.edu " "Can't contact license server \"1900@license.ece.gatech.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1727719687831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1727719687834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727719687840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 14:08:07 2024 " "Processing started: Mon Sep 30 14:08:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727719687840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727719687840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab5Wrapper -c Lab5Wrapper " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab5Wrapper -c Lab5Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727719687840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1727719688860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5Wrapper.vho E:/Rudra_2031/Lab5Wrapper/simulation/modelsim/ simulation " "Generated file Lab5Wrapper.vho in folder \"E:/Rudra_2031/Lab5Wrapper/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727719689287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727719689712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 14:08:09 2024 " "Processing ended: Mon Sep 30 14:08:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727719689712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727719689712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727719689712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727719689712 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727719690456 ""}
