module Lab6(in1,in2,out,LD,ALT);
	input [3:0] in1;
	input [3:0] in2;
	input LD;
	input ALT
	reg [3:0] nxt;
	output [3:0] out;
		always@(posedge LD)
				if(ALT==1'b0) begin nxt[3:0]<=in1[3:0]; end else begin nxt[3:0]<=in2[3:0]; end 
		assign out[3:0]=nxt[3:0];
endmodule
