Fitter report for Arcade-Druaga
Thu Dec 23 21:41:43 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Thu Dec 23 21:41:43 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; Arcade-Druaga                                   ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 11,385 / 41,910 ( 27 % )                        ;
; Total registers                 ; 12657                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,167,171 / 5,662,720 ( 38 % )                  ;
; Total RAM Blocks                ; 288 / 553 ( 52 % )                              ;
; Total DSP Blocks                ; 30 / 112 ( 27 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
;     Processor 3            ;   2.8%      ;
;     Processor 4            ;   2.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action           ; Operation                                         ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK3_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Add1~10                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Add24~10                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Equal26~0                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add17~30                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add19~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add20~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add47~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add75~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add79~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add83~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add84~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add85~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add156~33                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add156~34                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add157~37                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add157~38                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add159~26                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~4_RESYN700_BDD701                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~4_RESYN700_RESYN990_BDD991                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~4_RESYN700_RESYN992_BDD993                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~4_RESYN802_BDD803                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Equal33~4_RESYN804_BDD805                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~2_RESYN896_RESYN1406_BDD1407                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~2_RESYN898_BDD899                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~9                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~9_RESYN1526_BDD1527                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~9_RESYN1528_BDD1529                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan13~9_RESYN1530_BDD1531                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~0_RTM0648                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~0_RTM0648                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~2                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~2_RESYN1320_BDD1321                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~2_RESYN1322_BDD1323                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~7_RESYN1516_BDD1517                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~7_RESYN1518_BDD1519                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~7_RESYN1520_BDD1521                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan14~7_RESYN1522_BDD1523                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan18~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~8                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~10                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~10_RESYN1558_BDD1559                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~10_RESYN1560_BDD1561                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~10_RESYN1562_BDD1563                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan23~10_RESYN1564_BDD1565                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan26~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~8_RESYN818_BDD819                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~8_RESYN1428_BDD1429                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~8_RESYN1430_BDD1431                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan29~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan29~3_RESYN1566_BDD1567                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan29~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan29~4_RESYN1350_BDD1351                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan29~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan29~10                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~8                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~9                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~9_RESYN1226_BDD1227                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~9_RESYN1342_BDD1343                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~9_RESYN1344_BDD1345                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~9_RESYN1344_RESYN1604_BDD1605                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~9_RESYN1344_RESYN1606_BDD1607                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan30~9_RESYN1346_BDD1347                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~7_RESYN1218_BDD1219                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~7_RESYN1220_BDD1221                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~7_RESYN1220_RESYN1600_BDD1601                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~8                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan31~9                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan32~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan32~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan32~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan32~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan32~7_RESYN790_BDD791                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan32~9                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~1_RESYN1554_BDD1555                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~3                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~3_RESYN1332_BDD1333                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~3_RESYN1334_BDD1335                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~7                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~7_RESYN1336_BDD1337                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~7_RESYN1338_BDD1339                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~7_RESYN1338_RESYN1602_BDD1603                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~7_RESYN1340_BDD1341                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan33~9                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan37~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan37~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan37~4_RESYN1418_BDD1419                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan40~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan40~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~5                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~5_RESYN1538_BDD1539                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~5_RESYN1540_BDD1541                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~5_RESYN1542_BDD1543                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~5_RESYN1544_BDD1545                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~5_RESYN1546_BDD1547                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~8                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~9                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan41~9_RESYN1548_BDD1549                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux294~0                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux571~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux572~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux573~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux574~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux575~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux576~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux577~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux578~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux579~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux580~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux581~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux582~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux583~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux584~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux585~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux586~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux587~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux588~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux589~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux590~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux591~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux592~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux593~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Mux594~0_Duplicate_5                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~0_Duplicate_48                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~1_Duplicate_47                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~2_Duplicate_46                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~3_Duplicate_45                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~4_Duplicate_44                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~5_Duplicate_43                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~6_Duplicate_42                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~7_Duplicate_41                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~8_Duplicate_40                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~9_Duplicate_39                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~10_Duplicate_38                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~11_Duplicate_37                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~12_Duplicate_36                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~13_Duplicate_35                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~14_Duplicate_34                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~15_Duplicate_33                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~16_Duplicate_32                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~17_Duplicate_31                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~18_Duplicate_30                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~19_Duplicate_29                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~20_Duplicate_28                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~21_Duplicate_27                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~22_Duplicate_26                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|hpix_v~23_Duplicate_25                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hacc[1]~22                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc~8                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|last_v~0                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|last_v~1                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|last_v~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|last_v~2_RESYN782_BDD783                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|last_v~2_RESYN784_BDD785                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|last_v~2_RESYN786_BDD787                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|lev_dec_v~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|lev_dec_v~0_RESYN1532_BDD1533                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_adrs~0                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv[0]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv[0]_OTERM257                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv[1]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv[1]_NEW250_RESYN936_BDD937                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv[1]_NEW250_RESYN938_BDD939                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv[1]_OTERM251                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv~0                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv~0_RESYN1576_BDD1577                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv~0_RESYN1578_BDD1579                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_bibv~1                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dev~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN1568_BDD1569                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN1570_BDD1571                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN1574_BDD1575                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dir2[8]                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dir2[8]_OTERM1                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dir2[8]_OTERM3                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dir2[8]_OTERM5                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hacc_next~13                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hacc~11                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[0]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[0]_NEW286_RESYN942_BDD943                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[0]_OTERM287                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[1]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[1]_NEW288_RESYN944_BDD945                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[1]_OTERM289                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[2]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[2]_NEW290_RESYN946_BDD947                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[2]_OTERM291                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[3]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[3]_NEW292_RESYN948_BDD949                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[3]_OTERM293                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[4]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[4]_NEW294_RESYN950_BDD951                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[4]_OTERM295                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[5]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[5]_NEW296_RESYN952_BDD953                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[5]_OTERM297                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[6]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[6]_NEW298_RESYN954_BDD955                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[6]_OTERM299                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[7]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[7]_NEW300_RESYN956_BDD957                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[7]_OTERM301                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[8]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[8]_NEW302_RESYN958_BDD959                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[8]_OTERM303                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[9]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[9]_NEW304_RESYN960_BDD961                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[9]_OTERM305                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[10]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[10]_NEW306_RESYN962_BDD963                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[10]_OTERM307                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[11]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[11]_NEW262_RESYN940_BDD941                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[11]_OTERM263                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[0]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[0]_OTERM261                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[1]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[1]_NEW254_RESYN1580_BDD1581                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[1]_NEW254_RESYN1582_BDD1583                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[1]_OTERM255                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[1]~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[1]~4_RESYN906_BDD907                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv[1]~4_RESYN906_RESYN1586_BDD1587                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv~0_RESYN1534_BDD1535                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv~0_RESYN1536_BDD1537                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_lastv~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~1_RESYN914_BDD915                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~1_RESYN916_BDD917                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~2                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~3                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~4_RESYN918_BDD919                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~4_RESYN920_BDD921                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~4_RESYN922_BDD923                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~5                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6_RESYN924_BDD925                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6_RESYN926_BDD927                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6_RESYN926_RESYN1588_BDD1589                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6_RESYN926_RESYN1590_BDD1591                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6_RESYN926_RESYN1592_BDD1593                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6_RESYN926_RESYN1594_BDD1595                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_pev~6_RESYN928_BDD929                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[0]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[0]_OTERM259                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[1]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[1]_NEW252_RESYN1352_BDD1353                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[1]_NEW252_RESYN1354_BDD1355                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv[1]_OTERM253                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv~0_RESYN1550_BDD1551                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv~0_RESYN1552_BDD1553                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_primv~2                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc[0]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc[0]~13_RESYN934_BDD935                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[0]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[0]_OTERM453                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[0]_OTERM455                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[1]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[1]_OTERM451                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[2]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[2]_OTERM449                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[3]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[3]_OTERM447                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[4]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[4]_OTERM445                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[5]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[5]_OTERM443                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[6]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[6]_OTERM441                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[7]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[7]_OTERM439                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[8]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[8]_OTERM437                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[9]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[9]_OTERM435                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[10]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[10]_OTERM433                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[11]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacpt[11]_OTERM431                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[0]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[0]_NEW356_RESYN986_BDD987                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[0]_OTERM357                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[1]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[1]_NEW354_RESYN984_BDD985                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[1]_OTERM355                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[2]                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[2]_OTERM353                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[2]_OTERM619                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[3]                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[3]_OTERM351                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[3]_OTERM615                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[4]                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[4]_OTERM349                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[4]_OTERM617                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[5]                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[5]_OTERM347                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[5]_OTERM613                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[6]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[6]_NEW344_RESYN982_BDD983                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[6]_OTERM345                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[7]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[7]_NEW342_RESYN980_BDD981                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[7]_OTERM343                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[8]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[8]_NEW340_RESYN978_BDD979                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[8]_OTERM341                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[9]                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[9]_NEW338_OTERM681                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[9]_NEW338_RESYN976_BDD977                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[9]_OTERM339                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[10]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[10]_OTERM337                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[10]_OTERM611                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[11]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[11]_NEW334_RESYN974_BDD975                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[11]_OTERM335                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[0]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[0]_NEW308_RESYN964_BDD965                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[0]_OTERM309                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[1]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[1]_NEW310_OTERM677                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[1]_NEW310_RESYN966_BDD967                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[1]_OTERM311                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[1]_OTERM631                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[2]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[2]_OTERM313                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[2]_OTERM605                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[3]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[3]_OTERM315                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[3]_OTERM607                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[4]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[4]_OTERM317                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[4]_OTERM609                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[5]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[5]_OTERM319                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[5]_OTERM593                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[6]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[6]_NEW320_RESYN968_BDD969                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[6]_OTERM321                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[7]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[7]_NEW322_RESYN970_BDD971                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[7]_OTERM323                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[8]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[8]_NEW324_OTERM679                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[8]_NEW324_RESYN972_BDD973                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[8]_OTERM325                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[9]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[9]_OTERM327                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[9]_OTERM599                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[10]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[10]_OTERM329                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[10]_OTERM591                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[11]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[11]_OTERM331                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[11]_OTERM573                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[11]_OTERM575                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[0]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[0]_NEW358_RESYN988_BDD989                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[0]_OTERM359                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[1]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[1]_OTERM381                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[2]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[2]_OTERM379                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[3]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[3]_OTERM377                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[4]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[4]_OTERM375                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[5]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[5]_OTERM373                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[6]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[6]_OTERM371                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[7]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[7]_OTERM369                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[8]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[8]_OTERM367                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[9]                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[9]_OTERM365                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[10]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[10]_OTERM363                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[11]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[11]_OTERM361                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[0]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[0]_NEW274_OTERM637_OTERM667                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[0]_NEW274_OTERM637_OTERM669                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[0]_OTERM275                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[1]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[1]_OTERM273                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[1]_OTERM665                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[2]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[2]_OTERM279                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[2]_OTERM595                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[2]_OTERM597                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[3]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[3]_OTERM277                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[3]_OTERM601                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[3]_OTERM603                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[4]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[4]_OTERM271                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[4]_OTERM561                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[4]_OTERM563                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[5]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[5]_OTERM269                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[5]_OTERM565                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[5]_OTERM567                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[6]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[6]_OTERM267                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[6]_OTERM577                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[6]_OTERM579                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[7]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[7]_OTERM265                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[7]_OTERM581                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[7]_OTERM583                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[8]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[8]_OTERM285                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[8]_OTERM555                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[8]_OTERM557                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[8]_OTERM559                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[9]                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[9]_OTERM283                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[9]_OTERM569                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[9]_OTERM571                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[10]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[10]_OTERM281                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[10]_OTERM585                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[10]_OTERM587                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[11]                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[11]_OTERM333                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[11]_OTERM589                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe_OTERM639                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe_OTERM641                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe_OTERM643                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe_OTERM645                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe_OTERM647                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpe~1_RTM0649                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[0]_OTERM179                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[0]_OTERM181                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[0]_OTERM183                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[0]_OTERM185                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[1]_OTERM171                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[1]_OTERM173                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[1]_OTERM175                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[1]_OTERM177                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[2]_OTERM163                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[2]_OTERM165                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[2]_OTERM167                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[2]_OTERM169                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[3]_OTERM155                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[3]_OTERM157                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[3]_OTERM159                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[3]_OTERM161                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[4]_OTERM147                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[4]_OTERM149                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[4]_OTERM151                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[4]_OTERM153                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[5]_OTERM139                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[5]_OTERM141                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[5]_OTERM143                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[5]_OTERM145                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[6]_OTERM131                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[6]_OTERM133                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[6]_OTERM135                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[6]_OTERM137                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[7]_OTERM123                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[7]_OTERM125                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[7]_OTERM127                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[7]_OTERM129                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[0]_OTERM243                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[0]_OTERM245                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[0]_OTERM247                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[0]_OTERM249                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]_OTERM235                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]_OTERM237                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]_OTERM239                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]_OTERM241                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[2]_OTERM227                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[2]_OTERM229                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[2]_OTERM231                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[2]_OTERM233                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[3]_OTERM219                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[3]_OTERM221                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[3]_OTERM223                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[3]_OTERM225                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[4]_OTERM211                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[4]_OTERM213                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[4]_OTERM215                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[4]_OTERM217                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[5]_OTERM203                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[5]_OTERM205                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[5]_OTERM207                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[5]_OTERM209                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[6]_OTERM195                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[6]_OTERM197                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[6]_OTERM199                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[6]_OTERM201                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[7]_OTERM187                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[7]_OTERM189                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[7]_OTERM191                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[7]_OTERM193                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[0]_OTERM115                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[0]_OTERM117                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[0]_OTERM119                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[0]_OTERM121                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[1]_OTERM107                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[1]_OTERM109                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[1]_OTERM111                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[1]_OTERM113                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[2]_OTERM99                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[2]_OTERM101                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[2]_OTERM103                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[2]_OTERM105                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[3]_OTERM91                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[3]_OTERM93                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[3]_OTERM95                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[3]_OTERM97                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[4]_OTERM83                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[4]_OTERM85                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[4]_OTERM87                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[4]_OTERM89                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[5]_OTERM75                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[5]_OTERM77                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[5]_OTERM79                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[5]_OTERM81                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[6]_OTERM67                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[6]_OTERM69                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[6]_OTERM71                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[6]_OTERM73                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[7]_OTERM55                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[7]_OTERM57                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[7]_OTERM59                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[7]_OTERM61                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[7]_OTERM63                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[7]_OTERM65                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[0]_OTERM413                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[1]_OTERM411                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[2]_OTERM409                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[3]_OTERM407                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[4]_OTERM405                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[5]_OTERM403                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[6]_OTERM401                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].b[7]_OTERM399                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[0]_OTERM429                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[1]_OTERM427                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[2]_OTERM425                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[3]_OTERM423                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[4]_OTERM421                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[5]_OTERM419                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[6]_OTERM417                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].g[7]_OTERM415                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[0]_OTERM397                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[1]_OTERM395                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[2]_OTERM393                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[3]_OTERM391                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[4]_OTERM389                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[5]_OTERM387                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[6]_OTERM385                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]_OTERM383                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]_OTERM457_OTERM653                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]_OTERM457_OTERM655                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]_OTERM457_OTERM657                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]_OTERM457_OTERM659                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]_OTERM457_OTERM661                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[2].r[7]_OTERM457_OTERM663                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].b[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].g[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[0]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[1]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[2]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[3]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[4]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[5]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[6]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vpixq[3].r[7]                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~3                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~5                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~6                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~10                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~10_RESYN822_BDD823                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~10_RESYN824_BDD825                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~10_RESYN824_RESYN1236_BDD1237                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~10_RESYN824_RESYN1238_BDD1239                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vss~10_RESYN826_BDD827                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~0                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~0_RESYN1410_BDD1411                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~1                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~2                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~3                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~3_RESYN688_BDD689                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~3_RESYN690_BDD691                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~4                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~7                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~7_RESYN1412_BDD1413                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~7_RESYN1414_BDD1415                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~9                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~10                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~10_RESYN1416_BDD1417                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~12                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~13_RESYN1420_BDD1421                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~14                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~15                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~16                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~17_RESYN694_BDD695                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~17_RESYN694_RESYN1584_BDD1585                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~17_RESYN696_BDD697                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~18                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~19                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~21_RESYN798_BDD799                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~21_RESYN1288_BDD1289                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~21_RESYN1290_BDD1291                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vsv~21_RESYN1292_BDD1293                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|prim_v~0                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|prim_v~1                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|prim_v~1_RESYN1328_BDD1329                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; cnt~5                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|HVGEN:hvgen|Add0~18                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|HVGEN:hvgen|Add1~34                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|HVGEN:hvgen|Selector7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|HVGEN:hvgen|Selector17~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|Add0~18                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|Add3~18                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in~4                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in~6                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add1~29                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add2~21                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add3~25                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add3~26                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal2~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal3~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal4~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal5~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add0~34                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add1~34                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add2~34                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add3~34                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add4~34                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add5~34                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~49                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~52                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~55                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~58                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~60                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~62                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan0~1                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan1~2                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i~4                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|Add2~30                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|CHRA[0]                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|Add0~30                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|Add1~26                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|Add2~30                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|credits~5                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|credits~25                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|credits~27                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add2~17                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add9~9                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add10~2                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add12~14                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add13~9                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add13~10                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add14~14                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add15~9                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add15~10                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add16~10                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add17~1                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add17~2                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add20~14                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add21~14                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add22~18                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Add23~10                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Equal40~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Mux45~3                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Mux61~3                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector58~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector59~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector59~4                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector59~5                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector67~7                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector123~0                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector139~0                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector170~0                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector292~0                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector292~2                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector309~6                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector389~0                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector389~1                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Selector401~7                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add2~17                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add9~29                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add9~30                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add10~30                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add12~38                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add13~29                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add13~30                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add14~38                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add15~29                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add15~30                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add16~30                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add17~29                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add17~30                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add20~38                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add21~38                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add22~22                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Add23~26                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Equal40~0                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|IsSpecialImm~0                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Mux19~3                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Mux19~4                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Mux45~6                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Mux61~2                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector58~4                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector59~0                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector59~4                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector59~5                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector67~6                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector123~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector139~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector170~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector292~0                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector292~2                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector309~6                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector401~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Selector401~6                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|cc_nxt~7                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add3~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~1                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider|StageOut[9]~25                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider|add_sub_1_result_int[0]~9                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider|StageOut[9]~25                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider|add_sub_1_result_int[0]~9                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider|StageOut[9]~24                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider|add_sub_1_result_int[0]~9                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider|selnose[42]                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM53                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM51                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~9                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM49                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM47                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM45                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM43                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM41                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM39                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM37                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM35                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM33                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM31                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM29                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM27                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM25                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM23                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM21                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM19                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM17                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM15                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM13                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM11                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG6_RTM08                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM7                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM09                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM09                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add11~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add12~0                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add12~4                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add12~5                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add13~69                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add14~70                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add16~42                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add17~50                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add18~50                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add20~10                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~1                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~1_RESYN1300_BDD1301                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~2                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~4_RESYN710_BDD711                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~4_RESYN712_BDD713                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~5                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~6                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~7                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~7_RESYN714_BDD715                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~7_RESYN716_BDD717                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~8                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~9                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~10                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~10_RESYN718_BDD719                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~10_RESYN720_BDD721                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~11_RESYN1306_BDD1307                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN1426_BDD1427                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~6                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~1                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~4                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~4_RESYN722_BDD723                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~4_RESYN724_BDD725                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~6                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~7                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~8                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~8_RESYN726_BDD727                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~8_RESYN728_BDD729                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~9                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~10                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~11                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal15~11_RESYN730_BDD731                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan7~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~8_RESYN1432_BDD1433                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~8_RESYN1434_BDD1435                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~14                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~15                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~15_RESYN828_BDD829                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~15_RESYN830_BDD831                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|LessThan8~17                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|WideNand2                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|WideNand2_RESYN814_BDD815                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|WideNand2_RESYN816_BDD817                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|WideNand2~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|WideNand2~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|WideNand2~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~9                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|multiscan~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|multiscan~0_RESYN1464_BDD1465                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|multiscan~0_RESYN1466_BDD1467                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~2                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~2_RESYN1422_BDD1423                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~2_RESYN1424_BDD1425                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~5                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~6                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~8                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1188_BDD1189                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1190_BDD1191                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1192_BDD1193                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~9                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~9_RESYN1196_BDD1197                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~9_RESYN1198_BDD1199                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~9_RESYN1198_RESYN1596_BDD1597                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~9_RESYN1198_RESYN1598_BDD1599                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~9_RESYN1296_BDD1297                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_de~9_RESYN1298_BDD1299                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~4_RESYN838_BDD839                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~10                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~10_RESYN734_BDD735                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~11                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~11_RESYN840_BDD841                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~7                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~2_RESYN1436_BDD1437                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~5                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~5_RESYN1308_BDD1309                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt[5]~5_RESYN1310_BDD1311                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt~6                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[11]~6                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~2                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~4                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~8                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~12                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~12_RESYN844_RESYN1366_BDD1367                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~12_RESYN1438_BDD1439                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~12_RESYN1440_BDD1441                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~12_RESYN1442_BDD1443                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~39                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~40                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~42                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~43                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~43_RESYN850_RESYN1370_BDD1371                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~43_RESYN1444_BDD1445                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~43_RESYN1446_BDD1447                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~43_RESYN1448_BDD1449                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~44                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~45                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~46                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47_RESYN854_RESYN1374_BDD1375                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47_RESYN1450_BDD1451                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47_RESYN1452_BDD1453                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~47_RESYN1454_BDD1455                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~50                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~51                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~53                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~54                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~54_RESYN858_RESYN1378_BDD1379                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~54_RESYN1456_BDD1457                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~54_RESYN1458_BDD1459                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~54_RESYN1462_BDD1463                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~57                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~58                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~59                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~60                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~60_RESYN1468_BDD1469                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~60_RESYN1470_BDD1471                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~63                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~64                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~66                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~67                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~67_RESYN870_RESYN1382_BDD1383                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~67_RESYN1472_BDD1473                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~67_RESYN1476_BDD1477                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~67_RESYN1478_BDD1479                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~68                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~69                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~70                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~71                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~71_RESYN874_RESYN1386_BDD1387                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~71_RESYN1480_BDD1481                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~71_RESYN1482_BDD1483                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~71_RESYN1486_BDD1487                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~72                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~73                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~74                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~75                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~75_RESYN878_RESYN1390_BDD1391                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~75_RESYN1488_BDD1489                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~75_RESYN1492_BDD1493                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~75_RESYN1494_BDD1495                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~76                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~77                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~78                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~79                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~79_RESYN882_RESYN1394_BDD1395                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~79_RESYN1496_BDD1497                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~79_RESYN1498_BDD1499                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~79_RESYN1500_BDD1501                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~80                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~81                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~82                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83_RESYN886_RESYN1398_BDD1399                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83_RESYN1502_BDD1503                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83_RESYN1504_BDD1505                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~83_RESYN1506_BDD1507                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~84                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~85                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~86                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~87                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~87_RESYN890_RESYN1402_BDD1403                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~87_RESYN1508_BDD1509                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~87_RESYN1510_BDD1511                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~87_RESYN1512_BDD1513                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~87_RESYN1514_BDD1515                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~89                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~90                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~91                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~91_RESYN778_BDD779                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~91_RESYN780_BDD781                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_osd_start~101                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add11~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add13~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add14~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add16~14                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add17~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add18~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add20~62                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Equal12~2                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|h_osd_start~5                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|osd_vcnt~22                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|v_cnt~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|v_osd_start~18                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~4                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~9                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~10                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~11                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~80                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~81                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~110                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~113                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~114                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~121                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~122                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~123                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~112                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~141                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~166                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~217                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~218                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~287                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~289                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~11                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[2]~101            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[10]~108           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~10               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~3 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~22                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~24                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~50                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~7                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~6                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~26                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~30                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~30                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; wcalc~1                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; VSET[0]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[0]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[0]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[1]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[1]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[1]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[2]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[2]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[2]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[3]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[3]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[3]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[4]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[4]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[4]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[5]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[5]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[5]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[6]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[6]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[6]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[7]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[7]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[7]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[8]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[8]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[8]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[9]                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[9]                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[9]~_Duplicate_1                                                                                                                                                                                    ; Q                ;                       ;
; VSET[10]                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[10]                                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[10]~_Duplicate_1                                                                                                                                                                                   ; Q                ;                       ;
; VSET[11]                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; Mult0~8                                                                                                                                                                                                 ; AY               ;                       ;
; VSET[11]                                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; VSET[11]~_Duplicate_1                                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add149~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add150~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add147~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add148~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_hburst[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a0                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a1                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a2                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a3                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a4                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a5                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a6                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a7                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a8                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a9                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a10                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a11                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a12                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a13                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a14                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a15                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a16                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a17                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a18                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a19                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a20                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a21                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a22                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a23                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a24                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a25                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a26                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a27                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a28                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a29                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a30                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a31                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a32                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a33                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a34                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ram_block1a35                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add205~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add206~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add203~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add204~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; emu:emu|fpga_druaga:GameCore|DLROM:wsgwv|DO0[0]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AX               ;                       ;
; emu:emu|fpga_druaga:GameCore|DLROM:wsgwv|DO0[1]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AX               ;                       ;
; emu:emu|fpga_druaga:GameCore|DLROM:wsgwv|DO0[2]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AX               ;                       ;
; emu:emu|fpga_druaga:GameCore|DLROM:wsgwv|DO0[3]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AX               ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|wm[0]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AY               ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|wm[1]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AY               ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|wm[2]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AY               ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|wm[3]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8                                                                                                                                                        ; AY               ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                       ; I                ;                       ;
; ascal:ascal|o_vacpt[0]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[0]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[0]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[1]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[1]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[1]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[2]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[2]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[2]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[3]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[3]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[3]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[4]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[4]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[4]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[5]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[5]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[5]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[6]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[6]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[6]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[7]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[7]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[7]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[8]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[8]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[8]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[9]                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[9]                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[9]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_vacpt[10]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[10]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[10]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_vacpt[11]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vacpt[11]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vacpt[11]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; alsa:alsa|acc[10]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[10]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|ce_48k                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|ce_48k~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; alsa:alsa|mosi[5]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|mosi[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|spicnt[2]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[6]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[6]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|avl_o_vs                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_o_vs~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|avl_write_sr                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_write_sr~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_acpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_adrsi[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[16]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_de_delay[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[2]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_eol                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_eol~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hbcpt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hcpt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hmax[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hmax[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hpix.g[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix.g[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hpix.r[7]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix.r[7]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hpix1.g[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.g[6]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_lrad[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_pde                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_pde~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; ascal:ascal|i_push                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_push~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|i_pushhead3                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_pushhead3~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_pvs                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_pvs~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; ascal:ascal|i_shift[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[16]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[20]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[25]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[25]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[26]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[26]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[29]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[34]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[34]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[38]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[38]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[40]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[40]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[41]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[41]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[43]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[43]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[44]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[44]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[47]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[47]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[48]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[48]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[49]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[49]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[50]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[50]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[53]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[53]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[54]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[54]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[55]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[55]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[57]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[57]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[58]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[58]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[59]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[59]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[62]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[62]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[66]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[66]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[67]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[67]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[68]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[68]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[69]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[69]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[70]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[70]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[72]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[72]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[76]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[76]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[77]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[77]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[79]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[79]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[80]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[80]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[83]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[83]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[84]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[84]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[86]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[86]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[89]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[89]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[90]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[90]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[94]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[94]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[95]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[95]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[100]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[100]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[101]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[101]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[102]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[102]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[104]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[104]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[105]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[105]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[106]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[106]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[108]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[108]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[110]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[110]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[111]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[111]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[112]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[112]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[117]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[117]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_shift[119]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[119]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vacc[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vacc[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vacc[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vacc[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vdivr[24]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vdivr[24]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_ven6                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_ven6~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wdelay[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wdelay[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_wreq_mem                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wreq_mem~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_acpt4[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_acpt4[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_ad2[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ad2[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_ad2[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ad2[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_adturn                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_adturn~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_b[4]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_b[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_b[5]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_b[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_b[6]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_b[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_dcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dcpt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dcpt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_dcptv[1][9]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][9]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_divcpt[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_dshi[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dshi[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_fload[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_fload[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_fload[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_fload[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_g[2]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_g[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_g[5]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_g[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_g[6]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_g[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_hacc_next[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacc_next[2]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacc_next[3]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacc_next[5]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacc_next[6]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[6]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacc_next[7]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[7]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacc_next[8]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[8]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacc_next[10]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_hacc_next[11]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[11]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_hacpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hacpt[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacpt[5]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hacpt[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacpt[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hcpt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hpix0.b[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.b[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.b[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.b[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.g[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.g[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.g[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.g[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.g[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.g[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.g[4]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.g[4]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.r[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.r[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.r[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.r[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.r[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.r[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix0.r[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix0.r[6]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix2.g[5]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpixs.b[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpixs.b[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hsize[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[5]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_ibuf0[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ibuf0[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_ibuf0[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ibuf0[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_r[2]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_r[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_r[3]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_r[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_radl[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_radl[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_radl[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_radl[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_radl[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_radl[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_radl[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_radl[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_readack                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_readack~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_readlev[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_readlev[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_readlev[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_readlev[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[26]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[26]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[28]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[28]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[31]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[33]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[33]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[35]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[35]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[36]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[36]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[38]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[38]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[43]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[43]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[44]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[44]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[45]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[45]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[48]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[48]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[50]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[50]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[51]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[51]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[52]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[52]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[53]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[53]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[54]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[54]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[57]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[57]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[58]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[58]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[61]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[61]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[62]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[62]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[65]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[65]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[66]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[66]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[68]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[68]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[69]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[69]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[76]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[76]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[81]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[81]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[82]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[82]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[85]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[85]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[86]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[86]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[87]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[87]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[88]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[88]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[89]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[89]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[91]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[91]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[93]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[93]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[94]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[94]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[95]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[95]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[96]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[96]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[97]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[97]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[98]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[98]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[101]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[101]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[102]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[102]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[103]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[103]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[104]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[104]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[105]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[105]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[106]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[106]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[107]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[107]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[109]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[109]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[110]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[110]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[116]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[116]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[121]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[121]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[122]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[122]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[125]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[125]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[126]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[126]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[127]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[127]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[128]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[128]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[129]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[129]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[130]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[130]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[135]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[135]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[138]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[138]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[139]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[139]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[141]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[141]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[142]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[142]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_state.sDISP                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sDISP~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_state.sHSYNC                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sHSYNC~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_state.sREAD                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sREAD~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_state.sWAITREAD                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sWAITREAD~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_vacc_next[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[3]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[4]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[4]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[5]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[6]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[6]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[8]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[8]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[10]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_vacc_next[11]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[11]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_vacc_next[12]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[12]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_vcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[9]_NEW338_OTERM681                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt[9]_NEW338_OTERM681~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vcpt[10]_OTERM611                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt[10]_OTERM611~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[0]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre2[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[1]_NEW310_OTERM677                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre2[1]_NEW310_OTERM677~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre2[6]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre2[6]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[0]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[2]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[5]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[7]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[7]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[8]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[8]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[9]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[9]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vcpt_pre3[10]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre3[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[5]_OTERM565                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre[5]_OTERM565~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_vcpt_pre[8]_OTERM557                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vcpt_pre[8]_OTERM557~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|o_vdivr[24]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vdivr[24]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_vfrac[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vfrac[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_vpixq[0].b[1]_OTERM171                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].b[1]_OTERM171~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[0]_OTERM249                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].g[0]_OTERM249~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]_OTERM235                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].g[1]_OTERM235~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]_OTERM237                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].g[1]_OTERM237~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[1]_OTERM241                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].g[1]_OTERM241~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[7]_OTERM191                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].g[7]_OTERM191~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vpixq[0].g[7]_OTERM193                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].g[7]_OTERM193~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[3]_OTERM93                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].r[3]_OTERM93~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[3]_OTERM97                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].r[3]_OTERM97~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[5]_OTERM79                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].r[5]_OTERM79~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_vpixq[0].r[6]_OTERM71                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[0].r[6]_OTERM71~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_vpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[1].b[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_vpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[1].r[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_vpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vpixq[1].r[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_vsize[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vsize[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_wr[1]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|poly_tdw[6]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|poly_tdw[6]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; aud_mix_top:audmix_l|a3[10]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_l|a3[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; aud_mix_top:audmix_l|a3[13]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_l|a3[13]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; aud_mix_top:audmix_l|a3[15]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_l|a3[15]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; aud_mix_top:audmix_l|a3[16]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_l|a3[16]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; aud_mix_top:audmix_r|a3[7]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_r|a3[7]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; aud_mix_top:audmix_r|a3[9]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_r|a3[9]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; aud_mix_top:audmix_r|a3[10]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_r|a3[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; aud_mix_top:audmix_r|a3[11]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_r|a3[11]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; aud_mix_top:audmix_r|a3[15]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_r|a3[15]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; aud_mix_top:audmix_r|a3[16]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_r|a3[16]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; audio_out:audio_out|div[11]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|div[11]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; audio_out:audio_out|div[31]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|div[31]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[25]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[25]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[60]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[60]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[79]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[79]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[95]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[95]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[110]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[110]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[114]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[114]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[173]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[173]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[175]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[175]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[191]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[191]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[221]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[221]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[287]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[287]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[288]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[288]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[308]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[308]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[338]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[338]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[354]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[354]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[376]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[376]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[449]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[449]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[450]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[450]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[457]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[457]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[479]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[479]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|ODATA[6]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|ODATA[6]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[47]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[47]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[75]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[75]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[95]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[95]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[106]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[106]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[117]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[117]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[150]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[150]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[167]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[167]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[173]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[173]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[191]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[191]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[206]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[206]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[219]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[219]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[249]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[249]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[256]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[256]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[271]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[271]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[279]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[279]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[289]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[289]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[291]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[291]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[335]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[335]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[359]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[359]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[367]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[367]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[394]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[394]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[451]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[451]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[456]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[456]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[459]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[459]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[460]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[460]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[479]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[479]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[511]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[511]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|spdif_out_q                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|spdif_out_q~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; cfg_dis                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_dis~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; cmd[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cmd[1]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; cnt[2]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cnt[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; cnt[7]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cnt[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; csync:csync_hdmi|h_cnt[3]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[3]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[5]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[5]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[7]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[7]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[11]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[11]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_hdmi|h_cnt[15]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[15]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_vga|h_cnt[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_vga|h_cnt[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_vga|h_cnt[4]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[4]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_vga|h_cnt[11]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[11]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_vga|h_cnt[12]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[12]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_vga|h_cnt[14]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[14]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; custd2                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; custd2~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; deb_osd[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_osd[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; div[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[1]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[5]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[5]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[6]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[6]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[11]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[11]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[15]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[15]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[16]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[16]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[17]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[17]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[31]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|HVGEN:hvgen|HBLK                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|HVGEN:hvgen|HBLK~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|HVGEN:hvgen|hcnt[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|HVGEN:hvgen|hcnt[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|HVGEN:hvgen|vcnt[4]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|HVGEN:hvgen|vcnt[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|VGA_CE                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|VGA_CE~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|VGA_HBL                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|VGA_HBL~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|VGA_VBL                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|VGA_VBL~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[9]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[14]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[14]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[17]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[19]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[19]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[23]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[23]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[27]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[27]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[29]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[29]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[30]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|cnt[30]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[4]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[9]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[15]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[15]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[19]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[19]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[22]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[22]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[30]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[30]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[31]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|cnt[31]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in[5]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in[5]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in[8]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in[8]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in[11]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_in[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[4]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[4]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[7]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[7]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[8]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[8]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_row[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_row[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[7]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[19]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vbcnt[19]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[7]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[7]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[12]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[12]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[14]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[14]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[17]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[17]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[19]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[19]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[20]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[20]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[31]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[31]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[1]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[7]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[12]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[12]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[17]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[18]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[18]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[19]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[19]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[21]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[21]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[22]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[22]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[23]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[23]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[26]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[26]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[29]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xposo[29]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|ypos[12]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|ypos[12]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|ypos[17]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|ypos[17]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[11]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[11]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[12]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[12]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[14]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[14]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[16]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[16]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[17]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[17]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[20]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[20]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[1]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[3]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[3]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|HBlank_out                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|HBlank_out~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|HSync_out                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|HSync_out~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[6]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[6]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[12]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[12]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[14]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[14]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[21]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[21]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[22]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[22]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[2]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[2]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[11]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[11]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[21]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[21]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[0]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[0]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[5]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[5]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[6]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[6]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[16]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[16]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[19]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[19]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[21]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[21]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[22]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[22]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[23]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[23]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[9]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[9]~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[12]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[12]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[14]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[14]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[1]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[1]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[12]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[12]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[0]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[0]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[2]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[2]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[4]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[4]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[5]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[5]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[8]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[8]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[18]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[18]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[22]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[22]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[8]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[8]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[14]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[14]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[22]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[22]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[3]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[3]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[19]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[19]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[9]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[9]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[14]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[14]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[18]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[18]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[22]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[22]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[11]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[11]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[22]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[22]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[5]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[5]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[6]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[6]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[13]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[13]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[14]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[14]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[20]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[20]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[3]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[3]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[9]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[9]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[11]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[11]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[14]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[14]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[2]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[11]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[11]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[19]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[19]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[20]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[20]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[4]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[4]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[7]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[7]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[6]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[6]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[9]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[9]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[13]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[13]~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[2]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[2]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[4]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[4]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[7]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[7]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[11]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[11]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[14]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[14]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[15]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[15]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[17]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[17]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[19]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[19]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[29]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[29]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[30]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[30]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[17]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[17]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[20]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[20]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[27]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[27]~DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_line[0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_line[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|vbo[2]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|vbo[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|btn_two_players                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|btn_two_players~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|_sizx                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|_sizx~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|loop[1]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|loop[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|loop[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|loop[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|nProc[6]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|nProc[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[4]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[4]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[5]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[5]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[6]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sx[6]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sy[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sy[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sy[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sy[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sy[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sy[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|credits[7]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|credits[7]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[2][2]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[2][2]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[4][0]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[4][0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[5][1]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[5][1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[6][0]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[6][0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[7][1]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[7][1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[7][3]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[7][3]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|pCSTART12[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|pCSTART12[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|pCSTART12[1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|pCSTART12[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[0]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[2]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[3]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[4]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|ot[4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_ALU_DONTCARE                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_ALU_DONTCARE~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_16OFF_DONTCARE0                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_16OFF_DONTCARE0~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_DOFF_DONTCARE1                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_DOFF_DONTCARE1~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_EXTIND_DONTCARE                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_EXTIND_DONTCARE~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IRQ_VECTOR_LO                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IRQ_VECTOR_LO~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_PSH_ACTION                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_PSH_ACTION~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_PUL_ACTION                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_PUL_ACTION~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_RTS_LO                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_RTS_LO~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_STOP                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_STOP~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Inst1[2]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Inst1[2]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[1]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|IntType.INTTYPE_SWI                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|IntType.INTTYPE_SWI~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|b[0]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|b[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|b[3]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|b[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|b[4]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|b[4]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|cc[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|cc[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|cc[6]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|cc[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|cc[7]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|cc[7]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|dp[2]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|dp[2]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[9]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[9]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[15]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[15]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|s[13]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|s[13]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[3]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[3]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[5]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[5]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[7]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[7]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[8]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[8]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|x[15]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|x[15]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_ALU_DONTCARE                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_ALU_DONTCARE~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_BRA_DONTCARE                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_BRA_DONTCARE~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_BSR_RETURNHIGH                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_BSR_RETURNHIGH~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_16OFFSET_LO                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_16OFFSET_LO~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_16OFF_DONTCARE3                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_IDX_16OFF_DONTCARE3~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_ST16_LO                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_ST16_LO~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_STOP3                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_STOP3~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|IRQLatched                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|IRQLatched~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst1[5]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst1[5]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[1]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[3]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[3]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[5]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[5]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|a[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|a[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|b[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|b[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|b[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|b[5]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|b[7]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|b[7]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|cc[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|cc[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|cc[6]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|cc[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|ea[0]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|ea[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|ea[10]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|ea[10]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|tmp[14]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|tmp[14]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[0]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[9]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[9]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|cmd[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|cmd[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[6]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[6]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[9]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[9]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[10]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_download                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_download~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[0]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[3]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[3]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[7]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_1[4]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|joystick_1[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[0]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[0]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[1]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[4]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[10]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[10]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[2]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[2]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[7]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[12]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[4]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[20]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[20]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[28]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[28]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[30]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[30]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[31]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[31]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[6]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[10]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[14]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[14]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[25]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[25]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[27]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[27]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[9]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[9]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[7]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[7]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[19]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[19]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[24]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[24]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[25]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[25]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[28]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[28]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|tno[3]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|tno[3]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; has_cmd                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; has_cmd~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hss[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hss[1]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|start                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|start~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|state.00                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|state.00~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; mcp23009:mcp23009|timeout[14]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|timeout[14]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM47                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~13_OTERM47DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM41                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~25_OTERM41DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM37                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~33_OTERM37DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM35                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~37_OTERM35DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM29                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~49_OTERM29DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM25                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~57_OTERM25DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                       ;                  ;                       ;
; osd:hdmi_osd|bcnt[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[8]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[11]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|deD~reg1                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|deD~reg1DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[14]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[20]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[20]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|has_cmd                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|has_cmd~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|infoh[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infoh[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infow[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infow[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[6]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                        ;                  ;                       ;
; osd:vga_osd|bcnt[2]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|bcnt[8]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[8]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|bcnt[10]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[10]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_cnt[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|hs_out                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|hs_out~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|infoh[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infoh[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoy[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infoy[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoy[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infoy[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoy[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infoy[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infoy[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infoy[7]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|nrdout1[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|nrdout1[20]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|nrdout1[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|nrdout1[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|pixcnt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[18]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|rdout[22]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|rdout[22]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|rot[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|rot[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|vs_out                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|vs_out~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE ;                  ;                       ;
; rack                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; rack~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                            ;                  ;                       ;
; scanlines:VGA_scanlines|vs1                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:VGA_scanlines|vs1~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[1]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[2]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[4]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[7]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[7]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[11]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[11]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[14]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[14]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[15]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[15]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[17]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[17]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[18]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[18]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[27]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[27]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_h|cnt[30]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_h|cnt[30]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[1]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[2]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[15]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[15]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[17]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[17]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[18]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[18]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[25]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[25]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[29]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[29]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_v|cnt[30]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|cnt[30]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:hdmi_sync_v|pos[9]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|pos[9]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sync_fix:hdmi_sync_v|pos[15]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:hdmi_sync_v|pos[15]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sync_fix:sync_h|cnt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[20]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[29]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[31]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|pos[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|pos[20]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[18]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|timeout[8]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[8]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sysmem_lite:sysmem|timeout[11]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[12]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[14]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[18]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[19]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[19]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[23]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[23]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                ;
+---------------------------------------+----------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                      ; Ignored Value           ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------+
; Location                              ;                ;              ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ; FRACTIONALPLL_X89_Y1_N0 ; QSF Assignment                 ;
; Fast Input Register                   ; sys_top        ;              ; SDRAM_DQ[*]                                                                                                                     ; ON                      ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                                                                                                     ; ON                      ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; SDRAM_*                                                                                                                         ; ON                      ; QSF Assignment                 ;
; Fast Output Enable Register           ; sys_top        ;              ; SDRAM_DQ[*]                                                                                                                     ; ON                      ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|*                                                                                      ; ON                      ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                                                                                                                   ; MAXIMUM CURRENT         ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                                                                                                                   ; 3.3-V LVTTL             ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                                                                                                                   ; ON                      ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 31670 ) ; 0.00 % ( 0 / 31670 )       ; 0.00 % ( 0 / 31670 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 31670 ) ; 0.00 % ( 0 / 31670 )       ; 0.00 % ( 0 / 31670 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 31632 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 38 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/output_files/Arcade-Druaga.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 11,385 / 41,910       ; 27 %  ;
; ALMs needed [=A-B+C]                                        ; 11,385                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 13,483 / 41,910       ; 32 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,257                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,582                 ;       ;
;         [c] ALMs used for registers                         ; 2,644                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,251 / 41,910        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 153 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 151                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,769 / 4,191         ; 42 %  ;
;     -- Logic LABs                                           ; 1,769                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 18,064                ;       ;
;     -- 7 input functions                                    ; 228                   ;       ;
;     -- 6 input functions                                    ; 3,692                 ;       ;
;     -- 5 input functions                                    ; 2,989                 ;       ;
;     -- 4 input functions                                    ; 3,022                 ;       ;
;     -- <=3 input functions                                  ; 8,133                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,680                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 12,628                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 11,801 / 83,820       ; 14 %  ;
;         -- Secondary logic registers                        ; 827 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 11,801                ;       ;
;         -- Routing optimization registers                   ; 827                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 29                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 288 / 553             ; 52 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,167,171 / 5,662,720 ; 38 %  ;
; Total block memory implementation bits                      ; 2,949,120 / 5,662,720 ; 52 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 30 / 112              ; 27 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 9                     ;       ;
;     -- Global clocks                                        ; 8 / 16                ; 50 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 11.9% / 12.1% / 11.1% ;       ;
; Peak interconnect usage (total/H/V)                         ; 26.9% / 28.2% / 30.9% ;       ;
; Maximum fan-out                                             ; 5713                  ;       ;
; Highest non-global fan-out                                  ; 1104                  ;       ;
; Total fan-out                                               ; 124649                ;       ;
; Average fan-out                                             ; 3.66                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 11385 / 41910 ( 27 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 11385                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 13483 / 41910 ( 32 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3257                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 7582                   ; 0                              ;
;         [c] ALMs used for registers                         ; 2644                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2251 / 41910 ( 5 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 153 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 151                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 1769 / 4191 ( 42 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1769                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 18064                  ; 0                              ;
;     -- 7 input functions                                    ; 228                    ; 0                              ;
;     -- 6 input functions                                    ; 3692                   ; 0                              ;
;     -- 5 input functions                                    ; 2989                   ; 0                              ;
;     -- 4 input functions                                    ; 3022                   ; 0                              ;
;     -- <=3 input functions                                  ; 8133                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2680                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 11801 / 83820 ( 14 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 827 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 11801                  ; 0                              ;
;         -- Routing optimization registers                   ; 827                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 141                    ; 4                              ;
; I/O registers                                               ; 27                     ; 2                              ;
; Total block memory bits                                     ; 2167171                ; 0                              ;
; Total block memory implementation bits                      ; 2949120                ; 0                              ;
; M10K block                                                  ; 288 / 553 ( 52 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 30 / 112 ( 26 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 9 / 116 ( 7 % )                ;
; Double data rate I/O output circuitry                       ; 27 / 400 ( 6 % )       ; 1 / 400 ( < 1 % )              ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 2 / 6 ( 33 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 2 / 6 ( 33 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 12335                  ; 252                            ;
;     -- Registered Input Connections                         ; 11580                  ; 0                              ;
;     -- Output Connections                                   ; 284                    ; 12303                          ;
;     -- Registered Output Connections                        ; 34                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 131319                 ; 12647                          ;
;     -- Registered Connections                               ; 66996                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 64                     ; 12555                          ;
;     -- hard_block:auto_generated_inst                       ; 12555                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 255                            ;
;     -- Output Ports                                         ; 97                     ; 249                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1227                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 172                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 2064                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                       ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hdmi_config:hdmi_config|i2c:i2c_av|SDO[3] ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]          ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)                   ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)                     ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)                     ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)                     ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                         ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~6 (inverted)                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; IO_SCL        ; Missing slew rate                    ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 400000 to 300000 Hz        ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 1081.25 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 40.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 73.988439 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                            ; 173                        ;
;     -- N Counter                                                                                                                            ; 8                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 49.147727 MHz              ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 22                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 11385.0 (435.8)      ; 13482.0 (545.6)                  ; 2249.5 (127.3)                                    ; 152.5 (17.6)                     ; 0.0 (0.0)            ; 18064 (677)         ; 12628 (735)               ; 29 (29)       ; 2167171           ; 288   ; 30         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 175.3 (175.3)        ; 290.5 (290.5)                    ; 115.7 (115.7)                                     ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 207 (207)           ; 521 (521)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 1631.1 (1626.8)      ; 2110.9 (2106.6)                  ; 495.8 (495.8)                                     ; 16.0 (16.0)                      ; 0.0 (0.0)            ; 2428 (2420)         ; 2731 (2725)               ; 0 (0)         ; 261336            ; 37    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_vuu:auto_generated|                                                       ; 4.3 (2.7)            ; 4.3 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                            ; shift_taps_vuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_ken1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_ken1:auto_generated                                                                                                                                             ; altsyncram_ken1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_95o1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated                                                                                                                                             ; altsyncram_95o1            ; work         ;
;       |altsyncram:pal_mem_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal_mem_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_s9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal_mem_rtl_0|altsyncram_s9j1:auto_generated                                                                                                                                              ; altsyncram_s9j1            ; work         ;
;    |aud_mix_top:audmix_l|                                                                      ; 42.2 (42.2)          ; 63.4 (63.4)                      ; 21.3 (21.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|aud_mix_top:audmix_l                                                                                                                                                                                             ; aud_mix_top                ; work         ;
;    |aud_mix_top:audmix_r|                                                                      ; 43.5 (43.5)          ; 64.4 (64.4)                      ; 20.9 (20.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|aud_mix_top:audmix_r                                                                                                                                                                                             ; aud_mix_top                ; work         ;
;    |audio_out:audio_out|                                                                       ; 426.7 (49.7)         ; 755.7 (50.2)                     ; 335.0 (0.5)                                       ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 799 (94)            ; 1307 (63)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |i2s:i2s|                                                                                ; 22.3 (22.3)          ; 33.3 (33.3)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |lpf_aud:lpf_l|                                                                          ; 153.5 (153.5)        ; 309.0 (309.0)                    ; 158.5 (158.5)                                     ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 301 (301)           ; 548 (548)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|lpf_aud:lpf_l                                                                                                                                                                                ; lpf_aud                    ; work         ;
;       |lpf_aud:lpf_r|                                                                          ; 153.5 (153.5)        ; 307.0 (307.0)                    ; 156.5 (156.5)                                     ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 301 (301)           ; 556 (556)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|lpf_aud:lpf_r                                                                                                                                                                                ; lpf_aud                    ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 28.2 (28.2)          ; 36.7 (36.7)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 24.5 (24.5)          ; 29.0 (29.0)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 23.3 (23.3)          ; 29.0 (29.0)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |emu:emu|                                                                                   ; 4934.5 (39.1)        ; 5645.9 (51.8)                    ; 807.9 (12.8)                                      ; 96.5 (0.0)                       ; 0.0 (0.0)            ; 7747 (74)           ; 3929 (51)                 ; 0 (0)         ; 1840096           ; 240   ; 1          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |HVGEN:hvgen|                                                                            ; 37.6 (37.6)          ; 43.7 (43.7)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|HVGEN:hvgen                                                                                                                                                                                              ; HVGEN                      ; work         ;
;       |arcade_rotate_fx:arcade_video|                                                          ; 999.7 (5.7)          ; 1301.9 (6.3)                     ; 309.3 (0.7)                                       ; 7.1 (0.0)                        ; 0.0 (0.0)            ; 1560 (15)           ; 1956 (1)                  ; 0 (0)         ; 1108416           ; 143   ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video                                                                                                                                                                            ; arcade_rotate_fx           ; work         ;
;          |arcade_vga:vga|                                                                      ; 80.2 (5.4)           ; 112.7 (7.0)                      ; 32.4 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (4)             ; 233 (17)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga                                                                                                                                                             ; arcade_vga                 ; work         ;
;             |sync_fix:sync_h|                                                                  ; 37.5 (37.5)          ; 53.5 (53.5)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h                                                                                                                                             ; sync_fix                   ; work         ;
;             |sync_fix:sync_v|                                                                  ; 37.3 (37.3)          ; 52.2 (52.2)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v                                                                                                                                             ; sync_fix                   ; work         ;
;          |screen_rotate:rotator|                                                               ; 227.8 (170.5)        ; 245.5 (186.3)                    ; 17.7 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 392 (312)           ; 330 (326)                 ; 0 (0)         ; 1032192           ; 128   ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator                                                                                                                                                      ; screen_rotate              ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 57.3 (0.0)           ; 59.2 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 4 (0)                     ; 0 (0)         ; 1032192           ; 128   ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0                                                                                                                                 ; altsyncram                 ; work         ;
;                |altsyncram_c0j1:auto_generated|                                                ; 57.3 (1.3)           ; 59.2 (2.0)                       ; 1.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 4 (4)                     ; 0 (0)         ; 1032192           ; 128   ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated                                                                                                  ; altsyncram_c0j1            ; work         ;
;                   |decode_m2a:rden_decode_b|                                                   ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b                                                                         ; decode_m2a                 ; work         ;
;                   |decode_tma:decode2|                                                         ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2                                                                               ; decode_tma                 ; work         ;
;                   |mux_dhb:mux3|                                                               ; 36.0 (36.0)          ; 37.3 (37.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|mux_dhb:mux3                                                                                     ; mux_dhb                    ; work         ;
;          |video_mixer:video_mixer|                                                             ; 686.0 (15.7)         ; 937.4 (23.3)                     ; 258.5 (7.8)                                       ; 7.1 (0.1)                        ; 0.0 (0.0)            ; 1008 (30)           ; 1392 (28)                 ; 0 (0)         ; 76224             ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer                                                                                                                                                    ; video_mixer                ; work         ;
;             |gamma_corr:gamma|                                                                 ; 17.8 (17.8)          ; 32.4 (32.4)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 70 (70)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                   ; gamma_corr                 ; work         ;
;                |altsyncram:gamma_curve_rtl_0|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_4ni1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated                                                                       ; altsyncram_4ni1            ; work         ;
;             |scandoubler:sd|                                                                   ; 652.6 (122.9)        ; 881.7 (167.8)                    ; 236.1 (44.9)                                      ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 969 (218)           ; 1294 (294)                ; 0 (0)         ; 70080             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd                                                                                                                                     ; scandoubler                ; work         ;
;                |Hq2x:Hq2x|                                                                     ; 529.7 (193.0)        ; 713.8 (336.8)                    ; 191.2 (146.4)                                     ; 7.0 (2.5)                        ; 0.0 (0.0)            ; 751 (178)           ; 1000 (639)                ; 0 (0)         ; 70080             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                           ; Hq2x                       ; work         ;
;                   |Blend:blender|                                                              ; 270.7 (239.9)        ; 309.6 (278.3)                    ; 43.4 (42.9)                                       ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 432 (360)           ; 361 (361)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                             ; Blend                      ; work         ;
;                      |DiffCheck:diff_checker|                                                  ; 30.8 (30.8)          ; 31.3 (31.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                      ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck0|                                                       ; 34.2 (34.2)          ; 34.2 (34.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                      ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck1|                                                       ; 29.7 (29.7)          ; 32.4 (32.4)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                      ; DiffCheck                  ; work         ;
;                   |hq2x_buf:hq2x_out|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 56064             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                         ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 56064             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                    ; altsyncram                 ; work         ;
;                         |altsyncram_2an1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 56064             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated                                                     ; altsyncram_2an1            ; work         ;
;                   |hq2x_in:hq2x_in|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 14016             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                           ; hq2x_in                    ; work         ;
;                      |hq2x_buf:buf0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7008              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                             ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7008              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                        ; altsyncram                 ; work         ;
;                            |altsyncram_o6n1:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7008              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_o6n1:auto_generated                                         ; altsyncram_o6n1            ; work         ;
;                      |hq2x_buf:buf1|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7008              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                             ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7008              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                        ; altsyncram                 ; work         ;
;                            |altsyncram_o6n1:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7008              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_o6n1:auto_generated                                         ; altsyncram_o6n1            ; work         ;
;       |fpga_druaga:GameCore|                                                                   ; 3473.0 (1.0)         ; 3794.8 (1.2)                     ; 408.7 (0.2)                                       ; 87.0 (0.0)                       ; 0.0 (0.0)            ; 5438 (3)            ; 1174 (0)                  ; 0 (0)         ; 731680            ; 97    ; 1          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore                                                                                                                                                                                     ; fpga_druaga                ; work         ;
;          |CLKGEN:cgen|                                                                         ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|CLKGEN:cgen                                                                                                                                                                         ; CLKGEN                     ; work         ;
;          |DLROM:wsgwv|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DLROM:wsgwv                                                                                                                                                                         ; DLROM                      ; work         ;
;             |altsyncram:core_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DLROM:wsgwv|altsyncram:core_rtl_0                                                                                                                                                   ; altsyncram                 ; work         ;
;                |altsyncram_o6j1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DLROM:wsgwv|altsyncram:core_rtl_0|altsyncram_o6j1:auto_generated                                                                                                                    ; altsyncram_o6j1            ; work         ;
;          |DRUAGA_VIDEO:video|                                                                  ; 140.1 (40.6)         ; 156.1 (42.6)                     ; 16.7 (2.3)                                        ; 0.7 (0.3)                        ; 0.0 (0.0)            ; 247 (73)            ; 93 (17)                   ; 0 (0)         ; 304384            ; 41    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video                                                                                                                                                                  ; DRUAGA_VIDEO               ; work         ;
;             |DLROM:bgchr|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:bgchr                                                                                                                                                      ; DLROM                      ; work         ;
;                |altsyncram:core_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:bgchr|altsyncram:core_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_s9n1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:bgchr|altsyncram:core_rtl_0|altsyncram_s9n1:auto_generated                                                                                                 ; altsyncram_s9n1            ; work         ;
;             |DLROM:clut0|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:clut0                                                                                                                                                      ; DLROM                      ; work         ;
;                |altsyncram:core_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:clut0|altsyncram:core_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_i3n1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:clut0|altsyncram:core_rtl_0|altsyncram_i3n1:auto_generated                                                                                                 ; altsyncram_i3n1            ; work         ;
;             |DLROM:palet|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:palet                                                                                                                                                      ; DLROM                      ; work         ;
;                |altsyncram:core_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:palet|altsyncram:core_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_a3j1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:palet|altsyncram:core_rtl_0|altsyncram_a3j1:auto_generated                                                                                                 ; altsyncram_a3j1            ; work         ;
;             |DRUAGA_SPRITE:spr|                                                                ; 99.5 (71.3)          ; 113.5 (82.8)                     ; 14.5 (11.7)                                       ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 174 (115)           ; 76 (74)                   ; 0 (0)         ; 270336            ; 35    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr                                                                                                                                                ; DRUAGA_SPRITE              ; work         ;
;                |DLROM:clut1|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:clut1                                                                                                                                    ; DLROM                      ; work         ;
;                   |altsyncram:core_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:clut1|altsyncram:core_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_o8n1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:clut1|altsyncram:core_rtl_0|altsyncram_o8n1:auto_generated                                                                               ; altsyncram_o8n1            ; work         ;
;                |DLROM:spch0|                                                                   ; 2.1 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0                                                                                                                                    ; DLROM                      ; work         ;
;                   |altsyncram:core_rtl_0|                                                      ; 2.1 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0|altsyncram:core_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_6dn1:auto_generated|                                          ; 2.1 (0.4)            ; 2.2 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated                                                                               ; altsyncram_6dn1            ; work         ;
;                         |decode_5la:decode2|                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                                                            ; decode_5la                 ; work         ;
;                         |mux_lfb:mux3|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                                                                  ; mux_lfb                    ; work         ;
;                |DLROM:spch1|                                                                   ; 4.7 (0.0)            ; 5.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1                                                                                                                                    ; DLROM                      ; work         ;
;                   |altsyncram:core_rtl_0|                                                      ; 4.7 (0.0)            ; 5.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1|altsyncram:core_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_6dn1:auto_generated|                                          ; 4.7 (0.4)            ; 5.5 (0.5)                        ; 1.0 (0.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated                                                                               ; altsyncram_6dn1            ; work         ;
;                         |decode_5la:decode2|                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                                                            ; decode_5la                 ; work         ;
;                         |mux_lfb:mux3|                                                         ; 3.9 (3.9)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                                                                  ; mux_lfb                    ; work         ;
;                |LINEBUF_DOUBLE:linebuf|                                                        ; 21.3 (21.3)          ; 23.0 (23.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf                                                                                                                         ; LINEBUF_DOUBLE             ; work         ;
;                   |LBUF512:buf0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf0                                                                                                            ; LBUF512                    ; work         ;
;                      |DPRAM512_4:ramcore|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf0|DPRAM512_4:ramcore                                                                                         ; DPRAM512_4                 ; work         ;
;                         |altsyncram:altsyncram_component|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf0|DPRAM512_4:ramcore|altsyncram:altsyncram_component                                                         ; altsyncram                 ; work         ;
;                            |altsyncram_o512:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf0|DPRAM512_4:ramcore|altsyncram:altsyncram_component|altsyncram_o512:auto_generated                          ; altsyncram_o512            ; work         ;
;                   |LBUF512:buf1|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf1                                                                                                            ; LBUF512                    ; work         ;
;                      |DPRAM512_4:ramcore|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf1|DPRAM512_4:ramcore                                                                                         ; DPRAM512_4                 ; work         ;
;                         |altsyncram:altsyncram_component|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf1|DPRAM512_4:ramcore|altsyncram:altsyncram_component                                                         ; altsyncram                 ; work         ;
;                            |altsyncram_o512:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf1|DPRAM512_4:ramcore|altsyncram:altsyncram_component|altsyncram_o512:auto_generated                          ; altsyncram_o512            ; work         ;
;          |IOCTRL:ioctrl|                                                                       ; 333.5 (323.2)        ; 400.8 (391.5)                    ; 67.8 (68.8)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 470 (449)           ; 284 (284)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl                                                                                                                                                                       ; IOCTRL                     ; work         ;
;             |BCDCONV:creditsBCD|                                                               ; 9.3 (0.0)            ; 9.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|BCDCONV:creditsBCD                                                                                                                                                    ; BCDCONV                    ; work         ;
;                |add3:m1|                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|BCDCONV:creditsBCD|add3:m1                                                                                                                                            ; add3                       ; work         ;
;                |add3:m2|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|BCDCONV:creditsBCD|add3:m2                                                                                                                                            ; add3                       ; work         ;
;                |add3:m3|                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|BCDCONV:creditsBCD|add3:m3                                                                                                                                            ; add3                       ; work         ;
;                |add3:m4|                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|BCDCONV:creditsBCD|add3:m4                                                                                                                                            ; add3                       ; work         ;
;                |add3:m5|                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|BCDCONV:creditsBCD|add3:m5                                                                                                                                            ; add3                       ; work         ;
;                |add3:m7|                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|BCDCONV:creditsBCD|add3:m7                                                                                                                                            ; add3                       ; work         ;
;          |MEMS:mems|                                                                           ; 91.0 (76.6)          ; 93.2 (78.0)                      ; 4.6 (3.0)                                         ; 2.4 (1.6)                        ; 0.0 (0.0)            ; 114 (97)            ; 2 (0)                     ; 0 (0)         ; 425984            ; 52    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems                                                                                                                                                                           ; MEMS                       ; work         ;
;             |DLROM:mcpui|                                                                      ; 14.4 (0.0)           ; 15.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui                                                                                                                                                               ; DLROM                      ; work         ;
;                |altsyncram:core_rtl_0|                                                         ; 14.4 (0.0)           ; 15.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0                                                                                                                                         ; altsyncram                 ; work         ;
;                   |altsyncram_mgj1:auto_generated|                                             ; 14.4 (0.7)           ; 15.2 (1.0)                       ; 1.6 (0.4)                                         ; 0.8 (0.2)                        ; 0.0 (0.0)            ; 17 (0)              ; 2 (2)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated                                                                                                          ; altsyncram_mgj1            ; work         ;
;                      |decode_11a:rden_decode_b|                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_11a:rden_decode_b                                                                                 ; decode_11a                 ; work         ;
;                      |decode_8la:decode2|                                                      ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_8la:decode2                                                                                       ; decode_8la                 ; work         ;
;                      |mux_ofb:mux3|                                                            ; 7.8 (7.8)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|mux_ofb:mux3                                                                                             ; mux_ofb                    ; work         ;
;             |DLROM:scpui|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:scpui                                                                                                                                                               ; DLROM                      ; work         ;
;                |altsyncram:core_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:scpui|altsyncram:core_rtl_0                                                                                                                                         ; altsyncram                 ; work         ;
;                   |altsyncram_6dj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:scpui|altsyncram:core_rtl_0|altsyncram_6dj1:auto_generated                                                                                                          ; altsyncram_6dj1            ; work         ;
;             |DPRAM_2048:share_ram|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048:share_ram                                                                                                                                                      ; DPRAM_2048                 ; work         ;
;                |DPRAM2K_8:ramcore|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048:share_ram|DPRAM2K_8:ramcore                                                                                                                                    ; DPRAM2K_8                  ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048:share_ram|DPRAM2K_8:ramcore|altsyncram:altsyncram_component                                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_p7k2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048:share_ram|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated                                                                     ; altsyncram_p7k2            ; work         ;
;             |DPRAM_2048V:main_ram0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram0                                                                                                                                                     ; DPRAM_2048V                ; work         ;
;                |DPRAM2K_8:ramcore|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram0|DPRAM2K_8:ramcore                                                                                                                                   ; DPRAM2K_8                  ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram0|DPRAM2K_8:ramcore|altsyncram:altsyncram_component                                                                                                   ; altsyncram                 ; work         ;
;                      |altsyncram_p7k2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram0|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated                                                                    ; altsyncram_p7k2            ; work         ;
;             |DPRAM_2048V:main_ram1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram1                                                                                                                                                     ; DPRAM_2048V                ; work         ;
;                |DPRAM2K_8:ramcore|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram1|DPRAM2K_8:ramcore                                                                                                                                   ; DPRAM2K_8                  ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram1|DPRAM2K_8:ramcore|altsyncram:altsyncram_component                                                                                                   ; altsyncram                 ; work         ;
;                      |altsyncram_p7k2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram1|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated                                                                    ; altsyncram_p7k2            ; work         ;
;             |DPRAM_2048V:main_ram2|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram2                                                                                                                                                     ; DPRAM_2048V                ; work         ;
;                |DPRAM2K_8:ramcore|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram2|DPRAM2K_8:ramcore                                                                                                                                   ; DPRAM2K_8                  ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram2|DPRAM2K_8:ramcore|altsyncram:altsyncram_component                                                                                                   ; altsyncram                 ; work         ;
;                      |altsyncram_p7k2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram2|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated                                                                    ; altsyncram_p7k2            ; work         ;
;             |DPRAM_2048V:main_ram3|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram3                                                                                                                                                     ; DPRAM_2048V                ; work         ;
;                |DPRAM2K_8:ramcore|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram3|DPRAM2K_8:ramcore                                                                                                                                   ; DPRAM2K_8                  ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram3|DPRAM2K_8:ramcore|altsyncram:altsyncram_component                                                                                                   ; altsyncram                 ; work         ;
;                      |altsyncram_p7k2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram3|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated                                                                    ; altsyncram_p7k2            ; work         ;
;             |DPRAM_2048V:main_ram4|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram4                                                                                                                                                     ; DPRAM_2048V                ; work         ;
;                |DPRAM2K_8:ramcore|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram4|DPRAM2K_8:ramcore                                                                                                                                   ; DPRAM2K_8                  ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram4|DPRAM2K_8:ramcore|altsyncram:altsyncram_component                                                                                                   ; altsyncram                 ; work         ;
;                      |altsyncram_p7k2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram4|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated                                                                    ; altsyncram_p7k2            ; work         ;
;          |REGS:regs|                                                                           ; 20.9 (20.9)          ; 28.2 (28.2)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|REGS:regs                                                                                                                                                                           ; REGS                       ; work         ;
;          |WSG_8CH:wsg|                                                                         ; 84.2 (84.2)          ; 121.0 (121.0)                    ; 41.3 (41.3)                                       ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 121 (121)           ; 156 (156)                 ; 0 (0)         ; 288               ; 3     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg                                                                                                                                                                         ; WSG_8CH                    ; work         ;
;             |altsyncram:c_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:c_rtl_0                                                                                                                                                      ; altsyncram                 ; work         ;
;                |altsyncram_2gi1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:c_rtl_0|altsyncram_2gi1:auto_generated                                                                                                                       ; altsyncram_2gi1            ; work         ;
;             |altsyncram:fl_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:fl_rtl_0                                                                                                                                                     ; altsyncram                 ; work         ;
;                |altsyncram_d0j1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:fl_rtl_0|altsyncram_d0j1:auto_generated                                                                                                                      ; altsyncram_d0j1            ; work         ;
;             |altsyncram:fm_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:fm_rtl_0                                                                                                                                                     ; altsyncram                 ; work         ;
;                |altsyncram_d0j1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:fm_rtl_0|altsyncram_d0j1:auto_generated                                                                                                                      ; altsyncram_d0j1            ; work         ;
;          |cpucore:main_cpu|                                                                    ; 1418.0 (0.0)         ; 1511.3 (0.0)                     ; 133.8 (0.0)                                       ; 40.5 (0.0)                       ; 0.0 (0.0)            ; 2262 (0)            ; 315 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|cpucore:main_cpu                                                                                                                                                                    ; cpucore                    ; work         ;
;             |mc6809:cpu|                                                                       ; 1418.0 (2.0)         ; 1511.3 (4.0)                     ; 133.8 (2.0)                                       ; 40.5 (0.0)                       ; 0.0 (0.0)            ; 2262 (4)            ; 315 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu                                                                                                                                                         ; mc6809                     ; work         ;
;                |mc6809i:cpucore|                                                               ; 1416.0 (1416.0)      ; 1507.3 (1507.3)                  ; 131.8 (131.8)                                     ; 40.5 (40.5)                      ; 0.0 (0.0)            ; 2258 (2258)         ; 311 (311)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore                                                                                                                                         ; mc6809i                    ; work         ;
;          |cpucore:sub_cpu|                                                                     ; 1382.6 (0.0)         ; 1480.7 (0.0)                     ; 136.3 (0.0)                                       ; 38.3 (0.0)                       ; 0.0 (0.0)            ; 2190 (0)            ; 308 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu                                                                                                                                                                     ; cpucore                    ; work         ;
;             |mc6809:cpu|                                                                       ; 1382.6 (2.3)         ; 1480.7 (3.6)                     ; 136.3 (1.3)                                       ; 38.3 (0.0)                       ; 0.0 (0.0)            ; 2190 (4)            ; 308 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu                                                                                                                                                          ; mc6809                     ; work         ;
;                |mc6809i:cpucore|                                                               ; 1380.3 (1380.3)      ; 1477.1 (1477.1)                  ; 135.1 (135.1)                                     ; 38.3 (38.3)                      ; 0.0 (0.0)            ; 2186 (2186)         ; 304 (304)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore                                                                                                                                          ; mc6809i                    ; work         ;
;       |hps_io:hps_io|                                                                          ; 384.8 (194.9)        ; 453.1 (247.3)                    ; 70.8 (53.3)                                       ; 2.5 (0.9)                        ; 0.0 (0.0)            ; 610 (318)           ; 715 (240)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |video_calc:video_calc|                                                               ; 190.0 (190.0)        ; 205.8 (205.8)                    ; 17.5 (17.5)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 292 (292)           ; 475 (475)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |pll:pll|                                                                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;    |fbpal:fbpal|                                                                               ; 51.0 (51.0)          ; 70.5 (70.5)                      ; 19.5 (19.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|fbpal:fbpal                                                                                                                                                                                                      ; fbpal                      ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 145.0 (88.7)         ; 146.3 (90.0)                     ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 223 (134)           ; 76 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 56.3 (56.3)          ; 56.3 (56.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (89)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |lpm_divide:Div0|                                                                           ; 165.3 (0.0)          ; 165.5 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 331 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0                                                                                                                                                                                                  ; lpm_divide                 ; work         ;
;       |lpm_divide_jbm:auto_generated|                                                          ; 165.3 (0.0)          ; 165.5 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 331 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_jbm:auto_generated                                                                                                                                                                    ; lpm_divide_jbm             ; work         ;
;          |sign_div_unsign_plh:divider|                                                         ; 165.3 (0.0)          ; 165.5 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 331 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                        ; sign_div_unsign_plh        ; work         ;
;             |alt_u_div_ove:divider|                                                            ; 165.3 (165.3)        ; 165.5 (165.5)                    ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 331 (331)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                  ; alt_u_div_ove              ; work         ;
;    |lpm_divide:Div1|                                                                           ; 165.2 (0.0)          ; 166.0 (0.0)                      ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 332 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1                                                                                                                                                                                                  ; lpm_divide                 ; work         ;
;       |lpm_divide_jbm:auto_generated|                                                          ; 165.2 (0.0)          ; 166.0 (0.0)                      ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 332 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_jbm:auto_generated                                                                                                                                                                    ; lpm_divide_jbm             ; work         ;
;          |sign_div_unsign_plh:divider|                                                         ; 165.2 (0.0)          ; 166.0 (0.0)                      ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 332 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                        ; sign_div_unsign_plh        ; work         ;
;             |alt_u_div_ove:divider|                                                            ; 165.2 (165.2)        ; 166.0 (166.0)                    ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 332 (332)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                  ; alt_u_div_ove              ; work         ;
;    |lpm_divide:Div2|                                                                           ; 169.7 (0.0)          ; 169.8 (0.0)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 349 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div2                                                                                                                                                                                                  ; lpm_divide                 ; work         ;
;       |lpm_divide_jbm:auto_generated|                                                          ; 169.7 (0.0)          ; 169.8 (0.0)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 349 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div2|lpm_divide_jbm:auto_generated                                                                                                                                                                    ; lpm_divide_jbm             ; work         ;
;          |sign_div_unsign_plh:divider|                                                         ; 169.7 (0.0)          ; 169.8 (0.0)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 349 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                        ; sign_div_unsign_plh        ; work         ;
;             |alt_u_div_ove:divider|                                                            ; 169.7 (169.7)        ; 169.8 (169.8)                    ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 349 (349)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                  ; alt_u_div_ove              ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 90.7 (28.3)          ; 92.7 (28.6)                      ; 2.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (55)            ; 106 (44)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 62.4 (62.4)          ; 64.1 (64.1)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 513.6 (510.3)        ; 547.3 (543.3)                    ; 33.7 (33.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 845 (838)           ; 496 (491)                 ; 0 (0)         ; 32843             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                             ; 3.3 (0.0)            ; 4.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.3 (0.8)            ; 4.0 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                            ; shift_taps_uuu             ; work         ;
;             |altsyncram_kr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|altsyncram_kr91:altsyncram4                                                                                                                ; altsyncram_kr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 484.3 (481.3)        ; 521.9 (518.8)                    ; 39.6 (39.4)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 797 (791)           ; 557 (552)                 ; 0 (0)         ; 32800             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altshift_taps:rdout3_rtl_0|                                                             ; 3.0 (0.0)            ; 3.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                             ; shift_taps_ftu             ; work         ;
;             |altsyncram_no91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4                                                                                                                 ; altsyncram_no91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|cntr_phf:cntr1                                                                                                                              ; cntr_phf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_0nl1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated                                                                                                                                           ; altsyncram_0nl1            ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 961.7 (0.0)          ; 1050.0 (0.0)                     ; 96.5 (0.0)                                        ; 8.2 (0.0)                        ; 0.0 (0.0)            ; 1455 (0)            ; 636 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 961.7 (0.0)          ; 1050.0 (0.0)                     ; 96.5 (0.0)                                        ; 8.2 (0.0)                        ; 0.0 (0.0)            ; 1455 (0)            ; 636 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 961.7 (811.6)        ; 1050.0 (889.5)                   ; 96.5 (85.6)                                       ; 8.2 (7.7)                        ; 0.0 (0.0)            ; 1455 (1196)         ; 636 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 91.9 (91.9)          ; 96.7 (96.7)                      ; 5.2 (5.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 151 (151)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 38.8 (35.5)          ; 43.3 (38.3)                      ; 4.5 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (69)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 5.8 (5.8)            ; 7.0 (7.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 523.2 (523.2)        ; 567.1 (567.1)                    ; 47.7 (47.7)                                       ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 781 (781)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 37.8 (34.8)          ; 40.3 (37.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 16 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                 ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 43.1 (43.1)          ; 50.2 (50.2)                      ; 7.4 (7.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 56 (56)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;    |sync_fix:hdmi_sync_h|                                                                      ; 36.2 (36.2)          ; 52.8 (52.8)                      ; 16.5 (16.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:hdmi_sync_h                                                                                                                                                                                             ; sync_fix                   ; work         ;
;    |sync_fix:hdmi_sync_v|                                                                      ; 36.8 (36.8)          ; 51.7 (51.7)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:hdmi_sync_v                                                                                                                                                                                             ; sync_fix                   ; work         ;
;    |sync_fix:sync_h|                                                                           ; 38.0 (38.0)          ; 52.8 (52.8)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 37.1 (37.1)          ; 53.8 (53.8)                      ; 16.7 (16.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 21.5 (21.0)          ; 21.5 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (42)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 124.2 (124.2)        ; 124.0 (124.0)                    ; 1.3 (1.3)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 233 (233)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_I2C_SCL  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                     ;                   ;         ;
; ADC_SDO                                         ;                   ;         ;
; SW[2]                                           ;                   ;         ;
; HDMI_I2C_SDA                                    ;                   ;         ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~1 ; 0                 ; 0       ;
; SDCD_SPDIF                                      ;                   ;         ;
; USER_IO[2]                                      ;                   ;         ;
; USER_IO[4]                                      ;                   ;         ;
; USER_IO[5]                                      ;                   ;         ;
; IO_SDA                                          ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3     ; 0                 ; 0       ;
; VGA_HS                                          ;                   ;         ;
; SDRAM_DQ[0]                                     ;                   ;         ;
; SDRAM_DQ[1]                                     ;                   ;         ;
; SDRAM_DQ[2]                                     ;                   ;         ;
; SDRAM_DQ[3]                                     ;                   ;         ;
; SDRAM_DQ[4]                                     ;                   ;         ;
; SDRAM_DQ[5]                                     ;                   ;         ;
; SDRAM_DQ[6]                                     ;                   ;         ;
; SDRAM_DQ[7]                                     ;                   ;         ;
; SDRAM_DQ[8]                                     ;                   ;         ;
; SDRAM_DQ[9]                                     ;                   ;         ;
; SDRAM_DQ[10]                                    ;                   ;         ;
; SDRAM_DQ[11]                                    ;                   ;         ;
; SDRAM_DQ[12]                                    ;                   ;         ;
; SDRAM_DQ[13]                                    ;                   ;         ;
; SDRAM_DQ[14]                                    ;                   ;         ;
; SDRAM_DQ[15]                                    ;                   ;         ;
; SDIO_DAT[0]                                     ;                   ;         ;
; SDIO_DAT[1]                                     ;                   ;         ;
; SDIO_DAT[2]                                     ;                   ;         ;
; SDIO_DAT[3]                                     ;                   ;         ;
; SDIO_CMD                                        ;                   ;         ;
; USER_IO[0]                                      ;                   ;         ;
; USER_IO[1]                                      ;                   ;         ;
; USER_IO[3]                                      ;                   ;         ;
; USER_IO[6]                                      ;                   ;         ;
; SW[3]                                           ;                   ;         ;
;      - AUDIO_L~output                           ; 0                 ; 0       ;
;      - AUDIO_R~output                           ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                       ; 0                 ; 0       ;
;      - LED_POWER~output                         ; 0                 ; 0       ;
;      - comb~17                                  ; 0                 ; 0       ;
;      - VGA_R~6                                  ; 0                 ; 0       ;
;      - LED_USER~1                               ; 0                 ; 0       ;
;      - LED_HDD~1                                ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                             ; 0                 ; 0       ;
; FPGA_CLK3_50                                    ;                   ;         ;
; BTN_RESET                                       ;                   ;         ;
;      - btn_r                                    ; 1                 ; 0       ;
; FPGA_CLK1_50                                    ;                   ;         ;
; VGA_EN                                          ;                   ;         ;
;      - VGA_R~6                                  ; 0                 ; 0       ;
;      - SD_SPI_CS~1                              ; 0                 ; 0       ;
; SW[0]                                           ;                   ;         ;
;      - AUDIO_L~1                                ; 1                 ; 0       ;
;      - AUDIO_R~1                                ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                            ; 1                 ; 0       ;
; FPGA_CLK2_50                                    ;                   ;         ;
; HDMI_TX_INT                                     ;                   ;         ;
;      - comb~70                                  ; 1                 ; 0       ;
; SW[1]                                           ;                   ;         ;
;      - USER_IO~14                               ; 0                 ; 0       ;
;      - USER_IO~15                               ; 0                 ; 0       ;
;      - USER_IO~16                               ; 0                 ; 0       ;
; BTN_OSD                                         ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; KEY[0]                                          ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; BTN_USER                                        ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
; KEY[1]                                          ;                   ;         ;
;      - deb_user~0                               ; 0                 ; 0       ;
+-------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder1~1                                                                                                                                                                                              ; LABCELL_X36_Y42_N30                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~10                                                                                                                                                                                             ; LABCELL_X36_Y42_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~11                                                                                                                                                                                             ; LABCELL_X36_Y42_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~12                                                                                                                                                                                             ; LABCELL_X36_Y42_N18                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~13                                                                                                                                                                                             ; LABCELL_X36_Y42_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~14                                                                                                                                                                                             ; LABCELL_X36_Y42_N24                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~3                                                                                                                                                                                              ; LABCELL_X36_Y42_N21                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~5                                                                                                                                                                                              ; LABCELL_X36_Y42_N33                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~9                                                                                                                                                                                              ; LABCELL_X36_Y42_N0                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder2~0                                                                                                                                                                                              ; LABCELL_X40_Y42_N51                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X35_Y54_N26                               ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1226    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 171     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK3_50                                                                                                                                                                                            ; PIN_E11                                      ; 2062    ; Clock                                 ; yes    ; Global Clock         ; GCLK12           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~1                                                                                                                                                                                                ; LABCELL_X35_Y44_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~1                                                                                                                                                                                             ; LABCELL_X36_Y42_N9                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[0]~1                                                                                                                                                                                                ; LABCELL_X35_Y42_N33                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~1                                                                                                                                                                                                 ; LABCELL_X35_Y42_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; LABCELL_X60_Y3_N12                           ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                             ; LABCELL_X46_Y19_N24                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 9       ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~3                                                                                                                                                                                                ; LABCELL_X35_Y44_N15                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[0]~1                                                                                                                                                                                                ; LABCELL_X35_Y42_N0                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~6                                                                                                                                                                                                 ; LABCELL_X68_Y1_N12                           ; 20      ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X37_Y42_N57                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[0]~2                                                                                                                                                                                                 ; LABCELL_X35_Y42_N15                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~1                                                                                                                                                                                              ; LABCELL_X36_Y42_N6                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; LABCELL_X60_Y3_N30                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_data[23]~0                                                                                                                                                                                          ; LABCELL_X24_Y12_N21                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X24_Y12_N53                               ; 47      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~1                                                                                                                                                                                    ; LABCELL_X48_Y72_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~10                                                                                                                                                                                   ; LABCELL_X48_Y72_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~11                                                                                                                                                                                   ; LABCELL_X48_Y72_N45                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~12                                                                                                                                                                                   ; LABCELL_X48_Y72_N57                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~13                                                                                                                                                                                   ; LABCELL_X48_Y72_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~14                                                                                                                                                                                   ; LABCELL_X48_Y72_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~15                                                                                                                                                                                   ; LABCELL_X48_Y72_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~3                                                                                                                                                                                    ; LABCELL_X48_Y72_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~5                                                                                                                                                                                    ; LABCELL_X48_Y72_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~7                                                                                                                                                                                    ; LABCELL_X48_Y72_N27                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~8                                                                                                                                                                                    ; LABCELL_X48_Y72_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Decoder0~9                                                                                                                                                                                    ; LABCELL_X48_Y72_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan1~2                                                                                                                                                                                   ; MLABCELL_X47_Y51_N45                         ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|always1~0                                                                                                                                                                                     ; LABCELL_X45_Y72_N39                          ; 89      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|always2~1                                                                                                                                                                                     ; LABCELL_X46_Y56_N42                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|always2~2                                                                                                                                                                                     ; LABCELL_X50_Y58_N9                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[25]~1                                                                                                                                                                                ; MLABCELL_X47_Y64_N3                          ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[25]~13                                                                                                                                                                               ; MLABCELL_X47_Y64_N12                         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|got_first                                                                                                                                                                                     ; FF_X47_Y64_N56                               ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ud~1                                                                                                                                                                                          ; MLABCELL_X47_Y64_N36                         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; LABCELL_X40_Y41_N51                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always3~0                                                                                                                                                                                               ; MLABCELL_X39_Y43_N6                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always4~0                                                                                                                                                                                               ; LABCELL_X24_Y8_N33                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always7~0                                                                                                                                                                                               ; LABCELL_X24_Y8_N27                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always7~1                                                                                                                                                                                               ; LABCELL_X24_Y12_N36                          ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always8~0                                                                                                                                                                                               ; LABCELL_X46_Y19_N15                          ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add153~9                                                                                                                                                                                    ; MLABCELL_X21_Y55_N51                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add154~9                                                                                                                                                                                    ; LABCELL_X19_Y63_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add155~9                                                                                                                                                                                    ; LABCELL_X19_Y59_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add209~9                                                                                                                                                                                    ; MLABCELL_X21_Y49_N51                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add210~9                                                                                                                                                                                    ; LABCELL_X19_Y53_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add211~9                                                                                                                                                                                    ; LABCELL_X31_Y51_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; LABCELL_X36_Y63_N57                          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add97~1                                                                                                                                                                                     ; LABCELL_X40_Y54_N45                          ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; LABCELL_X33_Y51_N33                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; LABCELL_X33_Y51_N57                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; LABCELL_X33_Y51_N27                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; LABCELL_X33_Y51_N15                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~0                                                                                                                                                                                   ; LABCELL_X37_Y65_N39                          ; 43      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal33~4                                                                                                                                                                                   ; MLABCELL_X39_Y47_N36                         ; 47      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; LABCELL_X36_Y65_N51                          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~2                                                                                                                                                                                      ; MLABCELL_X39_Y65_N45                         ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~3                                                                                                                                                                                      ; LABCELL_X37_Y65_N12                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Mux422~0                                                                                                                                                                                    ; LABCELL_X36_Y60_N54                          ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[27]~0                                                                                                                                                                           ; LABCELL_X46_Y60_N0                           ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X47_Y56_N17                               ; 55      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[4]~0                                                                                                                                                                          ; LABCELL_X45_Y58_N21                          ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; LABCELL_X46_Y60_N54                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; LABCELL_X45_Y58_N45                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X47_Y59_N8                                ; 178     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X46_Y60_N50                               ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                ; LABCELL_X45_Y58_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; LABCELL_X45_Y60_N12                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X45_Y58_N26                               ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                ; MLABCELL_X47_Y63_N27                         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~2                                                                                                                                                                               ; LABCELL_X45_Y65_N18                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_count[2]~0                                                                                                                                                                                ; LABCELL_X45_Y64_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                 ; LABCELL_X45_Y64_N54                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[1]~1                                                                                                                                                                                ; LABCELL_X45_Y65_N48                          ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~3                                                                                                                                                                                ; LABCELL_X45_Y65_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X35_Y62_N50                               ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[11]~0                                                                                                                                                                               ; LABCELL_X37_Y65_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[6]~0                                                                                                                                                                               ; LABCELL_X19_Y67_N51                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[6]~0                                                                                                                                                                               ; LABCELL_X33_Y65_N42                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[2]~0                                                                                                                                                                               ; LABCELL_X30_Y67_N48                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                ; LABCELL_X27_Y66_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[10]~1                                                                                                                                                                                ; MLABCELL_X25_Y66_N36                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X39_Y65_N8                                ; 19      ; Sync. clear, Write enable             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                       ; FF_X34_Y53_N43                               ; 21      ; Read enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.b[6]~0                                                                                                                                                                                ; MLABCELL_X25_Y69_N9                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.g[6]~0                                                                                                                                                                                ; LABCELL_X31_Y65_N42                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.r[0]~0                                                                                                                                                                                ; LABCELL_X31_Y69_N15                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X40_Y65_N56                               ; 80      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X36_Y66_N2                                ; 184     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; MLABCELL_X39_Y65_N0                          ; 177     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                              ; LABCELL_X43_Y65_N6                           ; 27      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                              ; LABCELL_X30_Y65_N51                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                                ; LABCELL_X36_Y65_N57                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; LABCELL_X36_Y65_N45                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; LABCELL_X36_Y65_N48                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                     ; FF_X37_Y66_N41                               ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                               ; LABCELL_X37_Y65_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; LABCELL_X40_Y65_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vs_pre~0                                                                                                                                                                                  ; LABCELL_X37_Y65_N9                           ; 361     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[4]~1                                                                                                                                                                                  ; LABCELL_X40_Y65_N12                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[22]~0                                                                                                                                                                               ; LABCELL_X46_Y63_N33                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; MLABCELL_X47_Y63_N42                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; LABCELL_X42_Y65_N15                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X40_Y65_N17                               ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[3]~0                                                                                                                                                                                 ; LABCELL_X37_Y56_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ad[3]~0                                                                                                                                                                                   ; LABCELL_X42_Y57_N15                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[20]~7                                                                                                                                                                                ; LABCELL_X40_Y51_N24                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[22]~1                                                                                                                                                                                ; LABCELL_X40_Y51_N27                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~0                                                                                                                                                                                 ; LABCELL_X42_Y52_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy                                                                                                                                                                                      ; FF_X42_Y52_N29                               ; 102     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; LABCELL_X42_Y52_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X39_Y57_N23                               ; 50      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X32_Y59_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y61_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y57_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~2                                                                                                                                                                           ; LABCELL_X40_Y55_N27                          ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hdown~0                                                                                                                                                                                   ; LABCELL_X45_Y54_N18                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X35_Y54_N2                                ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.r[7]~0                                                                                                                                                                              ; MLABCELL_X34_Y57_N36                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.r[7]~0                                                                                                                                                                              ; MLABCELL_X39_Y57_N39                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~0                                                                                                                                                                                ; LABCELL_X45_Y54_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; LABCELL_X45_Y54_N33                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last2~0                                                                                                                                                                                   ; LABCELL_X42_Y53_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last~0                                                                                                                                                                                    ; MLABCELL_X39_Y56_N36                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~2                                                                                                                                                                                ; LABCELL_X45_Y54_N27                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X21_Y49_N44                               ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[2]~3                                                                                                                                                                                ; LABCELL_X42_Y53_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_read_pre~0                                                                                                                                                                                ; LABCELL_X43_Y54_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X42_Y54_N41                               ; 386     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[124]~8                                                                                                                                                                              ; LABCELL_X37_Y60_N54                          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[15]~1                                                                                                                                                                               ; MLABCELL_X39_Y57_N45                         ; 224     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X32_Y49_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X20_Y45_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y45_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; LABCELL_X42_Y51_N9                           ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                ; LABCELL_X40_Y52_N54                          ; 27      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                ; LABCELL_X40_Y52_N36                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X39_Y50_N41                               ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X36_Y52_N23                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X36_Y52_N53                               ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]~DUPLICATE                                                                                                                                                                           ; FF_X36_Y52_N52                               ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X36_Y52_N25                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X36_Y52_N49                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X27_Y48_N41                               ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X34_Y49_N19                               ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 107     ; Clock                                 ; yes    ; Regional Clock       ; RCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 30      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_l|Equal0~3                                                                                                                                                                           ; LABCELL_X55_Y36_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_l|WideXor0                                                                                                                                                                           ; LABCELL_X73_Y28_N27                          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_l|a4~1                                                                                                                                                                               ; LABCELL_X62_Y32_N15                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_r|Equal0~3                                                                                                                                                                           ; MLABCELL_X59_Y36_N6                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_r|WideXor0                                                                                                                                                                           ; LABCELL_X68_Y32_N30                          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal0~8                                                                                                                                                                            ; LABCELL_X66_Y9_N48                           ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~5                                                                                                                                                                         ; LABCELL_X63_Y10_N54                          ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[5]~0                                                                                                                                                                ; LABCELL_X68_Y10_N0                           ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[5]~1                                                                                                                                                                ; LABCELL_X68_Y10_N12                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~0                                                                                                                                                                  ; LABCELL_X68_Y10_N42                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|lpf_ce                                                                                                                                                                              ; FF_X66_Y9_N53                                ; 1104    ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X63_Y10_N53                               ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; LABCELL_X68_Y8_N42                           ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X71_Y8_N2                                 ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; MLABCELL_X72_Y10_N33                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X68_Y8_N2                                 ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg[10]                                                                                                                                                                                                 ; FF_X45_Y14_N35                               ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg[2]~1                                                                                                                                                                                                ; LABCELL_X37_Y42_N12                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_custom_p1[0]~1                                                                                                                                                                                      ; LABCELL_X35_Y42_N18                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_custom_p2[0]~8                                                                                                                                                                                      ; LABCELL_X35_Y42_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_custom_p2[16]~9                                                                                                                                                                                     ; LABCELL_X35_Y42_N21                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~1                                                                                                                                                                                               ; LABCELL_X36_Y42_N48                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[0]~0                                                                                                                                                                                                ; MLABCELL_X39_Y43_N48                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cnt[2]~3                                                                                                                                                                                                ; LABCELL_X36_Y42_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cnt[3]~7                                                                                                                                                                                                ; LABCELL_X36_Y42_N12                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_data[0]~0                                                                                                                                                                                          ; LABCELL_X36_Y42_N39                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~70                                                                                                                                                                                                 ; LABCELL_X30_Y8_N51                           ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; LABCELL_X45_Y21_N12                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[15]~0                                                                                                                                                                           ; LABCELL_X45_Y21_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[2]~0                                                                                                                                                                          ; LABCELL_X45_Y21_N45                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; LABCELL_X42_Y19_N57                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|hs_len[14]~0                                                                                                                                                                            ; LABCELL_X42_Y19_N18                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|line_len[14]~0                                                                                                                                                                          ; LABCELL_X42_Y19_N12                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder0~10                                                                                                                                                                                     ; LABCELL_X42_Y39_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder0~8                                                                                                                                                                                      ; LABCELL_X42_Y39_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder0~9                                                                                                                                                                                      ; LABCELL_X42_Y39_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|HVGEN:hvgen|Decoder1~1                                                                                                                                                                          ; LABCELL_X29_Y39_N45                          ; 30      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|HVGEN:hvgen|oRGB[2]~0                                                                                                                                                                           ; LABCELL_X29_Y39_N42                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|always0~1                                                                                                                                                                                       ; LABCELL_X40_Y39_N18                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|VGA_CE~0                                                                                                                                                          ; LABCELL_X46_Y19_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|always0~0                                                                                                                                          ; LABCELL_X46_Y18_N24                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|always0~0                                                                                                                          ; LABCELL_X23_Y18_N0                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|always0~1                                                                                                                          ; LABCELL_X23_Y18_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_h|always0~2                                                                                                                          ; LABCELL_X23_Y18_N51                          ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|always0~0                                                                                                                          ; MLABCELL_X39_Y27_N33                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|always0~1                                                                                                                          ; MLABCELL_X39_Y27_N42                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|arcade_vga:vga|sync_fix:sync_v|always0~2                                                                                                                          ; MLABCELL_X39_Y27_N45                         ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|comb~1                                                                                                                                                            ; LABCELL_X51_Y22_N3                           ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|comb~2                                                                                                                                                            ; LABCELL_X48_Y23_N3                           ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|norot                                                                                                                                                             ; FF_X50_Y22_N11                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|LessThan5~2                                                                                                                                 ; LABCELL_X46_Y17_N39                          ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out[0]~5                                                                                                                               ; LABCELL_X46_Y17_N36                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|addr_out~0                                                                                                                                  ; LABCELL_X48_Y14_N57                          ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1331w[3]                                                ; LABCELL_X42_Y10_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1348w[3]~0                                              ; LABCELL_X42_Y10_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1358w[3]~0                                              ; LABCELL_X42_Y10_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1368w[3]~0                                              ; LABCELL_X42_Y10_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1378w[3]~0                                              ; LABCELL_X42_Y10_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1388w[3]~0                                              ; LABCELL_X42_Y10_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1398w[3]~0                                              ; LABCELL_X42_Y10_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1408w[3]~0                                              ; LABCELL_X45_Y11_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1418w[3]~0                                              ; LABCELL_X42_Y10_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1429w[3]~0                                              ; LABCELL_X42_Y10_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1439w[3]~0                                              ; LABCELL_X42_Y10_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1449w[3]~0                                              ; LABCELL_X42_Y10_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1459w[3]~0                                              ; LABCELL_X42_Y10_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1469w[3]~0                                              ; LABCELL_X42_Y10_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1479w[3]~0                                              ; LABCELL_X42_Y10_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_m2a:rden_decode_b|w_anode1489w[3]~0                                              ; LABCELL_X42_Y10_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1149w[3]~2                                                    ; LABCELL_X46_Y12_N48                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1166w[3]~0                                                    ; LABCELL_X46_Y12_N3                           ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1176w[3]~1                                                    ; LABCELL_X46_Y12_N45                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1186w[3]~0                                                    ; LABCELL_X46_Y12_N24                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1196w[3]~1                                                    ; LABCELL_X46_Y12_N0                           ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1206w[3]~1                                                    ; LABCELL_X46_Y12_N51                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1216w[3]~0                                                    ; LABCELL_X46_Y12_N42                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1226w[3]~0                                                    ; LABCELL_X46_Y12_N27                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1245w[3]~1                                                    ; LABCELL_X46_Y12_N36                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1256w[3]~0                                                    ; LABCELL_X46_Y12_N57                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1266w[3]~1                                                    ; LABCELL_X46_Y12_N12                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1276w[3]~1                                                    ; LABCELL_X46_Y12_N9                           ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1286w[3]~0                                                    ; LABCELL_X46_Y12_N54                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1296w[3]~0                                                    ; LABCELL_X46_Y12_N39                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1306w[3]~0                                                    ; LABCELL_X46_Y12_N6                           ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|decode_tma:decode2|w_anode1316w[3]~0                                                    ; LABCELL_X46_Y12_N15                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|always2~0                                                                                                                                   ; LABCELL_X46_Y18_N51                          ; 62      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|always3~0                                                                                                                                   ; LABCELL_X48_Y14_N54                          ; 76      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|always3~7                                                                                                                                   ; LABCELL_X46_Y15_N48                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|ced                                                                                                                                         ; FF_X47_Y13_N56                               ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|old_buff~0                                                                                                                                  ; LABCELL_X48_Y14_N42                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|vsync~2                                                                                                                                     ; LABCELL_X48_Y14_N21                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[26]~0                                                                                                                                  ; LABCELL_X46_Y18_N57                          ; 104     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|xpos[26]~1                                                                                                                                  ; LABCELL_X46_Y12_N30                          ; 54      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|yposo[4]~0                                                                                                                                  ; LABCELL_X48_Y14_N45                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|ce_pix_out~1                                                                                                                              ; MLABCELL_X34_Y53_N36                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                               ; LABCELL_X50_Y21_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                               ; LABCELL_X50_Y21_N12                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[3]~0                                                                                                         ; LABCELL_X50_Y21_N0                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal8~16                                                                                                                  ; LABCELL_X50_Y25_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[6]~0                                                                                           ; LABCELL_X60_Y17_N51                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[6]~1                                                                                           ; LABCELL_X60_Y17_N54                          ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                       ; MLABCELL_X59_Y20_N36                         ; 160     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Equal1~0                                                                                                         ; MLABCELL_X59_Y18_N39                         ; 118     ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                       ; LABCELL_X66_Y22_N0                           ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                        ; LABCELL_X68_Y21_N27                          ; 247     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                           ; FF_X68_Y23_N44                               ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                           ; LABCELL_X68_Y22_N39                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                           ; LABCELL_X68_Y22_N45                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[8]~0                                                                                                        ; LABCELL_X68_Y23_N54                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                ; LABCELL_X68_Y21_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                                                 ; LABCELL_X70_Y20_N15                          ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                          ; FF_X68_Y23_N38                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~2                                                                                                      ; LABCELL_X70_Y20_N6                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~0                                                                                                       ; LABCELL_X68_Y22_N54                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~1                                                                                                      ; LABCELL_X68_Y22_N0                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~0                                                                                                     ; LABCELL_X61_Y22_N45                          ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~2                                                                                                     ; LABCELL_X68_Y22_N21                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]~0                                                                                                  ; LABCELL_X68_Y22_N9                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                         ; FF_X73_Y22_N25                               ; 10      ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                       ; LABCELL_X68_Y22_N3                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~1                                                                                                       ; LABCELL_X68_Y22_N57                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                  ; LABCELL_X51_Y22_N15                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                  ; LABCELL_X51_Y22_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~2                                                                                                                  ; MLABCELL_X52_Y23_N45                         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|always2~1                                                                                                                  ; MLABCELL_X52_Y23_N30                         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                  ; LABCELL_X51_Y22_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                  ; LABCELL_X51_Y22_N54                          ; 76      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                  ; LABCELL_X51_Y22_N18                          ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                     ; FF_X53_Y23_N50                               ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                     ; FF_X53_Y23_N44                               ; 503     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                     ; FF_X48_Y23_N38                               ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                     ; MLABCELL_X52_Y22_N36                         ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]~1                                                                                                            ; LABCELL_X53_Y23_N54                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_len[7]~1                                                                                                               ; LABCELL_X50_Y23_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[3]~1                                                                                                           ; LABCELL_X51_Y23_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~1                                                                                                                ; LABCELL_X51_Y22_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|vbo~0                                                                                                                      ; LABCELL_X51_Y25_N33                          ; 43      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|CLKGEN:cgen|CLKS[0]                                                                                                                                                        ; FF_X23_Y37_N20                               ; 113     ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|CLKGEN:cgen|CLKS[2]                                                                                                                                                        ; FF_X25_Y41_N56                               ; 481     ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[0]~1                                      ; LABCELL_X42_Y35_N6                           ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[1]~0                                      ; LABCELL_X42_Y35_N12                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[0]~2                                      ; LABCELL_X42_Y35_N54                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[1]~1                                      ; LABCELL_X42_Y35_N24                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|Equal10~1                                                                                                                             ; MLABCELL_X25_Y38_N9                          ; 24      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|comb~1                                                                                                         ; LABCELL_X27_Y38_N0                           ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|comb~13                                                                                                        ; LABCELL_X27_Y38_N30                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|comb~14                                                                                                        ; LABCELL_X35_Y41_N54                          ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|comb~2                                                                                                         ; LABCELL_X33_Y40_N15                          ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|_sizx~0                                                                                                                               ; LABCELL_X23_Y37_N42                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|bLoad                                                                                                                                 ; FF_X23_Y37_N14                               ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|comb~0                                                                                                                                ; LABCELL_X43_Y40_N3                           ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|loop[0]~5                                                                                                                             ; LABCELL_X27_Y38_N24                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|nProc~1                                                                                                                               ; LABCELL_X27_Y38_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|nProc~2                                                                                                                               ; LABCELL_X27_Y38_N6                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|pn[0]~0                                                                                                                               ; LABCELL_X27_Y38_N39                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|sy[0]~2                                                                                                                               ; LABCELL_X23_Y37_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|vposl[8]~0                                                                                                                            ; LABCELL_X30_Y41_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|comb~0                                                                                                                                                  ; LABCELL_X43_Y40_N27                          ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|comb~1                                                                                                                                                  ; LABCELL_X27_Y40_N27                          ; 44      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|comb~2                                                                                                                                                  ; LABCELL_X43_Y40_N9                           ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|comb~3                                                                                                                                                  ; LABCELL_X40_Y39_N9                           ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|oHB                                                                                                                                                     ; LABCELL_X29_Y39_N3                           ; 34      ; Clock, Sync. clear                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|credits[7]~13                                                                                                                                                ; LABCELL_X22_Y45_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[0][2]~56                                                                                                                                                ; LABCELL_X23_Y42_N33                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[10][0]~30                                                                                                                                               ; LABCELL_X22_Y42_N0                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[11][0]~34                                                                                                                                               ; MLABCELL_X21_Y42_N18                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[12][0]~20                                                                                                                                               ; LABCELL_X22_Y42_N15                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[13][3]~23                                                                                                                                               ; MLABCELL_X21_Y42_N27                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[14][3]~44                                                                                                                                               ; LABCELL_X22_Y42_N33                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[15][3]~51                                                                                                                                               ; MLABCELL_X21_Y42_N24                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[2][1]~29                                                                                                                                                ; MLABCELL_X21_Y43_N51                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[3][0]~33                                                                                                                                                ; MLABCELL_X21_Y43_N27                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[4][1]~19                                                                                                                                                ; MLABCELL_X21_Y43_N48                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[5][3]~22                                                                                                                                                ; MLABCELL_X21_Y43_N54                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[8][0]~1                                                                                                                                                 ; LABCELL_X22_Y42_N51                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|mema[9][1]~12                                                                                                                                                ; LABCELL_X22_Y41_N0                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[0][2]~6                                                                                                                                                 ; LABCELL_X22_Y43_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[10][0]~31                                                                                                                                               ; LABCELL_X22_Y42_N39                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[11][0]~36                                                                                                                                               ; MLABCELL_X21_Y42_N39                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[12][0]~22                                                                                                                                               ; LABCELL_X22_Y42_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[13][0]~27                                                                                                                                               ; MLABCELL_X21_Y42_N36                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[14][0]~42                                                                                                                                               ; LABCELL_X22_Y42_N18                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[15][0]~45                                                                                                                                               ; MLABCELL_X21_Y42_N9                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[1][2]~11                                                                                                                                                ; LABCELL_X22_Y43_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[2][2]~30                                                                                                                                                ; LABCELL_X22_Y43_N33                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[3][2]~58                                                                                                                                                ; LABCELL_X22_Y43_N18                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[3][3]~35                                                                                                                                                ; LABCELL_X22_Y43_N21                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[4][2]~21                                                                                                                                                ; LABCELL_X22_Y43_N30                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[5][3]~26                                                                                                                                                ; LABCELL_X22_Y43_N39                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[6][0]~41                                                                                                                                                ; LABCELL_X22_Y43_N12                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[7][3]~44                                                                                                                                                ; LABCELL_X22_Y43_N36                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[8][0]~8                                                                                                                                                 ; LABCELL_X22_Y42_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memb[9][0]~12                                                                                                                                                ; LABCELL_X22_Y42_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~266                                                                                                                                                     ; LABCELL_X22_Y43_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~267                                                                                                                                                     ; LABCELL_X22_Y43_N48                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~269                                                                                                                                                     ; LABCELL_X18_Y40_N33                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~271                                                                                                                                                     ; LABCELL_X18_Y40_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~273                                                                                                                                                     ; MLABCELL_X21_Y42_N48                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~274                                                                                                                                                     ; MLABCELL_X21_Y42_N6                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~276                                                                                                                                                     ; LABCELL_X18_Y40_N51                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~277                                                                                                                                                     ; LABCELL_X18_Y40_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~279                                                                                                                                                     ; MLABCELL_X21_Y42_N30                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~280                                                                                                                                                     ; MLABCELL_X21_Y42_N0                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~282                                                                                                                                                     ; LABCELL_X18_Y40_N9                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~283                                                                                                                                                     ; LABCELL_X18_Y40_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~284                                                                                                                                                     ; MLABCELL_X21_Y42_N33                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~285                                                                                                                                                     ; MLABCELL_X21_Y42_N42                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~287                                                                                                                                                     ; LABCELL_X18_Y40_N30                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~288                                                                                                                                                     ; LABCELL_X18_Y40_N48                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~289                                                                                                                                                     ; LABCELL_X22_Y43_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~290                                                                                                                                                     ; LABCELL_X22_Y43_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~292                                                                                                                                                     ; LABCELL_X19_Y41_N36                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~294                                                                                                                                                     ; LABCELL_X18_Y40_N36                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~296                                                                                                                                                     ; MLABCELL_X21_Y42_N12                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~298                                                                                                                                                     ; MLABCELL_X21_Y42_N15                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~299                                                                                                                                                     ; LABCELL_X19_Y41_N33                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~300                                                                                                                                                     ; LABCELL_X18_Y40_N39                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~301                                                                                                                                                     ; MLABCELL_X21_Y42_N54                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~302                                                                                                                                                     ; MLABCELL_X21_Y42_N3                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~303                                                                                                                                                     ; LABCELL_X19_Y40_N57                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~304                                                                                                                                                     ; LABCELL_X19_Y40_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~305                                                                                                                                                     ; MLABCELL_X21_Y42_N57                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~306                                                                                                                                                     ; MLABCELL_X21_Y42_N45                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~307                                                                                                                                                     ; LABCELL_X18_Y40_N57                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|memc~308                                                                                                                                                     ; LABCELL_X18_Y40_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|IOCTRL:ioctrl|pSTKTRG12[4]~1                                                                                                                                               ; LABCELL_X22_Y45_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_11a:rden_decode_b|w_anode336w[2]                                                         ; LABCELL_X16_Y42_N30                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_11a:rden_decode_b|w_anode350w[2]                                                         ; LABCELL_X16_Y42_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_11a:rden_decode_b|w_anode359w[2]                                                         ; LABCELL_X16_Y42_N24                          ; 76      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_11a:rden_decode_b|w_anode368w[2]                                                         ; LABCELL_X16_Y42_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_8la:decode2|w_anode298w[2]~1                                                             ; LABCELL_X40_Y39_N45                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_8la:decode2|w_anode311w[2]~0                                                             ; LABCELL_X40_Y39_N57                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_8la:decode2|w_anode319w[2]~0                                                             ; LABCELL_X40_Y39_N42                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|decode_8la:decode2|w_anode327w[2]~0                                                             ; LABCELL_X40_Y39_N48                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|IO_CS                                                                                                                                                            ; LABCELL_X17_Y40_N30                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|comb~2                                                                                                                                                           ; MLABCELL_X21_Y36_N0                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|comb~6                                                                                                                                                           ; LABCELL_X40_Y39_N51                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|mram_w0                                                                                                                                                          ; LABCELL_X17_Y40_N0                           ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|mram_w1                                                                                                                                                          ; LABCELL_X19_Y40_N15                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|mram_w2                                                                                                                                                          ; LABCELL_X17_Y42_N30                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|mram_w3                                                                                                                                                          ; LABCELL_X19_Y39_N42                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|mram_w4                                                                                                                                                          ; LABCELL_X19_Y39_N30                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|mram_w5                                                                                                                                                          ; LABCELL_X17_Y40_N54                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|REGS:regs|IOCHIP_RSTWE                                                                                                                                                     ; LABCELL_X24_Y38_N42                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|REGS:regs|MCPU_IRQWE                                                                                                                                                       ; LABCELL_X24_Y38_N18                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|REGS:regs|SCROLL[6]~0                                                                                                                                                      ; LABCELL_X17_Y40_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|WideOr0                                                                                                                                                        ; LABCELL_X17_Y36_N45                          ; 20      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|clk24k_cnt[6]                                                                                                                                                  ; FF_X15_Y36_N8                                ; 57      ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|clk24k_cnt[9]                                                                                                                                                  ; FF_X18_Y36_N41                               ; 8       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~66                                                                                                                                                          ; LABCELL_X22_Y36_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~68                                                                                                                                                          ; LABCELL_X22_Y36_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~70                                                                                                                                                          ; LABCELL_X22_Y36_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~72                                                                                                                                                          ; MLABCELL_X21_Y36_N36                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~73                                                                                                                                                          ; LABCELL_X22_Y36_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~75                                                                                                                                                          ; MLABCELL_X21_Y36_N45                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~77                                                                                                                                                          ; MLABCELL_X21_Y36_N27                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fh~79                                                                                                                                                          ; MLABCELL_X21_Y36_N57                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fl~1                                                                                                                                                           ; MLABCELL_X21_Y36_N15                         ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|fm~0                                                                                                                                                           ; MLABCELL_X21_Y36_N12                         ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~66                                                                                                                                                           ; LABCELL_X22_Y36_N12                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~67                                                                                                                                                           ; LABCELL_X22_Y36_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~68                                                                                                                                                           ; MLABCELL_X21_Y36_N30                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~69                                                                                                                                                           ; MLABCELL_X21_Y36_N33                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~70                                                                                                                                                           ; LABCELL_X22_Y36_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~71                                                                                                                                                           ; LABCELL_X22_Y36_N21                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~72                                                                                                                                                           ; MLABCELL_X21_Y36_N24                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|v~73                                                                                                                                                           ; MLABCELL_X21_Y36_N54                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|comb~1                                                                                                                                                                     ; LABCELL_X43_Y40_N6                           ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_RESET                                                                                                        ; FF_X17_Y49_N17                               ; 70      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Inst1[7]~0                                                                                                                     ; LABCELL_X19_Y51_N39                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[7]~0                                                                                                                     ; LABCELL_X18_Y50_N42                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|Inst3[7]~0                                                                                                                     ; LABCELL_X17_Y48_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|a[7]~15                                                                                                                        ; LABCELL_X16_Y52_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|b[6]~9                                                                                                                         ; MLABCELL_X15_Y50_N18                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|dp[5]~0                                                                                                                        ; LABCELL_X11_Y48_N33                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|dp[7]~6                                                                                                                        ; LABCELL_X11_Y48_N30                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[10]~11                                                                                                                      ; MLABCELL_X15_Y46_N21                         ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[15]~14                                                                                                                      ; LABCELL_X12_Y48_N57                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|ea[7]~8                                                                                                                        ; LABCELL_X17_Y48_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|pc[15]~23                                                                                                                      ; LABCELL_X13_Y48_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|pc[7]~21                                                                                                                       ; LABCELL_X13_Y48_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|rnRESET                                                                                                                        ; FF_X19_Y44_N14                               ; 148     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|s[15]~15                                                                                                                       ; LABCELL_X9_Y50_N0                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|s[7]~21                                                                                                                        ; LABCELL_X9_Y50_N3                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|tmp[9]~7                                                                                                                       ; LABCELL_X18_Y50_N18                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|u[15]~12                                                                                                                       ; LABCELL_X9_Y50_N21                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|u[7]~17                                                                                                                        ; LABCELL_X9_Y50_N18                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|x[15]~13                                                                                                                       ; LABCELL_X10_Y50_N51                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|x[7]~9                                                                                                                         ; LABCELL_X10_Y50_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|y[15]~12                                                                                                                       ; LABCELL_X10_Y50_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|y[7]~8                                                                                                                         ; LABCELL_X10_Y50_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|rE                                                                                                                                             ; FF_X16_Y47_N44                               ; 361     ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|rQ                                                                                                                                             ; FF_X16_Y47_N41                               ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_RESET                                                                                                         ; FF_X27_Y30_N38                               ; 70      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst1[7]~0                                                                                                                      ; LABCELL_X30_Y30_N6                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst2[7]~0                                                                                                                      ; MLABCELL_X25_Y29_N0                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|Inst3[7]~0                                                                                                                      ; LABCELL_X29_Y32_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|a[7]~17                                                                                                                         ; LABCELL_X23_Y25_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|b[6]~9                                                                                                                          ; MLABCELL_X21_Y25_N15                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|dp[6]~1                                                                                                                         ; MLABCELL_X25_Y26_N33                         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|dp[7]~6                                                                                                                         ; MLABCELL_X21_Y28_N51                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|ea[11]~5                                                                                                                        ; LABCELL_X23_Y32_N24                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|ea[15]~9                                                                                                                        ; MLABCELL_X25_Y31_N15                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|ea[7]~14                                                                                                                        ; MLABCELL_X25_Y31_N54                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|pc[15]~20                                                                                                                       ; LABCELL_X19_Y27_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|pc[7]~22                                                                                                                        ; LABCELL_X19_Y27_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|rnRESET                                                                                                                         ; FF_X24_Y34_N35                               ; 143     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|s[15]~13                                                                                                                        ; LABCELL_X19_Y26_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|s[7]~20                                                                                                                         ; LABCELL_X19_Y26_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|tmp[9]~5                                                                                                                        ; LABCELL_X27_Y29_N21                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|u[15]~13                                                                                                                        ; LABCELL_X18_Y26_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|u[7]~19                                                                                                                         ; LABCELL_X18_Y26_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|x[15]~11                                                                                                                        ; LABCELL_X19_Y26_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|x[7]~14                                                                                                                         ; LABCELL_X19_Y26_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|y[15]~7                                                                                                                         ; LABCELL_X17_Y26_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|y[7]~11                                                                                                                         ; LABCELL_X17_Y26_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|rE                                                                                                                                              ; FF_X24_Y30_N41                               ; 328     ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|rQ                                                                                                                                              ; FF_X23_Y38_N2                                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal11~0                                                                                                                                                                         ; LABCELL_X24_Y53_N12                          ; 47      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal63~1                                                                                                                                                                         ; LABCELL_X42_Y41_N42                          ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|WideOr0                                                                                                                                                                           ; LABCELL_X40_Y41_N36                          ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|addr[16]~0                                                                                                                                                                        ; LABCELL_X42_Y41_N30                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[8]~5                                                                                                                                                                     ; LABCELL_X31_Y50_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~0                                                                                                                                                                          ; LABCELL_X30_Y48_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cmd[7]~0                                                                                                                                                                          ; LABCELL_X40_Y41_N27                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cmd[7]~1                                                                                                                                                                          ; LABCELL_X33_Y50_N30                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X55_Y21_N35                               ; 26      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~0                                                                                                                                                                        ; LABCELL_X30_Y48_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_value[0]~1                                                                                                                                                                  ; LABCELL_X30_Y48_N48                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                          ; FF_X48_Y24_N29                               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[15]~76                                                                                                                                                                    ; LABCELL_X30_Y52_N57                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[3]~20                                                                                                                                                                     ; LABCELL_X40_Y41_N45                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[16]~0                                                                                                                                                                  ; LABCELL_X42_Y41_N0                           ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_dout[0]~0                                                                                                                                                                   ; LABCELL_X42_Y41_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_index[7]~1                                                                                                                                                                  ; LABCELL_X42_Y41_N12                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~0                                                                                                                                                                   ; LABCELL_X30_Y48_N30                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                   ; LABCELL_X30_Y48_N24                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key[0]~4                                                                                                                                                                      ; LABCELL_X29_Y48_N0                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[0]~7                                                                                                                                                                  ; LABCELL_X30_Y48_N0                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]~6                                                                                                                                                                 ; MLABCELL_X34_Y50_N57                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|status[0]~0                                                                                                                                                                       ; LABCELL_X30_Y48_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                   ; LABCELL_X30_Y53_N15                          ; 84      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; LABCELL_X24_Y56_N6                           ; 74      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; LABCELL_X30_Y53_N21                          ; 110     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; LABCELL_X30_Y53_N18                          ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; MLABCELL_X28_Y50_N30                         ; 73      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~0                                                                                                                                                  ; LABCELL_X30_Y53_N48                          ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[28]~1                                                                                                                                                  ; LABCELL_X30_Y53_N30                          ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~2                                                                                                                                                  ; LABCELL_X31_Y52_N0                           ; 77      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[17]~0                                                                                                                                                  ; LABCELL_X30_Y53_N12                          ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~1                                                                                                                                               ; LABCELL_X27_Y54_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|iRST                                                                                                                                                                                            ; LABCELL_X30_Y43_N45                          ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 5579    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~0                                                                                                                              ; LABCELL_X35_Y40_N45                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; fbpal:fbpal|always1~3                                                                                                                                                                                   ; LABCELL_X48_Y58_N12                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; fbpal:fbpal|en_out~1                                                                                                                                                                                    ; LABCELL_X48_Y58_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; fbpal:fbpal|odd_d[0]~1                                                                                                                                                                                  ; LABCELL_X48_Y58_N54                          ; 55      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; fbpal:fbpal|pal_wr                                                                                                                                                                                      ; FF_X50_Y58_N2                                ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; fbpal:fbpal|pal_wr~1                                                                                                                                                                                    ; LABCELL_X50_Y58_N24                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; fbpal:fbpal|ram_address[0]~1                                                                                                                                                                            ; LABCELL_X48_Y58_N18                          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                        ; LABCELL_X42_Y12_N30                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~0                                                                                                                                                                  ; LABCELL_X42_Y12_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; LABCELL_X36_Y10_N24                          ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; LABCELL_X42_Y12_N57                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N5                             ; 56      ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; cfg[10]        ; VCC            ;
; hmin[11]~0                                                                                                                                                                                              ; LABCELL_X40_Y42_N54                          ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hmin[11]~1                                                                                                                                                                                              ; LABCELL_X40_Y42_N42                          ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hmin[1]~2                                                                                                                                                                                               ; LABCELL_X42_Y42_N48                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; io_uio                                                                                                                                                                                                  ; MLABCELL_X39_Y42_N33                         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_state[0]~0                                                                                                                                                                                          ; LABCELL_X37_Y42_N21                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; LABCELL_X56_Y6_N3                            ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[1]~1                                                                                                                                                                              ; LABCELL_X57_Y6_N12                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[0]~2                                                                                                                                                                              ; LABCELL_X56_Y6_N0                            ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; LABCELL_X57_Y5_N48                           ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; LABCELL_X56_Y6_N21                           ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                                 ; LABCELL_X51_Y32_N36                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; LABCELL_X51_Y30_N48                          ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X51_Y33_N54                          ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X46_Y25_N54                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; LABCELL_X46_Y25_N48                          ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~3                                                                                                                                                                                  ; MLABCELL_X52_Y29_N12                         ; 86      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~9                                                                                                                                                                                  ; LABCELL_X50_Y31_N42                          ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[10]~2                                                                                                                                                                                 ; LABCELL_X56_Y35_N45                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[5]~0                                                                                                                                                                                  ; LABCELL_X56_Y35_N48                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X46_Y26_N2                                ; 316     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[0]~1                                                                                                                                                                                   ; LABCELL_X56_Y35_N24                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[15]~1                                                                                                                                                                          ; LABCELL_X57_Y30_N18                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X56_Y34_N53                               ; 47      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~1                                                                                                                                                                                 ; MLABCELL_X59_Y35_N18                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~1                                                                                                                                                                                 ; MLABCELL_X59_Y35_N9                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~3                                                                                                                                                                                 ; MLABCELL_X59_Y35_N54                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~1                                                                                                                                                                                 ; MLABCELL_X59_Y35_N57                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info~0                                                                                                                                                                                     ; LABCELL_X56_Y35_N42                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                               ; LABCELL_X56_Y35_N30                          ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[17]~16                                                                                                                                                                            ; MLABCELL_X52_Y32_N39                         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[21]~0                                                                                                                                                                               ; LABCELL_X45_Y27_N6                           ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~4                                                                                                                                                                                    ; LABCELL_X46_Y25_N42                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~2                                                                                                                                                                                   ; MLABCELL_X59_Y35_N42                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[5]~5                                                                                                                                                                                 ; LABCELL_X51_Y29_N0                           ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~11                                                                                                                                                                                  ; LABCELL_X30_Y24_N54                          ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; MLABCELL_X28_Y20_N51                         ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; LABCELL_X35_Y25_N48                          ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; MLABCELL_X28_Y21_N42                         ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; MLABCELL_X28_Y21_N45                         ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~5                                                                                                                                                                                   ; MLABCELL_X28_Y21_N57                         ; 78      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~9                                                                                                                                                                                   ; MLABCELL_X28_Y21_N54                         ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[0]~0                                                                                                                                                                                   ; LABCELL_X50_Y34_N45                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[8]~2                                                                                                                                                                                   ; LABCELL_X40_Y28_N36                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X28_Y18_N50                               ; 304     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[0]~1                                                                                                                                                                                    ; LABCELL_X40_Y41_N54                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[15]~1                                                                                                                                                                           ; LABCELL_X31_Y22_N15                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X36_Y27_N44                               ; 45      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~1                                                                                                                                                                                  ; LABCELL_X40_Y26_N15                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~1                                                                                                                                                                                  ; LABCELL_X40_Y26_N12                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~3                                                                                                                                                                                  ; LABCELL_X40_Y26_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~1                                                                                                                                                                                  ; LABCELL_X40_Y26_N0                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info~0                                                                                                                                                                                      ; LABCELL_X40_Y28_N3                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~0                                                                                                                                                                                ; LABCELL_X40_Y28_N48                          ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_mux                                                                                                                                                                                     ; FF_X48_Y21_N5                                ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[19]~8                                                                                                                                                                              ; LABCELL_X33_Y26_N3                           ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[20]~3                                                                                                                                                                                ; LABCELL_X29_Y19_N24                          ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~2                                                                                                                                                                                     ; LABCELL_X27_Y19_N48                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~2                                                                                                                                                                                    ; LABCELL_X40_Y26_N3                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[12]~4                                                                                                                                                                                 ; LABCELL_X31_Y22_N39                          ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                              ; LABCELL_X9_Y8_N42                            ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45                                             ; LABCELL_X19_Y8_N45                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~46                                             ; LABCELL_X19_Y8_N3                            ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; LABCELL_X19_Y8_N0                            ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X19_Y8_N30                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; LABCELL_X23_Y5_N51                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X24_Y6_N9                            ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; LABCELL_X24_Y6_N3                            ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; LABCELL_X23_Y6_N54                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X7_Y5_N18                            ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X9_Y8_N29                                 ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]~0                        ; MLABCELL_X3_Y4_N27                           ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]~1                        ; MLABCELL_X3_Y4_N6                            ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; MLABCELL_X3_Y4_N9                            ; 504     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; LABCELL_X9_Y8_N30                            ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; MLABCELL_X6_Y4_N57                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; MLABCELL_X6_Y4_N6                            ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; MLABCELL_X6_Y4_N15                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; MLABCELL_X6_Y4_N12                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; LABCELL_X9_Y8_N12                            ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; LABCELL_X9_Y8_N21                            ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; LABCELL_X9_Y8_N54                            ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; MLABCELL_X6_Y4_N30                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; MLABCELL_X6_Y4_N48                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; MLABCELL_X6_Y4_N24                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; MLABCELL_X6_Y4_N36                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; MLABCELL_X6_Y4_N33                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; MLABCELL_X6_Y4_N27                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; MLABCELL_X6_Y4_N42                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; MLABCELL_X6_Y4_N54                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; MLABCELL_X6_Y4_N51                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; MLABCELL_X6_Y4_N45                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; LABCELL_X22_Y6_N33                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; LABCELL_X22_Y6_N30                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~4                                               ; LABCELL_X22_Y8_N33                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; LABCELL_X19_Y6_N21                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X22_Y6_N18                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X22_Y6_N51                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; LABCELL_X22_Y6_N21                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; LABCELL_X22_Y6_N12                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; LABCELL_X22_Y6_N0                            ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 1930    ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; LABCELL_X35_Y40_N48                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; LABCELL_X35_Y40_N30                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~37                                                                                                                                                                    ; LABCELL_X33_Y13_N51                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~38                                                                                                                                                                    ; LABCELL_X37_Y17_N45                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~39                                                                                                                                                                    ; LABCELL_X37_Y17_N54                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; LABCELL_X27_Y12_N24                          ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; LABCELL_X31_Y13_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                      ; LABCELL_X24_Y10_N36                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X39_Y13_N17                               ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~6                                                                                                                                                                  ; LABCELL_X35_Y40_N12                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; LABCELL_X35_Y40_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; MLABCELL_X34_Y13_N45                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~2                                                                                                                                                                   ; LABCELL_X33_Y13_N48                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; LABCELL_X24_Y10_N9                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; LABCELL_X27_Y9_N9                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; LABCELL_X24_Y10_N33                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; LABCELL_X24_Y10_N42                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; LABCELL_X27_Y10_N12                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; LABCELL_X30_Y9_N39                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; LABCELL_X24_Y10_N54                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; MLABCELL_X34_Y13_N54                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[23]~0                                                                                                                                                                  ; LABCELL_X37_Y17_N48                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[11]~0                                                                                                                                                                  ; LABCELL_X37_Y17_N57                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; LABCELL_X22_Y10_N21                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X24_Y10_N2                                ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X24_Y8_N17                                ; 20      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X33_Y13_N32                               ; 36      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~0                                                                                                                                                                ; LABCELL_X33_Y13_N36                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~4                                                                                                                                                                ; LABCELL_X33_Y13_N27                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; LABCELL_X30_Y15_N6                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; MLABCELL_X34_Y13_N51                         ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X31_Y13_N18                          ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X50_Y58_N56                               ; 238     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                         ; LABCELL_X36_Y42_N51                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[0]~2                                                                                                                                                                  ; LABCELL_X30_Y47_N3                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                     ; FF_X50_Y22_N17                               ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]~1                                                                                                                                                                   ; LABCELL_X50_Y22_N3                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X40_Y42_N50                               ; 52      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:hdmi_sync_h|always0~0                                                                                                                                                                          ; LABCELL_X53_Y26_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:hdmi_sync_h|always0~1                                                                                                                                                                          ; LABCELL_X53_Y26_N15                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:hdmi_sync_h|always0~2                                                                                                                                                                          ; LABCELL_X53_Y26_N33                          ; 43      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:hdmi_sync_v|always0~0                                                                                                                                                                          ; MLABCELL_X39_Y27_N51                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:hdmi_sync_v|always0~1                                                                                                                                                                          ; MLABCELL_X39_Y27_N48                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:hdmi_sync_v|always0~2                                                                                                                                                                          ; MLABCELL_X39_Y27_N15                         ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X50_Y26_N42                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X50_Y26_N24                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X50_Y26_N45                          ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; LABCELL_X48_Y14_N30                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; LABCELL_X48_Y14_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; LABCELL_X48_Y14_N48                          ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                          ; LABCELL_X33_Y42_N57                          ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|reset_out                                                                                                                                                                            ; LABCELL_X53_Y24_N12                          ; 99      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 636     ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[11]~3                                                                                                                                                                                              ; LABCELL_X43_Y19_N51                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vde~8                                                                                                                                                                                                   ; LABCELL_X46_Y19_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; videow~4                                                                                                                                                                                                ; LABCELL_X40_Y38_N27                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[2]~1                                                                                                                                                                                            ; LABCELL_X37_Y42_N18                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X57_Y34_N5                                ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vsz[12]~0                                                                                                                                                                                               ; LABCELL_X46_Y19_N45                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; wcalc[11]~0                                                                                                                                                                                             ; LABCELL_X40_Y42_N45                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1226    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 171     ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK3_50                                                                                                     ; PIN_E11                                      ; 2062    ; Global Clock         ; GCLK12           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 107     ; Regional Clock       ; RCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 5579    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N5                             ; 56      ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; cfg[10]        ; VCC            ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 1930    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 24      ; Global Clock         ; GCLK14           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 636     ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; audio_out:audio_out|lpf_ce                                                                                                                                                ; 1104    ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 504     ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                       ; 503     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                               ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                          ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88      ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                         ; M10K_X38_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                         ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X41_Y66_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152   ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                         ; M10K_X26_Y69_N0, M10K_X26_Y66_N0, M10K_X26_Y65_N0, M10K_X26_Y67_N0, M10K_X26_Y68_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096    ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                         ; M10K_X41_Y59_N0, M10K_X41_Y61_N0, M10K_X41_Y60_N0, M10K_X38_Y61_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_ken1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576     ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-Druaga.ram0_ascal_dd81f3e1.hdl.mif ; M10K_X26_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152   ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                         ; M10K_X41_Y51_N0, M10K_X26_Y52_N0, M10K_X41_Y53_N0, M10K_X38_Y49_N0, M10K_X26_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152   ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                         ; M10K_X38_Y51_N0, M10K_X26_Y56_N0, M10K_X38_Y55_N0, M10K_X38_Y52_N0, M10K_X26_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152   ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                         ; M10K_X41_Y52_N0, M10K_X26_Y54_N0, M10K_X38_Y54_N0, M10K_X38_Y50_N0, M10K_X26_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152   ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                         ; M10K_X41_Y50_N0, M10K_X26_Y53_N0, M10K_X38_Y53_N0, M10K_X38_Y48_N0, M10K_X26_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_95o1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576     ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-Druaga.ram1_ascal_dd81f3e1.hdl.mif ; M10K_X26_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:pal_mem_rtl_0|altsyncram_s9j1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144    ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1           ; 0          ; None                                         ; M10K_X38_Y58_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|arcade_rotate_fx:arcade_video|screen_rotate:rotator|altsyncram:ram_rtl_0|altsyncram_c0j1:auto_generated|ALTSYNCRAM                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 129024       ; 8            ; 129024       ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1032192 ; 129024                      ; 8                           ; 129024                      ; 8                           ; 1032192             ; 128         ; 0          ; None                                         ; M10K_X69_Y8_N0, M10K_X69_Y3_N0, M10K_X58_Y6_N0, M10K_X41_Y1_N0, M10K_X49_Y21_N0, M10K_X69_Y1_N0, M10K_X41_Y5_N0, M10K_X49_Y19_N0, M10K_X69_Y14_N0, M10K_X41_Y2_N0, M10K_X69_Y12_N0, M10K_X58_Y12_N0, M10K_X58_Y1_N0, M10K_X49_Y12_N0, M10K_X49_Y5_N0, M10K_X49_Y22_N0, M10K_X49_Y11_N0, M10K_X58_Y21_N0, M10K_X58_Y14_N0, M10K_X58_Y10_N0, M10K_X49_Y10_N0, M10K_X58_Y8_N0, M10K_X49_Y6_N0, M10K_X49_Y14_N0, M10K_X58_Y9_N0, M10K_X58_Y16_N0, M10K_X58_Y11_N0, M10K_X58_Y4_N0, M10K_X49_Y4_N0, M10K_X49_Y16_N0, M10K_X58_Y13_N0, M10K_X58_Y19_N0, M10K_X41_Y11_N0, M10K_X38_Y20_N0, M10K_X38_Y14_N0, M10K_X49_Y8_N0, M10K_X41_Y10_N0, M10K_X38_Y10_N0, M10K_X14_Y8_N0, M10K_X41_Y12_N0, M10K_X14_Y11_N0, M10K_X38_Y18_N0, M10K_X26_Y10_N0, M10K_X38_Y13_N0, M10K_X26_Y8_N0, M10K_X14_Y12_N0, M10K_X26_Y14_N0, M10K_X26_Y20_N0, M10K_X41_Y8_N0, M10K_X41_Y21_N0, M10K_X38_Y12_N0, M10K_X38_Y6_N0, M10K_X41_Y6_N0, M10K_X38_Y5_N0, M10K_X26_Y2_N0, M10K_X49_Y9_N0, M10K_X26_Y5_N0, M10K_X26_Y4_N0, M10K_X26_Y9_N0, M10K_X38_Y4_N0, M10K_X38_Y2_N0, M10K_X26_Y12_N0, M10K_X26_Y13_N0, M10K_X38_Y21_N0, M10K_X69_Y9_N0, M10K_X69_Y5_N0, M10K_X49_Y7_N0, M10K_X41_Y3_N0, M10K_X49_Y17_N0, M10K_X58_Y3_N0, M10K_X41_Y17_N0, M10K_X41_Y18_N0, M10K_X41_Y15_N0, M10K_X26_Y3_N0, M10K_X26_Y17_N0, M10K_X41_Y16_N0, M10K_X38_Y3_N0, M10K_X41_Y14_N0, M10K_X69_Y13_N0, M10K_X41_Y20_N0, M10K_X41_Y7_N0, M10K_X38_Y9_N0, M10K_X14_Y9_N0, M10K_X26_Y1_N0, M10K_X49_Y20_N0, M10K_X49_Y1_N0, M10K_X26_Y18_N0, M10K_X14_Y15_N0, M10K_X49_Y15_N0, M10K_X14_Y10_N0, M10K_X38_Y17_N0, M10K_X26_Y16_N0, M10K_X38_Y1_N0, M10K_X41_Y13_N0, M10K_X41_Y4_N0, M10K_X14_Y13_N0, M10K_X69_Y11_N0, M10K_X38_Y19_N0, M10K_X38_Y15_N0, M10K_X38_Y7_N0, M10K_X69_Y7_N0, M10K_X69_Y6_N0, M10K_X26_Y6_N0, M10K_X41_Y9_N0, M10K_X26_Y7_N0, M10K_X26_Y15_N0, M10K_X26_Y11_N0, M10K_X38_Y11_N0, M10K_X38_Y8_N0, M10K_X26_Y19_N0, M10K_X38_Y16_N0, M10K_X41_Y22_N0, M10K_X58_Y7_N0, M10K_X69_Y4_N0, M10K_X58_Y5_N0, M10K_X49_Y2_N0, M10K_X58_Y20_N0, M10K_X69_Y2_N0, M10K_X58_Y17_N0, M10K_X49_Y18_N0, M10K_X69_Y15_N0, M10K_X49_Y3_N0, M10K_X69_Y16_N0, M10K_X58_Y15_N0, M10K_X58_Y2_N0, M10K_X49_Y13_N0, M10K_X69_Y10_N0, M10K_X58_Y18_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated|ALTSYNCRAM                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 6144    ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                         ; M10K_X49_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated|ALTSYNCRAM                            ; AUTO       ; Simple Dual Port ; Single Clock ; 584          ; 96           ; 584          ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 56064   ; 584                         ; 96                          ; 584                         ; 96                          ; 56064               ; 10          ; 0          ; None                                         ; M10K_X69_Y19_N0, M10K_X76_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y17_N0, M10K_X76_Y19_N0, M10K_X76_Y21_N0, M10K_X69_Y21_N0, M10K_X69_Y18_N0, M10K_X76_Y17_N0, M10K_X69_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                ; AUTO       ; Simple Dual Port ; Single Clock ; 292          ; 24           ; 292          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 7008    ; 292                         ; 24                          ; 292                         ; 24                          ; 7008                ; 2           ; 0          ; None                                         ; M10K_X69_Y23_N0, M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|arcade_rotate_fx:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                ; AUTO       ; Simple Dual Port ; Single Clock ; 292          ; 24           ; 292          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 7008    ; 292                         ; 24                          ; 292                         ; 24                          ; 7008                ; 2           ; 0          ; None                                         ; M10K_X69_Y22_N0, M10K_X69_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|DLROM:wsgwv|altsyncram:core_rtl_0|altsyncram_o6j1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 256          ; 4            ; 256          ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 256                         ; 4                           ; 256                         ; 4                           ; 1024                ; 1           ; 0          ; None                                         ; M10K_X14_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:bgchr|altsyncram:core_rtl_0|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                         ; M10K_X49_Y39_N0, M10K_X49_Y38_N0, M10K_X41_Y38_N0, M10K_X49_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:clut0|altsyncram:core_rtl_0|altsyncram_i3n1:auto_generated|ALTSYNCRAM                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 4            ; 256          ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 256                         ; 4                           ; 256                         ; 4                           ; 1024                ; 1           ; 0          ; None                                         ; M10K_X49_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DLROM:palet|altsyncram:core_rtl_0|altsyncram_a3j1:auto_generated|ALTSYNCRAM                                                                        ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1           ; 0          ; None                                         ; M10K_X38_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:clut1|altsyncram:core_rtl_0|altsyncram_o8n1:auto_generated|ALTSYNCRAM                                                      ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 4            ; 1024         ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 1024                        ; 4                           ; 1024                        ; 4                           ; 4096                ; 1           ; 0          ; None                                         ; M10K_X38_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch0|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                                      ; AUTO       ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                                         ; M10K_X5_Y35_N0, M10K_X5_Y36_N0, M10K_X26_Y34_N0, M10K_X41_Y36_N0, M10K_X38_Y28_N0, M10K_X26_Y30_N0, M10K_X5_Y34_N0, M10K_X14_Y30_N0, M10K_X26_Y29_N0, M10K_X38_Y30_N0, M10K_X41_Y31_N0, M10K_X38_Y31_N0, M10K_X38_Y33_N0, M10K_X41_Y33_N0, M10K_X38_Y35_N0, M10K_X41_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|DLROM:spch1|altsyncram:core_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                                      ; AUTO       ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                                         ; M10K_X49_Y28_N0, M10K_X49_Y29_N0, M10K_X41_Y34_N0, M10K_X49_Y33_N0, M10K_X41_Y30_N0, M10K_X49_Y30_N0, M10K_X38_Y34_N0, M10K_X49_Y34_N0, M10K_X38_Y32_N0, M10K_X41_Y32_N0, M10K_X49_Y35_N0, M10K_X49_Y36_N0, M10K_X49_Y31_N0, M10K_X49_Y32_N0, M10K_X38_Y29_N0, M10K_X41_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf0|DPRAM512_4:ramcore|altsyncram:altsyncram_component|altsyncram_o512:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 4            ; 512          ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 512                         ; 4                           ; 512                         ; 4                           ; 2048                ; 1           ; 0          ; None                                         ; M10K_X38_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|DRUAGA_SPRITE:spr|LINEBUF_DOUBLE:linebuf|LBUF512:buf1|DPRAM512_4:ramcore|altsyncram:altsyncram_component|altsyncram_o512:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 4            ; 512          ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 512                         ; 4                           ; 512                         ; 4                           ; 2048                ; 1           ; 0          ; None                                         ; M10K_X38_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:mcpui|altsyncram:core_rtl_0|altsyncram_mgj1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 262144  ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32          ; 0          ; None                                         ; M10K_X38_Y44_N0, M10K_X14_Y44_N0, M10K_X41_Y42_N0, M10K_X41_Y39_N0, M10K_X26_Y46_N0, M10K_X41_Y46_N0, M10K_X38_Y43_N0, M10K_X38_Y39_N0, M10K_X14_Y41_N0, M10K_X5_Y45_N0, M10K_X5_Y44_N0, M10K_X5_Y41_N0, M10K_X14_Y42_N0, M10K_X5_Y43_N0, M10K_X41_Y40_N0, M10K_X5_Y40_N0, M10K_X38_Y45_N0, M10K_X14_Y45_N0, M10K_X5_Y42_N0, M10K_X5_Y39_N0, M10K_X38_Y46_N0, M10K_X14_Y46_N0, M10K_X41_Y44_N0, M10K_X41_Y41_N0, M10K_X38_Y42_N0, M10K_X41_Y43_N0, M10K_X14_Y43_N0, M10K_X41_Y37_N0, M10K_X26_Y45_N0, M10K_X41_Y45_N0, M10K_X26_Y44_N0, M10K_X38_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DLROM:scpui|altsyncram:core_rtl_0|altsyncram_6dj1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                         ; M10K_X26_Y32_N0, M10K_X14_Y32_N0, M10K_X26_Y35_N0, M10K_X5_Y37_N0, M10K_X26_Y33_N0, M10K_X26_Y31_N0, M10K_X5_Y33_N0, M10K_X14_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048:share_ram|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated|ALTSYNCRAM                                            ; M10K block ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384   ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                         ; M10K_X14_Y37_N0, M10K_X14_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram0|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384   ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                         ; M10K_X26_Y39_N0, M10K_X26_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram1|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384   ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                         ; M10K_X26_Y42_N0, M10K_X26_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram2|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384   ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                         ; M10K_X26_Y36_N0, M10K_X26_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram3|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384   ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                         ; M10K_X26_Y40_N0, M10K_X26_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram4|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384   ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                         ; M10K_X14_Y39_N0, M10K_X14_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:c_rtl_0|altsyncram_2gi1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 20           ; 8            ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 160     ; 8                           ; 20                          ; 8                           ; 20                          ; 160                 ; 1           ; 0          ; None                                         ; M10K_X14_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:fl_rtl_0|altsyncram_d0j1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64      ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                         ; M10K_X14_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|altsyncram:fm_rtl_0|altsyncram_d0j1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64      ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                         ; M10K_X14_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|altsyncram_kr91:altsyncram4|ALTSYNCRAM                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 25           ; 3            ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 75      ; 3                           ; 25                          ; 3                           ; 25                          ; 75                  ; 1           ; 0          ; None                                         ; M10K_X41_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                         ; M10K_X58_Y34_N0, M10K_X58_Y35_N0, M10K_X58_Y32_N0, M10K_X58_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:vga_osd|altshift_taps:rdout3_rtl_0|shift_taps_ftu:auto_generated|altsyncram_no91:altsyncram4|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32      ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1           ; 0          ; None                                         ; M10K_X41_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                         ; M10K_X41_Y26_N0, M10K_X41_Y27_N0, M10K_X38_Y26_N0, M10K_X38_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96      ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                         ; M10K_X38_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 1           ;
; Two Independent 18x18             ; 5           ;
; Sum of two 18x18                  ; 24          ;
; Total number of DSP blocks        ; 30          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 30          ;
; Fixed Point Mixed Sign Multiplier ; 24          ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                             ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                              ; Sum of two 18x18      ; DSP_X32_Y69_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                              ; Sum of two 18x18      ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                              ; Sum of two 18x18      ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                              ; Sum of two 18x18      ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                              ; Sum of two 18x18      ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                              ; Sum of two 18x18      ; DSP_X20_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add162~8                             ; Sum of two 18x18      ; DSP_X20_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add163~8                             ; Sum of two 18x18      ; DSP_X32_Y49_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                             ; Two Independent 18x18 ; DSP_X32_Y47_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add161~8                             ; Sum of two 18x18      ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add206~8                             ; Sum of two 18x18      ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add205~8                             ; Sum of two 18x18      ; DSP_X20_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                             ; Sum of two 18x18      ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                             ; Sum of two 18x18      ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add204~8                             ; Sum of two 18x18      ; DSP_X20_Y47_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add203~8                             ; Sum of two 18x18      ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                             ; Two Independent 18x18 ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult2~8                                          ; Two Independent 18x18 ; DSP_X32_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add106~8                             ; Sum of two 18x18      ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add107~8                             ; Sum of two 18x18      ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult0~8                                          ; Two Independent 18x18 ; DSP_X32_Y30_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult1~8                                          ; Two Independent 18x18 ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add105~8                             ; Sum of two 18x18      ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add149~8                             ; Sum of two 18x18      ; DSP_X20_Y65_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add150~8                             ; Sum of two 18x18      ; DSP_X20_Y63_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                             ; Sum of two 18x18      ; DSP_X20_Y61_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                             ; Sum of two 18x18      ; DSP_X20_Y59_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add147~8                             ; Sum of two 18x18      ; DSP_X20_Y57_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add148~8                             ; Sum of two 18x18      ; DSP_X20_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|Mult0~8 ; Independent 9x9       ; DSP_X20_Y37_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 46,640 / 289,320 ( 16 % ) ;
; C12 interconnects                           ; 649 / 13,420 ( 5 % )      ;
; C2 interconnects                            ; 12,792 / 119,108 ( 11 % ) ;
; C4 interconnects                            ; 7,760 / 56,300 ( 14 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 5,286 / 289,320 ( 2 % )   ;
; Global clocks                               ; 8 / 16 ( 50 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 199 / 852 ( 23 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 9,086 / 84,580 ( 11 % )   ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 819 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 1,235 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 17,742 / 130,992 ( 14 % ) ;
; R6 interconnects                            ; 27,582 / 266,960 ( 10 % ) ;
; Spine clocks                                ; 43 / 360 ( 12 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 28           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 60           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 117          ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 85           ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1300.0            ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 334.9             ;
; spi_sck                                                                           ; FPGA_CLK3_50                                                                      ; 222.4             ;
; FPGA_CLK3_50                                                                      ; FPGA_CLK3_50                                                                      ; 159.6             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 71.9              ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 67.4              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                              ;
+-------------------------------------+----------------------------------+-------------------+
; Source Register                     ; Destination Register             ; Delay Added in ns ;
+-------------------------------------+----------------------------------+-------------------+
; alsa:alsa|spi_data[40]              ; alsa:alsa|data1[40]              ; 2.947             ;
; alsa:alsa|spi_data[88]              ; alsa:alsa|data1[88]              ; 2.947             ;
; alsa:alsa|spi_data[63]              ; alsa:alsa|data1[63]              ; 2.939             ;
; alsa:alsa|spi_data[62]              ; alsa:alsa|data1[62]              ; 2.873             ;
; alsa:alsa|spi_data[61]              ; alsa:alsa|data1[61]              ; 2.873             ;
; alsa:alsa|spi_data[60]              ; alsa:alsa|data1[60]              ; 2.873             ;
; alsa:alsa|spi_data[81]              ; alsa:alsa|data1[81]              ; 2.871             ;
; alsa:alsa|spi_data[95]              ; alsa:alsa|data1[95]              ; 2.828             ;
; alsa:alsa|spi_data[51]              ; alsa:alsa|data1[51]              ; 2.822             ;
; alsa:alsa|spi_data[48]              ; alsa:alsa|data1[48]              ; 2.822             ;
; alsa:alsa|spi_data[70]              ; alsa:alsa|data1[70]              ; 2.822             ;
; alsa:alsa|spi_data[69]              ; alsa:alsa|data1[69]              ; 2.822             ;
; alsa:alsa|spi_data[94]              ; alsa:alsa|data1[94]              ; 2.816             ;
; alsa:alsa|spi_data[91]              ; alsa:alsa|data1[91]              ; 2.816             ;
; alsa:alsa|spi_data[90]              ; alsa:alsa|data1[90]              ; 2.816             ;
; alsa:alsa|spi_data[68]              ; alsa:alsa|data1[68]              ; 2.813             ;
; alsa:alsa|spi_data[76]              ; alsa:alsa|data1[76]              ; 2.800             ;
; alsa:alsa|spi_data[71]              ; alsa:alsa|data1[71]              ; 2.800             ;
; alsa:alsa|spi_data[66]              ; alsa:alsa|data1[66]              ; 2.800             ;
; alsa:alsa|spi_data[89]              ; alsa:alsa|data1[89]              ; 2.660             ;
; alsa:alsa|spi_data[10]              ; alsa:alsa|data1[10]              ; 2.646             ;
; alsa:alsa|spi_data[93]              ; alsa:alsa|data1[93]              ; 2.644             ;
; alsa:alsa|spi_data[35]              ; alsa:alsa|data1[35]              ; 2.628             ;
; alsa:alsa|spi_data[34]              ; alsa:alsa|data1[34]              ; 2.616             ;
; alsa:alsa|spi_data[28]              ; alsa:alsa|data1[28]              ; 2.613             ;
; alsa:alsa|spi_data[27]              ; alsa:alsa|data1[27]              ; 2.613             ;
; alsa:alsa|spi_data[41]              ; alsa:alsa|data1[41]              ; 2.610             ;
; alsa:alsa|spi_data[74]              ; alsa:alsa|data1[74]              ; 2.599             ;
; alsa:alsa|spi_data[6]               ; alsa:alsa|data1[6]               ; 2.587             ;
; alsa:alsa|spi_data[3]               ; alsa:alsa|data1[3]               ; 2.587             ;
; alsa:alsa|spi_data[53]              ; alsa:alsa|data1[53]              ; 2.584             ;
; alsa:alsa|spi_data[57]              ; alsa:alsa|data1[57]              ; 2.577             ;
; alsa:alsa|spi_data[7]               ; alsa:alsa|data1[7]               ; 2.574             ;
; alsa:alsa|spi_data[5]               ; alsa:alsa|data1[5]               ; 2.574             ;
; alsa:alsa|spi_data[4]               ; alsa:alsa|data1[4]               ; 2.574             ;
; alsa:alsa|spi_data[67]              ; alsa:alsa|data1[67]              ; 2.572             ;
; alsa:alsa|spi_data[31]              ; alsa:alsa|data1[31]              ; 2.571             ;
; alsa:alsa|spi_data[29]              ; alsa:alsa|data1[29]              ; 2.571             ;
; alsa:alsa|spi_data[58]              ; alsa:alsa|data1[58]              ; 2.571             ;
; alsa:alsa|spi_data[73]              ; alsa:alsa|data1[73]              ; 2.525             ;
; alsa:alsa|spi_data[72]              ; alsa:alsa|data1[72]              ; 2.512             ;
; alsa:alsa|spi_data[79]              ; alsa:alsa|data1[79]              ; 2.444             ;
; alsa:alsa|spi_data[36]              ; alsa:alsa|data1[36]              ; 2.427             ;
; alsa:alsa|spi_data[38]              ; alsa:alsa|data1[38]              ; 2.427             ;
; alsa:alsa|spi_data[92]              ; alsa:alsa|data1[92]              ; 2.427             ;
; alsa:alsa|spi_data[8]               ; alsa:alsa|data1[8]               ; 2.413             ;
; alsa:alsa|spi_data[12]              ; alsa:alsa|data1[12]              ; 2.411             ;
; alsa:alsa|spi_data[18]              ; alsa:alsa|data1[18]              ; 2.411             ;
; alsa:alsa|spi_data[17]              ; alsa:alsa|data1[17]              ; 2.411             ;
; alsa:alsa|spi_data[16]              ; alsa:alsa|data1[16]              ; 2.411             ;
; alsa:alsa|spi_data[26]              ; alsa:alsa|data1[26]              ; 2.403             ;
; alsa:alsa|spi_data[49]              ; alsa:alsa|data1[49]              ; 2.400             ;
; alsa:alsa|spi_data[21]              ; alsa:alsa|data1[21]              ; 2.396             ;
; alsa:alsa|spi_data[30]              ; alsa:alsa|data1[30]              ; 2.390             ;
; alsa:alsa|spi_data[55]              ; alsa:alsa|data1[55]              ; 2.390             ;
; alsa:alsa|spi_new                   ; alsa:alsa|n1                     ; 2.390             ;
; alsa:alsa|spi_data[54]              ; alsa:alsa|data1[54]              ; 2.377             ;
; alsa:alsa|spi_data[50]              ; alsa:alsa|data1[50]              ; 2.370             ;
; alsa:alsa|spi_data[85]              ; alsa:alsa|data1[85]              ; 2.357             ;
; alsa:alsa|spi_data[9]               ; alsa:alsa|data1[9]               ; 2.356             ;
; alsa:alsa|spi_data[20]              ; alsa:alsa|data1[20]              ; 2.355             ;
; alsa:alsa|spi_data[11]              ; alsa:alsa|data1[11]              ; 2.352             ;
; alsa:alsa|spi_data[25]              ; alsa:alsa|data1[25]              ; 2.312             ;
; alsa:alsa|spi_data[24]              ; alsa:alsa|data1[24]              ; 2.301             ;
; alsa:alsa|spi_data[56]              ; alsa:alsa|data1[56]              ; 2.284             ;
; alsa:alsa|spi_data[14]              ; alsa:alsa|data1[14]              ; 2.263             ;
; alsa:alsa|spi_data[37]              ; alsa:alsa|data1[37]              ; 2.262             ;
; alsa:alsa|spi_data[39]              ; alsa:alsa|data1[39]              ; 2.262             ;
; alsa:alsa|spi_data[46]              ; alsa:alsa|data1[46]              ; 2.262             ;
; alsa:alsa|spi_data[15]              ; alsa:alsa|data1[15]              ; 2.251             ;
; alsa:alsa|spi_data[13]              ; alsa:alsa|data1[13]              ; 2.251             ;
; alsa:alsa|spi_data[19]              ; alsa:alsa|data1[19]              ; 2.244             ;
; alsa:alsa|spi_data[80]              ; alsa:alsa|data1[80]              ; 2.204             ;
; alsa:alsa|spi_data[23]              ; alsa:alsa|data1[23]              ; 2.201             ;
; alsa:alsa|spi_data[43]              ; alsa:alsa|data1[43]              ; 2.196             ;
; alsa:alsa|spi_data[42]              ; alsa:alsa|data1[42]              ; 2.196             ;
; alsa:alsa|spi_data[45]              ; alsa:alsa|data1[45]              ; 2.196             ;
; alsa:alsa|spi_data[52]              ; alsa:alsa|data1[52]              ; 2.195             ;
; alsa:alsa|spi_data[83]              ; alsa:alsa|data1[83]              ; 2.191             ;
; alsa:alsa|spi_data[82]              ; alsa:alsa|data1[82]              ; 2.191             ;
; alsa:alsa|spi_data[44]              ; alsa:alsa|data1[44]              ; 2.183             ;
; alsa:alsa|spi_data[87]              ; alsa:alsa|data1[87]              ; 2.182             ;
; alsa:alsa|spi_data[75]              ; alsa:alsa|data1[75]              ; 2.153             ;
; alsa:alsa|spi_data[22]              ; alsa:alsa|data1[22]              ; 2.134             ;
; alsa:alsa|spi_data[47]              ; alsa:alsa|data1[47]              ; 2.125             ;
; alsa:alsa|spi_data[86]              ; alsa:alsa|data1[86]              ; 2.108             ;
; alsa:alsa|spi_data[84]              ; alsa:alsa|data1[84]              ; 2.108             ;
; alsa:alsa|spi_data[59]              ; alsa:alsa|data1[59]              ; 2.014             ;
; alsa:alsa|spi_data[78]              ; alsa:alsa|data1[78]              ; 1.942             ;
; alsa:alsa|spi_data[77]              ; alsa:alsa|data1[77]              ; 1.732             ;
; gp_outr[19]                         ; osd:hdmi_osd|bcnt[12]            ; 1.334             ;
; dv_vs                               ; vs                               ; 1.184             ;
; scanlines:VGA_scanlines|scanline[1] ; scanlines:VGA_scanlines|dout1[0] ; 1.055             ;
; scanlines:VGA_scanlines|scanline[0] ; scanlines:VGA_scanlines|dout1[0] ; 1.037             ;
; dv_data[13]                         ; d[13]                            ; 0.997             ;
; dv_data[21]                         ; d[21]                            ; 0.996             ;
; dv_data[12]                         ; d[12]                            ; 0.991             ;
; dv_data[19]                         ; d[19]                            ; 0.990             ;
; dv_data[18]                         ; d[18]                            ; 0.990             ;
; dv_data[14]                         ; d[14]                            ; 0.990             ;
+-------------------------------------+----------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Arcade-Druaga"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 6 clocks (5 global, 1 regional)
    Info (11162): aspi_sck~CLKENA0 with 104 fanout uses regional clock CLKCTRL_R8
        Info (11177): Node drives Regional Clock Region 0 from (0, 37) to (51, 81)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 24 fanout uses global clock CLKCTRL_G14
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 837 fanout uses global clock CLKCTRL_G13
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G5
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2612 fanout uses global clock CLKCTRL_G7
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 5756 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): FPGA_CLK3_50~inputCLKENA0 with 2021 fanout uses global clock CLKCTRL_G12
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1216 fanout uses global clock CLKCTRL_G4
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 155 fanout uses global clock CLKCTRL_G1
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 8 -multiply_by 173 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 22 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|CLKGEN:cgen|CLKS[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|HVGEN:hvgen|HBLK is being clocked by emu:emu|fpga_druaga:GameCore|CLKGEN:cgen|CLKS[2]
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|rE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|pc[0] is being clocked by emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|rE
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|rQ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|mc6809i:cpucore|IRQSample is being clocked by emu:emu|fpga_druaga:GameCore|cpucore:main_cpu|mc6809:cpu|rQ
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|CLKGEN:cgen|CLKS[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|MEMS:mems|DPRAM_2048V:main_ram1|DPRAM2K_8:ramcore|altsyncram:altsyncram_component|altsyncram_p7k2:auto_generated|ram_block1a7~portb_datain_reg0 is being clocked by emu:emu|fpga_druaga:GameCore|CLKGEN:cgen|CLKS[0]
Warning (332060): Node: emu:emu|HVGEN:hvgen|hcnt[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|DRUAGA_VIDEO:video|BGVSCR[7] is being clocked by emu:emu|HVGEN:hvgen|hcnt[1]
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|rE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|CpuState.CPUSTATE_STOP3 is being clocked by emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|rE
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|rQ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|mc6809i:cpucore|IRQSample is being clocked by emu:emu|fpga_druaga:GameCore|cpucore:sub_cpu|mc6809:cpu|rQ
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|clk24k_cnt[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|SOUT[7] is being clocked by emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|clk24k_cnt[9]
Warning (332060): Node: emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|clk24k_cnt[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|o[6] is being clocked by emu:emu|fpga_druaga:GameCore|WSG_8CH:wsg|clk24k_cnt[6]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 9 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    0.924 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.346 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Block RAM
    Extra Info (176218): Packed 818 registers into blocks of type DSP block
    Extra Info (176218): Packed 27 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 258 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:02:12
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 12 registers into blocks of type DSP block
    Extra Info (176220): Created 12 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:03:32
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:07:11
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y46 to location X21_Y57
Info (170194): Fitter routing operations ending: elapsed time is 00:02:55
Info (11888): Total time spent on timing analysis during the Fitter is 113.37 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDRAM_DQ[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[4] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[5] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[7] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[8] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[9] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[10] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[11] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[12] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[13] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[14] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[15] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 86
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/sys/sys_top.v Line: 125
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/output_files/Arcade-Druaga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 7518 megabytes
    Info: Processing ended: Thu Dec 23 21:41:51 2021
    Info: Elapsed time: 00:36:22
    Info: Total CPU time (on all processors): 00:26:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/Arcade-Druaga_MiSTer-master/output_files/Arcade-Druaga.fit.smsg.


