From fcede9dfa815193705d66346d17672473b357f30 Mon Sep 17 00:00:00 2001
From: Pardha Saradhi K <pardha.saradhi.kesapragada@intel.com>
Date: Wed, 3 Feb 2016 17:55:05 +0530
Subject: [PATCH 1851/2508] ASoC: Intel: Skylake: Change the uplink Mailbox
 offset and size

commit 9f5f66aa4b3c687c47b8767622519b2ec82d0905 from
https://github.com/01org/linux-apollolake-i

Change the uplink mailbox size to 4K and the start of this mail
box to (SRAM0_BASE + 4k). This is according to the latest
change in the Memory windows as per the latest firmware

Change-Id: I76b30894eea74c23655126d05470e10f74444060
Signed-off-by: Pardha Saradhi K <pardha.saradhi.kesapragada@intel.com>
Reviewed-on: https://git-gar-1.devtools.intel.com/gerrit/8089
Reviewed-by: Jana, MousumiX <mousumix.jana@intel.com>
Reviewed-by: Babu, Ramesh <ramesh.babu@intel.com>
Tested-by: Babu, Ramesh <ramesh.babu@intel.com>
---
 sound/soc/intel/skylake/bxt-sst.c |    6 +++---
 1 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/sound/soc/intel/skylake/bxt-sst.c b/sound/soc/intel/skylake/bxt-sst.c
index 671e3239..4a93ab7 100644
--- a/sound/soc/intel/skylake/bxt-sst.c
+++ b/sound/soc/intel/skylake/bxt-sst.c
@@ -48,9 +48,9 @@
 #define BXT_BASE_FW_MODULE_ID 0
 
 #define BXT_ADSP_SRAM1_BASE	0xA0000
-#define BXT_ADSP_W0_STAT_SZ	0x800
-#define BXT_ADSP_W0_UP_SZ	0x800
-#define BXT_ADSP_W1_SZ  0x1000
+#define BXT_ADSP_W0_STAT_SZ	0x1000
+#define BXT_ADSP_W0_UP_SZ	0x1000
+#define BXT_ADSP_W1_SZ  	0x1000
 
 /* Delay before scheduling D0i3 entry */
 #define BXT_D0I3_DELAY 5000
-- 
1.7.5.4

