#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 28 11:01:23 2024
# Process ID: 8624
# Current directory: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19840 C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.xpr
# Log file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/vivado.log
# Journal file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7\vivado.jou
# Running On: EthanWindows, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16886 MB
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availableIINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.oopen_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1130.641 ; gain = 300.516uupdate_compile_order -fileset sources_1lexit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 11:18:18 2024...
2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 11:07:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.051 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3339.504 ; gain = 2153.453
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp to C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 11:16:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 11:16:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 11:18:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 11:18:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 11:19:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 11:19:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3405.043 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'SW' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3424.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
WARNING: File MC_RotateLEDMIPS.txt referenced from process on C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.
RAM[0] = 00000000
RAM[1] = 00000000
RAM[2] = 00000000
RAM[3] = 00000000
RAM[4] = 00000000
RAM[5] = 00000000
RAM[6] = 00000000
RAM[7] = 00000000
RAM[8] = 00000000
RAM[9] = 00000000
RAM[10] = 00000000
RAM[11] = 00000000
RAM[12] = 00000000
RAM[13] = 00000000
RAM[14] = 00000000
RAM[15] = 00000000
RAM[16] = 00000000
RAM[17] = 00000000
RAM[18] = 00000000
RAM[19] = 00000000
RAM[20] = 00000000
RAM[21] = 00000000
RAM[22] = 00000000
RAM[23] = 00000000
RAM[24] = 00000000
RAM[25] = 00000000
RAM[26] = 00000000
RAM[27] = 00000000
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3435.758 ; gain = 11.695
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'SW' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
WARNING: File MC_RotateLEDMIPS.txt referenced from process on C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.
RAM[0] = 00000000
RAM[1] = 00000000
RAM[2] = 00000000
RAM[3] = 00000000
RAM[4] = 00000000
RAM[5] = 00000000
RAM[6] = 00000000
RAM[7] = 00000000
RAM[8] = 00000000
RAM[9] = 00000000
RAM[10] = 00000000
RAM[11] = 00000000
RAM[12] = 00000000
RAM[13] = 00000000
RAM[14] = 00000000
RAM[15] = 00000000
RAM[16] = 00000000
RAM[17] = 00000000
RAM[18] = 00000000
RAM[19] = 00000000
RAM[20] = 00000000
RAM[21] = 00000000
RAM[22] = 00000000
RAM[23] = 00000000
RAM[24] = 00000000
RAM[25] = 00000000
RAM[26] = 00000000
RAM[27] = 00000000
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3489.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'SW' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
WARNING: File MC_RotateLEDMIPS.txt referenced from process on C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.
RAM[0] = 00000000
RAM[1] = 00000000
RAM[2] = 00000000
RAM[3] = 00000000
RAM[4] = 00000000
RAM[5] = 00000000
RAM[6] = 00000000
RAM[7] = 00000000
RAM[8] = 00000000
RAM[9] = 00000000
RAM[10] = 00000000
RAM[11] = 00000000
RAM[12] = 00000000
RAM[13] = 00000000
RAM[14] = 00000000
RAM[15] = 00000000
RAM[16] = 00000000
RAM[17] = 00000000
RAM[18] = 00000000
RAM[19] = 00000000
RAM[20] = 00000000
RAM[21] = 00000000
RAM[22] = 00000000
RAM[23] = 00000000
RAM[24] = 00000000
RAM[25] = 00000000
RAM[26] = 00000000
RAM[27] = 00000000
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3489.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'SW' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
WARNING: File MC_RotateLEDMIPS.txt referenced from process on C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.
RAM[0] = 00000000
RAM[1] = 00000000
RAM[2] = 00000000
RAM[3] = 00000000
RAM[4] = 00000000
RAM[5] = 00000000
RAM[6] = 00000000
RAM[7] = 00000000
RAM[8] = 00000000
RAM[9] = 00000000
RAM[10] = 00000000
RAM[11] = 00000000
RAM[12] = 00000000
RAM[13] = 00000000
RAM[14] = 00000000
RAM[15] = 00000000
RAM[16] = 00000000
RAM[17] = 00000000
RAM[18] = 00000000
RAM[19] = 00000000
RAM[20] = 00000000
RAM[21] = 00000000
RAM[22] = 00000000
RAM[23] = 00000000
RAM[24] = 00000000
RAM[25] = 00000000
RAM[26] = 00000000
RAM[27] = 00000000
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3495.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'SW' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
RAM[6] = 00000000
RAM[7] = 00000000
RAM[8] = 00000000
RAM[9] = 00000000
RAM[10] = 00000000
RAM[11] = 00000000
RAM[12] = 00000000
RAM[13] = 00000000
RAM[14] = 00000000
RAM[15] = 00000000
RAM[16] = 00000000
RAM[17] = 00000000
RAM[18] = 00000000
RAM[19] = 00000000
RAM[20] = 00000000
RAM[21] = 00000000
RAM[22] = 00000000
RAM[23] = 00000000
RAM[24] = 00000000
RAM[25] = 00000000
RAM[26] = 00000000
RAM[27] = 00000000
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3497.234 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS_Instructions.txt] -no_script -reset -force -quiet
remove_files  C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS_Instructions.txt
add_files -norecurse {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MC_MIPS_Textbook.txt C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MC_RotateLEDMIPS.txt}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 12:21:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 12:21:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3502.875 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'SW' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
WARNING: File MC_RotateLEDMIPS.txt referenced from process on C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.
RAM[0] = 00000000
RAM[1] = 00000000
RAM[2] = 00000000
RAM[3] = 00000000
RAM[4] = 00000000
RAM[5] = 00000000
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3502.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'SW' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3504.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Processor HALTED!
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3509.008 ; gain = 3.512
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Processor HALTED!
Processor HALTED!
Processor HALTED!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3509.457 ; gain = 0.234
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Processor HALTED!
Processor HALTED!
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=zzzzzzzz

Fetch Status:
CS=1, WE=0, ADDR=00
instr=zzzzzzzz

Finished iteration           1
Membus status          x

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration           2
Membus status          z

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Finished iteration           3
Membus status          z

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration           4
Membus status          x

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Finished iteration           5
Membus status          z

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Finished iteration           6
Membus status          z

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration           7
Membus status          x

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Finished iteration           8
Membus status          z

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Finished iteration           9
Membus status          z

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration          10
Membus status          x

TEST COMPLETE
$stop called at time : 220 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3510.805 ; gain = 1.348
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Finished iteration           1
Membus status          x

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration           2
Membus status          z

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Finished iteration           3
Membus status          z

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration           4
Membus status          x

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Finished iteration           5
Membus status          z

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Finished iteration           6
Membus status          z

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration           7
Membus status          x

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Finished iteration           8
Membus status          z

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Finished iteration           9
Membus status          z

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Finished iteration          10
Membus status          x

TEST COMPLETE
Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3512.957 ; gain = 2.152
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

TEST COMPLETE
Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3515.008 ; gain = 0.859
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix unsigned /Complete_MIPS_tb/CPU/REG/REG
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /Complete_MIPS_tb/CPU/REG/REG 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3515.008 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix unsigned /Complete_MIPS_tb/CPU/Register/REG
/Complete_MIPS_tb/CPU/Register/REG
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 1500
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

TEST COMPLETE
Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          0

JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=xx
instr=xxxxxxxx

Decode Status:
CS=0, WE=0, ADDR=00
instr=xxxxxxxx

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3637.465 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix unsigned /Complete_MIPS_tb/CPU/Register/REG
/Complete_MIPS_tb/CPU/Register/REG
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 1500
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=20000000

Decode Status:
CS=0, WE=0, ADDR=01
instr=20000000

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20000000

Execute Status:
ALU_A          x, ALU_B          0, ALU_Result          x

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=20000000

Fetch Status:
CS=1, WE=0, ADDR=01
instr=20000000

Decode Status:
CS=0, WE=0, ADDR=02
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          x, ALU_B          1, ALU_Result          x

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=xx
instr=00010840

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          X

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xX
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Execute Status:
ALU_A          x, ALU_B          X, ALU_Result          x

Execute Status:
ALU_A          X, ALU_B          x, ALU_Result          x

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          X, ALU_B          1, ALU_Result          x

Execute Status:
ALU_A          x, ALU_B          1, ALU_Result          x

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=xx
instr=00010840

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          X

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xX
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Execute Status:
ALU_A          x, ALU_B          X, ALU_Result          x

Execute Status:
ALU_A          X, ALU_B          x, ALU_Result          x

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          X, ALU_B          1, ALU_Result          x

Execute Status:
ALU_A          x, ALU_B          1, ALU_Result          x

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=xx
instr=00010840

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          X

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xX
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Execute Status:
ALU_A          x, ALU_B          X, ALU_Result          x

Execute Status:
ALU_A          X, ALU_B          x, ALU_Result          x

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          X, ALU_B          1, ALU_Result          x

Execute Status:
ALU_A          x, ALU_B          1, ALU_Result          x

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=xx
instr=00010840

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          X

TEST COMPLETE
Writeback

Fetch Status:
CS=1, WE=0, ADDR=xX
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Execute Status:
ALU_A          x, ALU_B          X, ALU_Result          x

Execute Status:
ALU_A          X, ALU_B          x, ALU_Result          x

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          X, ALU_B          1, ALU_Result          x

Execute Status:
ALU_A          x, ALU_B          1, ALU_Result          x

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=xx
instr=00010840

Execute Status:
ALU_A          x, ALU_B          x, ALU_Result          X

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xX
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=xX
instr=14200001

Execute Status:
ALU_A          x, ALU_B          X, ALU_Result          x

Execute Status:
ALU_A          X, ALU_B          x, ALU_Result          x

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          X, ALU_B          1, ALU_Result          x

Execute Status:
ALU_A          x, ALU_B          1, ALU_Result          x

Writeback

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=xx
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20000000
RAM[1] = 20010001
RAM[2] = 00010840
RAM[3] = 14200001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3638.059 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix unsigned /Complete_MIPS_tb/CPU/Register/REG
/Complete_MIPS_tb/CPU/Register/REG
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=20000000

Decode Status:
CS=0, WE=0, ADDR=01
instr=20000000

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20000000

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20000000

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=20000000

Fetch Status:
CS=1, WE=0, ADDR=01
instr=20000000

Decode Status:
CS=0, WE=0, ADDR=02
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010001

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=01
instr=00010840

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14200001

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result 4294967294

Execute Status:
ALU_A          2, ALU_B          0, ALU_Result          2

Fetch Status:
CS=1, WE=0, ADDR=02
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=02
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result 4294967292

Execute Status:
ALU_A          4, ALU_B          0, ALU_Result          4

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          8

Writeback

Fetch Status:
CS=1, WE=0, ADDR=08
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14200001

Execute Status:
ALU_A          0, ALU_B          8, ALU_Result 4294967288

Execute Status:
ALU_A          8, ALU_B          0, ALU_Result          8

Fetch Status:
CS=1, WE=0, ADDR=08
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=08
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=08
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=08
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          8, ALU_Result         16

Writeback

Fetch Status:
CS=1, WE=0, ADDR=10
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=10
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=10
instr=14200001

Execute Status:
ALU_A          0, ALU_B         16, ALU_Result 4294967280

Execute Status:
ALU_A         16, ALU_B          0, ALU_Result         16

Fetch Status:
CS=1, WE=0, ADDR=10
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=10
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=10
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         16, ALU_Result         32

Writeback

Fetch Status:
CS=1, WE=0, ADDR=20
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=20
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=20
instr=14200001

TEST COMPLETE
Execute Status:
ALU_A          0, ALU_B         32, ALU_Result 4294967264

Execute Status:
ALU_A         32, ALU_B          0, ALU_Result         32

Fetch Status:
CS=1, WE=0, ADDR=20
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=20
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=20
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=20
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         32, ALU_Result         64

Writeback

Fetch Status:
CS=1, WE=0, ADDR=40
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=40
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=40
instr=14200001

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result 4294967232

Execute Status:
ALU_A         64, ALU_B          0, ALU_Result         64

Fetch Status:
CS=1, WE=0, ADDR=40
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=40
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=40
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=40
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result        128

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Execute Status:
ALU_A          0, ALU_B        128, ALU_Result 4294967168

Execute Status:
ALU_A        128, ALU_B          0, ALU_Result        128

Fetch Status:
CS=1, WE=0, ADDR=00
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=00
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B        128, ALU_Result        256

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Execute Status:
ALU_A          0, ALU_B        256, ALU_Result 4294967040

Execute Status:
ALU_A        256, ALU_B          0, ALU_Result        256

Fetch Status:
CS=1, WE=0, ADDR=00
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=00
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B        256, ALU_Result        512

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Execute Status:
ALU_A          0, ALU_B        512, ALU_Result 4294966784

Execute Status:
ALU_A        512, ALU_B          0, ALU_Result        512

Fetch Status:
CS=1, WE=0, ADDR=00
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=00
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B        512, ALU_Result       1024

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14200001

Execute Status:
ALU_A          0, ALU_B       1024, ALU_Result 4294966272

Execute Status:
ALU_A       1024, ALU_B          0, ALU_Result       1024

Fetch Status:
CS=1, WE=0, ADDR=00
instr=14200001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14200001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20010001
RAM[1] = 20020100
RAM[2] = 00010840
RAM[3] = 14220001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3659.543 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix unsigned /Complete_MIPS_tb/CPU/Register/REG
/Complete_MIPS_tb/CPU/Register/REG
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 1500
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=01
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=02
instr=20020100

Decode Status:
CS=0, WE=0, ADDR=01
instr=20020100

Execute Status:
ALU_A          0, ALU_B        256, ALU_Result        256

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=20020100

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20020100

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=00
instr=00010840

Execute Status:
ALU_A          0, ALU_B        256, ALU_Result        512

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result 4294967294

Execute Status:
ALU_A          2, ALU_B        256, ALU_Result 4294967042

Fetch Status:
CS=1, WE=0, ADDR=02
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=02
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result 4294967292

Execute Status:
ALU_A          4, ALU_B        256, ALU_Result 4294967044

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          8

Writeback

Fetch Status:
CS=1, WE=0, ADDR=08
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14220001

Execute Status:
ALU_A          0, ALU_B          8, ALU_Result 4294967288

Execute Status:
ALU_A          8, ALU_B        256, ALU_Result 4294967048

Fetch Status:
CS=1, WE=0, ADDR=08
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=08
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=08
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=08
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          8, ALU_Result         16

Writeback

Fetch Status:
CS=1, WE=0, ADDR=10
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=10
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=10
instr=14220001

Execute Status:
ALU_A          0, ALU_B         16, ALU_Result 4294967280

Execute Status:
ALU_A         16, ALU_B        256, ALU_Result 4294967056

Fetch Status:
CS=1, WE=0, ADDR=10
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=10
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=10
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         16, ALU_Result         32

Writeback

Fetch Status:
CS=1, WE=0, ADDR=20
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=20
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=20
instr=14220001

TEST COMPLETE
Execute Status:
ALU_A          0, ALU_B         32, ALU_Result 4294967264

Execute Status:
ALU_A         32, ALU_B        256, ALU_Result 4294967072

Fetch Status:
CS=1, WE=0, ADDR=20
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=20
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=20
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=20
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         32, ALU_Result         64

Writeback

Fetch Status:
CS=1, WE=0, ADDR=40
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=40
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=40
instr=14220001

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result 4294967232

Execute Status:
ALU_A         64, ALU_B        256, ALU_Result 4294967104

Fetch Status:
CS=1, WE=0, ADDR=40
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=40
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=40
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=40
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result        128

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14220001

Execute Status:
ALU_A          0, ALU_B        128, ALU_Result 4294967168

Execute Status:
ALU_A        128, ALU_B        256, ALU_Result 4294967168

Fetch Status:
CS=1, WE=0, ADDR=00
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=00
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=00
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B        128, ALU_Result        256

run 500 ns
Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14220001

Execute Status:
ALU_A          0, ALU_B        256, ALU_Result 4294967040

Execute Status:
ALU_A        256, ALU_B        256, ALU_Result          0

Fetch Status:
CS=1, WE=0, ADDR=00
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010001

Execute Status:
ALU_A        256, ALU_B          1, ALU_Result        257

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=01
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=01
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=01
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result 4294967294

Execute Status:
ALU_A          2, ALU_B        256, ALU_Result 4294967042

Fetch Status:
CS=1, WE=0, ADDR=02
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=02
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 20010001
RAM[1] = 20020080
RAM[2] = 00010840
RAM[3] = 14220001
RAM[4] = 20010001
RAM[5] = 08000002
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4053.312 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix unsigned /Complete_MIPS_tb/CPU/Register/REG
/Complete_MIPS_tb/CPU/Register/REG
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=01
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=xx
instr=20010001

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=02
instr=20020080

Decode Status:
CS=0, WE=0, ADDR=01
instr=20020080

Execute Status:
ALU_A          0, ALU_B        128, ALU_Result        128

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=20020080

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20020080

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=00
instr=00010840

Execute Status:
ALU_A          0, ALU_B        128, ALU_Result        256

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result 4294967294

Execute Status:
ALU_A          2, ALU_B        128, ALU_Result 4294967170

Fetch Status:
CS=1, WE=0, ADDR=02
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=02
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result 4294967292

Execute Status:
ALU_A          4, ALU_B        128, ALU_Result 4294967172

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          8

Writeback

Fetch Status:
CS=1, WE=0, ADDR=08
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14220001

Execute Status:
ALU_A          0, ALU_B          8, ALU_Result 4294967288

Execute Status:
ALU_A          8, ALU_B        128, ALU_Result 4294967176

Fetch Status:
CS=1, WE=0, ADDR=08
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=08
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=08
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=08
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          8, ALU_Result         16

Writeback

Fetch Status:
CS=1, WE=0, ADDR=10
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=10
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=10
instr=14220001

Execute Status:
ALU_A          0, ALU_B         16, ALU_Result 4294967280

Execute Status:
ALU_A         16, ALU_B        128, ALU_Result 4294967184

Fetch Status:
CS=1, WE=0, ADDR=10
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=10
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=10
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         16, ALU_Result         32

Writeback

Fetch Status:
CS=1, WE=0, ADDR=20
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=20
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=20
instr=14220001

TEST COMPLETE
Execute Status:
ALU_A          0, ALU_B         32, ALU_Result 4294967264

Execute Status:
ALU_A         32, ALU_B        128, ALU_Result 4294967200

Fetch Status:
CS=1, WE=0, ADDR=20
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=20
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=20
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=20
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         32, ALU_Result         64

Writeback

Fetch Status:
CS=1, WE=0, ADDR=40
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=40
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=40
instr=14220001

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result 4294967232

Execute Status:
ALU_A         64, ALU_B        128, ALU_Result 4294967232

Fetch Status:
CS=1, WE=0, ADDR=40
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=40
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=40
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=40
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result        128

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=00
instr=14220001

Execute Status:
ALU_A          0, ALU_B        128, ALU_Result 4294967168

Execute Status:
ALU_A        128, ALU_B        128, ALU_Result          0

Fetch Status:
CS=1, WE=0, ADDR=00
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010001

Execute Status:
ALU_A        128, ALU_B          1, ALU_Result        129

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=20010001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=20010001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=01
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=01
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=01
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          1, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=02
instr=14220001

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result 4294967294

Execute Status:
ALU_A          2, ALU_B        128, ALU_Result 4294967170

Fetch Status:
CS=1, WE=0, ADDR=02
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=02
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          2, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result 4294967292

Execute Status:
ALU_A          4, ALU_B        128, ALU_Result 4294967172

Fetch Status:
CS=1, WE=0, ADDR=04
instr=14220001

Fetch Status:
CS=1, WE=0, ADDR=05
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=04
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Fetch Status:
CS=1, WE=0, ADDR=02
instr=08000002

Decode Status:
CS=0, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=00010840

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          8

Writeback

Fetch Status:
CS=1, WE=0, ADDR=08
instr=00010840

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00010840

Decode Status:
CS=0, WE=0, ADDR=04
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14220001

Decode Status:
CS=0, WE=0, ADDR=08
instr=14220001

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 15:11:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 15:11:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 15:16:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 15:16:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property target_constrs_file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/constrs_1/new/mips.xdc [current_fileset -constrset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 15:22:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 15:22:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 15:27:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 15:27:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 15:34:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 15:34:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 16:07:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 16:07:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
get_hw_ddrmcs
WARNING: [Labtoolstcl 44-158] No matching hw_ddrmcs were found.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 16:32:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 16:32:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]'
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 16:40:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 16:40:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 16:50:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 16:50:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 17:00:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 17:00:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 17:04:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 17:04:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 17:18:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 17:18:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 17:22:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 17:22:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 17:31:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 17:31:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 17:41:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 17:41:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 17:53:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 17:53:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/utils_1/imports/synth_1/Complete_MIPS.dcp with file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/Complete_MIPS.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 18:12:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 18:12:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 28 18:13:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/synth_1/runme.log
[Thu Nov 28 18:13:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2E5EA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.runs/impl_1/Complete_MIPS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
