// Seed: 3809517531
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri id_4,
    input tri0 id_5,
    output tri id_6,
    output supply1 id_7
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    output tri1 id_8,
    input wand id_9,
    output supply0 id_10,
    input wand id_11,
    output wor id_12,
    input wire id_13,
    input wire id_14,
    output tri0 id_15,
    output supply1 id_16,
    input supply0 id_17,
    input supply0 id_18
);
  wire id_20;
  wire id_21;
  assign id_15 = id_14;
  module_0(
      id_0, id_13, id_7, id_8, id_8, id_3, id_16, id_12
  );
  wire id_22, id_23;
endmodule
