/******************************************************************************/
/* Liberty models for OTFT technology                              */
/* Generated by Zheng Yaojie using siliconsmart                                   */
/* File generated on Sat August 19 2024.                                      */
/* All rights reserved.                                                       */
/*                                                                            */
/* Notes:                                                                     */
/* This library is specifically tailored for OTFT applications.           */
/* Contained standard cell of NAND, NOR, INV, DFF.                            */
/******************************************************************************/

library(OTFT_stdlib) { 
  /* general attributes */
  technology(OTFT);
  delay_model : table_lookup ; 
  in_place_swap_mode : match_footprint ; 
  library_features(report_delay_calculation);
  /* documentation attributes */
  revision : 4 ; 
  date : "Sat August 10 2024" ; 
  comment : "Copyright (c) 2025 Zhengyj. All Rights Reserved." ; 
  /* OTFT */
  nom_process : 1 ; 
  nom_temperature : 25 ; 
  nom_voltage : 40.0 ; 
  /* unit attributes */
  time_unit : "1ns" ; 
  voltage_unit : "1V" ; 
  current_unit : "1uA" ; 
  pulling_resistance_unit : "1kohm" ; 
  leakage_power_unit : "1nW" ; 
  capacitive_load_unit(1, pf);
  /* operation conditions */

  power_supply() { 
    default_power_rail : VDD ; 
    power_rail(VDD, 40.0);
    power_rail(VSS, 0.0);
  }

  operating_conditions(OTFT_stdlib) { 
    process : 1 ; 
    temperature : 25 ; 
    voltage : 40.0 ; 
    tree_type : balanced_tree ; 
    power_rail(VDD, 40.0);
    power_rail(VSS, 0.0);
  }
  default_operating_conditions : OTFT_stdlib ; 
  /* threshold definitions */
  slew_upper_threshold_pct_rise : 90 ; 
  slew_lower_threshold_pct_rise : 10 ; 
  slew_upper_threshold_pct_fall : 90 ; 
  slew_lower_threshold_pct_fall : 10 ; 
  input_threshold_pct_rise : 50 ; 
  input_threshold_pct_fall : 50 ; 
  output_threshold_pct_rise : 50 ; 
  output_threshold_pct_fall : 50 ; 
  slew_derate_from_library : 1 ; 
  /* default attributes */
  default_leakage_power_density : 0 ; 
  default_cell_leakage_power : 0 ; 
  default_fanout_load : 1 ; 
  default_output_pin_cap : 0 ; 
  default_inout_pin_cap : 9999 ; 
  default_input_pin_cap : 9999 ; 
  default_max_transition : 10 ; 
  /* Support table template from gsclib045 */

  lu_table_template(delay_template_7x1) { 
    variable_1 : input_net_transition ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  lu_table_template(delay_template_7x7) { 
    variable_1 : input_net_transition ; 
    variable_2 : total_output_net_capacitance ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
    index_2("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  power_lut_template(energy_template_7x7) { 
    variable_1 : input_transition_time ; 
    variable_2 : total_output_net_capacitance ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
    index_2("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  lu_table_template(hold_template_7x7) { 
    variable_1 : constrained_pin_transition ; 
    variable_2 : related_pin_transition ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
    index_2("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  power_lut_template(passive_energy_template_7x1) { 
    variable_1 : input_transition_time ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  lu_table_template(recovery_template_7x7) { 
    variable_1 : constrained_pin_transition ; 
    variable_2 : related_pin_transition ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
    index_2("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  lu_table_template(removal_template_7x7) { 
    variable_1 : constrained_pin_transition ; 
    variable_2 : related_pin_transition ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
    index_2("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  lu_table_template(setup_template_7x7) { 
    variable_1 : constrained_pin_transition ; 
    variable_2 : related_pin_transition ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
    index_2("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }

  lu_table_template(width_template_7x1) { 
    variable_1 : related_pin_transition ; 
    index_1("1000.0, 1001.0, 1002.0, 1003.0, 1004.0, 1005.0, 1006.0");
  }
  /* correct for the effects of different conditions like PVT */
  k_process_cell_leakage_power : 0 ; 
  k_temp_cell_leakage_power : 0 ; 
  k_volt_cell_leakage_power : 0 ; 
  k_process_internal_power : 0 ; 
  k_temp_internal_power : 0 ; 
  k_volt_internal_power : 0 ; 
  k_process_rise_transition : 1 ; 
  k_temp_rise_transition : 0 ; 
  k_volt_rise_transition : 0 ; 
  k_process_fall_transition : 1 ; 
  k_temp_fall_transition : 0 ; 
  k_volt_fall_transition : 0 ; 
  k_process_setup_rise : 1 ; 
  k_temp_setup_rise : 0 ; 
  k_volt_setup_rise : 0 ; 
  k_process_setup_fall : 1 ; 
  k_temp_setup_fall : 0 ; 
  k_volt_setup_fall : 0 ; 
  k_process_hold_rise : 1 ; 
  k_temp_hold_rise : 0 ; 
  k_volt_hold_rise : 0 ; 
  k_process_hold_fall : 1 ; 
  k_temp_hold_fall : 0 ; 
  k_volt_hold_fall : 0 ; 
  k_process_min_pulse_width_high : 1 ; 
  k_temp_min_pulse_width_high : 0 ; 
  k_volt_min_pulse_width_high : 0 ; 
  k_process_min_pulse_width_low : 1 ; 
  k_temp_min_pulse_width_low : 0 ; 
  k_volt_min_pulse_width_low : 0 ; 
  k_process_recovery_rise : 1 ; 
  k_temp_recovery_rise : 0 ; 
  k_volt_recovery_rise : 0 ; 
  k_process_recovery_fall : 1 ; 
  k_temp_recovery_fall : 0 ; 
  k_volt_recovery_fall : 0 ; 
  k_process_cell_rise : 1 ; 
  k_temp_cell_rise : 0 ; 
  k_volt_cell_rise : 0 ; 
  k_process_cell_fall : 1 ; 
  k_temp_cell_fall : 0 ; 
  k_volt_cell_fall : 0 ; 
  k_process_wire_cap : 0 ; 
  k_temp_wire_cap : 0 ; 
  k_volt_wire_cap : 0 ; 
  k_process_wire_res : 0 ; 
  k_temp_wire_res : 0 ; 
  k_volt_wire_res : 0 ; 
  k_process_pin_cap : 0 ; 
  k_temp_pin_cap : 0 ; 
  k_volt_pin_cap : 0 ; 
  /* pad attributes */

  output_voltage(OTFT) { 
    vol : 4.0 ; 
    voh : 36.0 ; 
    vomin : 0.0 ; 
    vomax : 40.0 ; 
  }

  input_voltage(OTFT) { 
    vil : 4.0 ; 
    vih : 36.0 ; 
    vimin : 0.0 ; 
    vimax : 40.0 ; 
  }
  /* wire-loads */

  wire_load("area_zero") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 19.0476 ; 
    fanout_length(1, 0);
    fanout_length(2, 0.0);
    fanout_length(3, 0.0);
    fanout_length(4, 0.0);
    fanout_length(5, 0.0);
    fanout_length(6, 0.0);
    fanout_length(7, 0.0);
    fanout_length(8, 0.0);
    fanout_length(9, 0.0);
    fanout_length(10, 0.0);
    fanout_length(11, 0.0);
    fanout_length(12, 0.0);
    fanout_length(13, 0.0);
    fanout_length(14, 0.0);
    fanout_length(15, 0.0);
    fanout_length(16, 0.0);
    fanout_length(17, 0.0);
    fanout_length(18, 0.0);
    fanout_length(19, 0.0);
    fanout_length(20, 0.0);
  }

  wire_load("reference_area_20000") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 19.0476 ; 
    fanout_length(1, 16.6667);
    fanout_length(2, 38.5714);
    fanout_length(3, 60.4762);
    fanout_length(4, 81.9048);
    fanout_length(5, 107.143);
    fanout_length(6, 139.048);
    fanout_length(7, 168.571);
    fanout_length(8, 183.333);
    fanout_length(9, 187.619);
    fanout_length(10, 198.095);
    fanout_length(11, 221.429);
    fanout_length(12, 248.571);
    fanout_length(13, 272.381);
    fanout_length(14, 303.81);
    fanout_length(15, 369.524);
    fanout_length(16, 466.19);
    fanout_length(17, 538.095);
    fanout_length(18, 549.048);
    fanout_length(19, 559.524);
    fanout_length(20, 570.476);
  }

  wire_load("reference_area_100000") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 19.0476 ; 
    fanout_length(1, 25.7143);
    fanout_length(2, 49.5238);
    fanout_length(3, 75.7143);
    fanout_length(4, 103.81);
    fanout_length(5, 132.857);
    fanout_length(6, 163.81);
    fanout_length(7, 193.81);
    fanout_length(8, 218.095);
    fanout_length(9, 236.667);
    fanout_length(10, 256.19);
    fanout_length(11, 283.333);
    fanout_length(12, 316.667);
    fanout_length(13, 349.524);
    fanout_length(14, 383.81);
    fanout_length(15, 434.286);
    fanout_length(16, 510.952);
    fanout_length(17, 576.667);
    fanout_length(18, 578.571);
    fanout_length(19, 580.952);
    fanout_length(20, 582.857);
  }

  wire_load("reference_area_1000000") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 42.1286 ; 
    fanout_length(1, 27.619);
    fanout_length(2, 56.6667);
    fanout_length(3, 88.0952);
    fanout_length(4, 119.048);
    fanout_length(5, 150.476);
    fanout_length(6, 185.714);
    fanout_length(7, 222.381);
    fanout_length(8, 255.714);
    fanout_length(9, 291.905);
    fanout_length(10, 309.524);
    fanout_length(11, 402.381);
    fanout_length(12, 436.667);
    fanout_length(13, 440.476);
    fanout_length(14, 444.286);
    fanout_length(15, 476.667);
    fanout_length(16, 538.571);
    fanout_length(17, 608.571);
    fanout_length(18, 665.714);
    fanout_length(19, 710.476);
    fanout_length(20, 752.381);
  }

  wire_load("reference_area_2500000") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 57.0571 ; 
    fanout_length(1, 32.381);
    fanout_length(2, 80);
    fanout_length(3, 119.048);
    fanout_length(4, 175.714);
    fanout_length(5, 219.048);
    fanout_length(6, 259.524);
    fanout_length(7, 288.571);
    fanout_length(8, 297.143);
    fanout_length(9, 302.381);
    fanout_length(10, 328.095);
    fanout_length(11, 428.571);
    fanout_length(12, 442.857);
    fanout_length(13, 447.619);
    fanout_length(14, 459.048);
    fanout_length(15, 532.381);
    fanout_length(16, 659.524);
    fanout_length(17, 801.905);
    fanout_length(18, 901.905);
    fanout_length(19, 953.81);
    fanout_length(20, 990.952);
  }

  wire_load("reference_area_5000000") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 72.5476 ; 
    fanout_length(1, 34.2857);
    fanout_length(2, 81.4286);
    fanout_length(3, 124.286);
    fanout_length(4, 180);
    fanout_length(5, 264.762);
    fanout_length(6, 295.238);
    fanout_length(7, 333.333);
    fanout_length(8, 380.952);
    fanout_length(9, 428.571);
    fanout_length(10, 475.714);
    fanout_length(11, 487.619);
    fanout_length(12, 581.905);
    fanout_length(13, 619.048);
    fanout_length(14, 656.19);
    fanout_length(15, 693.333);
    fanout_length(16, 730.476);
    fanout_length(17, 767.619);
    fanout_length(18, 904.762);
    fanout_length(19, 1028.1);
    fanout_length(20, 1158.57);
  }

  wire_load("reference_area_10000000") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 121.605 ; 
    fanout_length(1, 37.1429);
    fanout_length(2, 85.7143);
    fanout_length(3, 137.143);
    fanout_length(4, 199.048);
    fanout_length(5, 266.19);
    fanout_length(6, 327.619);
    fanout_length(7, 373.81);
    fanout_length(8, 407.143);
    fanout_length(9, 437.143);
    fanout_length(10, 476.19);
    fanout_length(11, 519.048);
    fanout_length(12, 595.238);
    fanout_length(13, 666.667);
    fanout_length(14, 676.19);
    fanout_length(15, 714.286);
    fanout_length(16, 749.048);
    fanout_length(17, 864.762);
    fanout_length(18, 993.333);
    fanout_length(19, 1118.1);
    fanout_length(20, 1240);
  }

  wire_load("reference_area_25000000") { 
    resistance : 0.00034 ; 
    capacitance : 0.00022 ; 
    area : 0.00000 ; 
    slope : 199.791 ; 
    fanout_length(1, 40.9524);
    fanout_length(2, 87.619);
    fanout_length(3, 129.524);
    fanout_length(4, 201.905);
    fanout_length(5, 285.714);
    fanout_length(6, 333.333);
    fanout_length(7, 352.381);
    fanout_length(8, 419.048);
    fanout_length(9, 442.857);
    fanout_length(10, 523.81);
    fanout_length(11, 571.429);
    fanout_length(12, 666.667);
    fanout_length(13, 676.19);
    fanout_length(14, 714.286);
    fanout_length(15, 809.524);
    fanout_length(16, 922.857);
    fanout_length(17, 1158.1);
    fanout_length(18, 1390);
    fanout_length(19, 1600.95);
    fanout_length(20, 1800.95);
  }

  wire_load_selection(progressive) { 
    wire_load_from_area(0,\
                        20000,\
                        "reference_area_20000");
    wire_load_from_area(20000,\
                        100000,\
                        "reference_area_100000");
    wire_load_from_area(100000,\
                        1000000,\
                        "reference_area_1000000");
    wire_load_from_area(1000000,\
                        2500000,\
                        "reference_area_2500000");
    wire_load_from_area(2500000,\
                        5000000,\
                        "reference_area_5000000");
    wire_load_from_area(5000000,\
                        10000000,\
                        "reference_area_10000000");
    wire_load_from_area(10000000,\
                        25000000,\
                        "reference_area_25000000");
  }
  default_wire_load : area_zero ; 
  default_wire_load_mode : segmented ; 
  default_wire_load_selection : progressive ; 
  /* ----------------- *
    * Design : NAND2D1 *
    * ----------------- */

  cell(NAND2D1) { 
  }
  /* ----------------- *
    * Design : NAND2D2 *
    * ----------------- */

  cell(NAND2D2) { 
  }
  /* ----------------- *
    * Design : NAND2D4 *
    * ----------------- */

  cell(NAND2D4) { 
  }
  /* ----------------- *
    * Design : NAND2D8 *
    * ----------------- */

  cell(NAND2D8) { 
  }
  /* --------------- *
    * Design : NOR2D1 *
    * --------------- */

  cell(NOR2D1) { 
  }
  /* --------------- *
    * Design : NOR2D2 *
    * --------------- */

  cell(NOR2D2) { 
  }
  /* --------------- *
    * Design : NOR2D4 *
    * --------------- */

  cell(NOR2D4) { 
  }
  /* --------------- *
    * Design : NOR2D8 *
    * --------------- */

  cell(NOR2D8) { 
  }
  /* -------------- *
    * Design : INVD1 *
    * -------------- */

  cell(INVD1) { 
  }
  /* -------------- *
    * Design : INVD2 *
    * -------------- */

  cell(INVD2) { 
  }
  /* -------------- *
    * Design : INVD4 *
    * -------------- */

  cell(INVD4) { 
  }
  /* -------------- *
    * Design : INVD8 *
    * -------------- */

  cell(INVD8) { 
  }
}
