TRACE::2021-11-26.18:39:05::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:05::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:05::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:05::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:05::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:05::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-26.18:39:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-11-26.18:39:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-11-26.18:39:07::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-11-26.18:39:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-26.18:39:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-26.18:39:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:07::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-11-26.18:39:07::SCWPlatform::Generating the sources  .
TRACE::2021-11-26.18:39:07::SCWBDomain::Generating boot domain sources.
TRACE::2021-11-26.18:39:07::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:07::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-26.18:39:07::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:07::SCWMssOS::mss does not exists at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:07::SCWMssOS::Creating sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:07::SCWMssOS::Adding the swdes entry, created swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:07::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:07::SCWMssOS::Writing mss at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:07::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-26.18:39:07::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-11-26.18:39:07::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-11-26.18:39:07::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-26.18:39:30::SCWPlatform::Generating sources Done.
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-26.18:39:30::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-26.18:39:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-26.18:39:30::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:30::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:30::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:30::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:30::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-26.18:39:30::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:30::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:30::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:30::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:30::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-26.18:39:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-26.18:39:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:30::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:30::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::mss does not exists at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Creating sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Adding the swdes entry, created swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Writing mss at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:30::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-26.18:39:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-11-26.18:39:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-11-26.18:39:30::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-26.18:39:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-11-26.18:39:31::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:31::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:31::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-26.18:39:31::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-26.18:39:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-26.18:39:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-26.18:39:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-26.18:39:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-26.18:39:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-26.18:39:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-26.18:39:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-26.18:39:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-26.18:39:31::SCWSystem::Not a boot domain 
LOG::2021-11-26.18:39:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-26.18:39:31::SCWDomain::Generating domain artifcats
TRACE::2021-11-26.18:39:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-26.18:39:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-26.18:39:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-26.18:39:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-26.18:39:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-26.18:39:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-26.18:39:31::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-11-26.18:39:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-26.18:39:31::SCWMssOS::Copying to export directory.
TRACE::2021-11-26.18:39:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-26.18:39:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-11-26.18:39:31::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-11-26.18:39:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-26.18:39:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-26.18:39:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-26.18:39:31::SCWPlatform::Started preparing the platform 
TRACE::2021-11-26.18:39:31::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-26.18:39:31::SCWSystem::dir created 
TRACE::2021-11-26.18:39:31::SCWSystem::Writing the bif 
TRACE::2021-11-26.18:39:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-26.18:39:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-26.18:39:31::SCWPlatform::Completed generating the platform
TRACE::2021-11-26.18:39:31::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:31::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:31::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:31::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:31::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-26.18:39:31::SCWPlatform::updated the xpfm file.
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:32::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:32::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:32::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:32::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:32::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:32::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-26.18:39:32::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-26.18:39:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-26.18:39:32::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-26.18:39:32::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-26.18:39:32::SCWDomain::Generating domain artifcats
TRACE::2021-11-26.18:39:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-26.18:39:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-26.18:39:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-26.18:39:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-26.18:39:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-26.18:39:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-26.18:39:32::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-11-26.18:39:32::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-26.18:39:32::SCWMssOS::Copying to export directory.
TRACE::2021-11-26.18:39:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-26.18:39:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-11-26.18:39:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-11-26.18:39:32::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-26.18:39:32::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-26.18:39:32::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-26.18:39:32::SCWPlatform::Started preparing the platform 
TRACE::2021-11-26.18:39:32::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-26.18:39:32::SCWSystem::dir created 
TRACE::2021-11-26.18:39:32::SCWSystem::Writing the bif 
TRACE::2021-11-26.18:39:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-26.18:39:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-26.18:39:32::SCWPlatform::Completed generating the platform
TRACE::2021-11-26.18:39:32::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:32::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:32::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:39:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:39:32::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:39:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:39:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:39:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:39:32::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:39:32::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:39:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-26.18:39:32::SCWPlatform::updated the xpfm file.
LOG::2021-11-26.18:42:29::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-26.18:42:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-26.18:42:29::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-26.18:42:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-26.18:42:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-26.18:42:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-26.18:42:29::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-11-26.18:42:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:29::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:29::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-26.18:42:29::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-26.18:42:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-26.18:42:29::SCWBDomain::System Command Ran  C:&  cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-11-26.18:42:29::SCWBDomain::make: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-11-26.18:42:29::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-11-26.18:42:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-26.18:42:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:29::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:29::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-26.18:42:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-26.18:42:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-11-26.18:42:30::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-11-26.18:42:30::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-11-26.18:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2021-11-26.18:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2021-11-26.18:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2021-11-26.18:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-26.18:42:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-26.18:42:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_14/src"

TRACE::2021-11-26.18:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2021-11-26.18:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2021-11-26.18:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"ComBlock has not C files"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-11-26.18:42:32::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:32::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:32::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-26.18:42:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-26.18:42:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-11-26.18:42:32::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-11-26.18:42:32::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:32::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:32::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-26.18:42:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-26.18:42:32::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_14/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-26.18:42:32::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-26.18:42:32::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-26.18:42:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-26.18:42:32::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:32::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:32::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-26.18:42:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-26.18:42:32::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2021-11-26.18:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2021-11-26.18:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2021-11-26.18:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-11-26.18:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2021-11-26.18:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2021-11-26.18:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2021-11-26.18:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_14/src"

TRACE::2021-11-26.18:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2021-11-26.18:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-26.18:42:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-26.18:42:34::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2021-11-26.18:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:34::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2021-11-26.18:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2021-11-26.18:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:36::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-11-26.18:42:36::SCWBDomain::make --no-print-directory archive

TRACE::2021-11-26.18:42:36::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2021-11-26.18:42:36::SCWBDomain::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2021-11-26.18:42:36::SCWBDomain::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2021-11-26.18:42:36::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/l
TRACE::2021-11-26.18:42:36::SCWBDomain::ib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9
TRACE::2021-11-26.18:42:36::SCWBDomain::_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest
TRACE::2021-11-26.18:42:36::SCWBDomain::.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cort
TRACE::2021-11-26.18:42:36::SCWBDomain::exa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest
TRACE::2021-11-26.18:42:36::SCWBDomain::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_printf.o 
TRACE::2021-11-26.18:42:36::SCWBDomain::ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cor
TRACE::2021-11-26.18:42:36::SCWBDomain::texa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_c
TRACE::2021-11-26.18:42:36::SCWBDomain::ortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-11-26.18:42:36::SCWBDomain::a9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_
TRACE::2021-11-26.18:42:36::SCWBDomain::0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0
TRACE::2021-11-26.18:42:36::SCWBDomain::/lib/xemacps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xu
TRACE::2021-11-26.18:42:36::SCWBDomain::sbps_endpoint.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_c
TRACE::2021-11-26.18:42:36::SCWBDomain::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cor
TRACE::2021-11-26.18:42:36::SCWBDomain::texa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_c
TRACE::2021-11-26.18:42:36::SCWBDomain::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/l
TRACE::2021-11-26.18:42:36::SCWBDomain::ib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xcoresigh
TRACE::2021-11-26.18:42:36::SCWBDomain::tpsdcc.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.
TRACE::2021-11-26.18:42:36::SCWBDomain::o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/wr
TRACE::2021-11-26.18:42:36::SCWBDomain::ite.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vectors.o 
TRACE::2021-11-26.18:42:36::SCWBDomain::ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_sini
TRACE::2021-11-26.18:42:36::SCWBDomain::t.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttcps_options.
TRACE::2021-11-26.18:42:36::SCWBDomain::o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuar
TRACE::2021-11-26.18:42:36::SCWBDomain::tps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o 
TRACE::2021-11-26.18:42:36::SCWBDomain::ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortex
TRACE::2021-11-26.18:42:36::SCWBDomain::a9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o 
TRACE::2021-11-26.18:42:36::SCWBDomain::ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps
TRACE::2021-11-26.18:42:36::SCWBDomain::7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xttcps_sinit.o ps
TRACE::2021-11-26.18:42:36::SCWBDomain::7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2021-11-26.18:42:36::SCWBDomain::'Finished building libraries'

TRACE::2021-11-26.18:42:36::SCWBDomain::make: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-11-26.18:42:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-11-26.18:42:36::SCWBDomain::exa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-11-26.18:42:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-11-26.18:42:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-11-26.18:42:37::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-11-26.18:42:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-11-26.18:42:37::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-11-26.18:42:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-11-26.18:42:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-11-26.18:42:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-11-26.18:42:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-11-26.18:42:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-11-26.18:42:38::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-11-26.18:42:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-11-26.18:42:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-11-26.18:42:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-11-26.18:42:38::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-11-26.18:42:38::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2021-11-26.18:42:38::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2021-11-26.18:42:38::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2021-11-26.18:42:38::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2021-11-26.18:42:38::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-11-26.18:42:39::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-26.18:42:39::SCWSystem::Not a boot domain 
LOG::2021-11-26.18:42:39::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-26.18:42:39::SCWDomain::Generating domain artifcats
TRACE::2021-11-26.18:42:39::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-26.18:42:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-26.18:42:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-26.18:42:39::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-26.18:42:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:39::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:39::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-26.18:42:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-26.18:42:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-26.18:42:39::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-11-26.18:42:39::SCWMssOS::doing bsp build ... 
TRACE::2021-11-26.18:42:39::SCWMssOS::System Command Ran  C: & cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2021-11-26.18:42:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-11-26.18:42:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-11-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-26.18:42:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-26.18:42:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2021-11-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-11-26.18:42:39::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-11-26.18:42:39::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-11-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-11-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2021-11-26.18:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:40::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2021-11-26.18:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-26.18:42:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-26.18:42:40::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_14/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"ComBlock has not C files"

TRACE::2021-11-26.18:42:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-11-26.18:42:41::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:41::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-26.18:42:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-26.18:42:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-11-26.18:42:41::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-11-26.18:42:41::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-26.18:42:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-26.18:42:41::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-26.18:42:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-26.18:42:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_14/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-26.18:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-26.18:42:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-26.18:42:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-26.18:42:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-26.18:42:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-26.18:42:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-26.18:42:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-26.18:42:41::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-11-26.18:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-26.18:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-26.18:42:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2021-11-26.18:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2021-11-26.18:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:42::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2021-11-26.18:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-26.18:42:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-26.18:42:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_14/src"

TRACE::2021-11-26.18:42:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2021-11-26.18:42:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-26.18:42:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-26.18:42:43::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2021-11-26.18:42:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-26.18:42:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-26.18:42:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2021-11-26.18:42:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-26.18:42:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-26.18:42:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-11-26.18:42:45::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-11-26.18:42:45::SCWMssOS::make --no-print-directory archive

TRACE::2021-11-26.18:42:45::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2021-11-26.18:42:45::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2021-11-26.18:42:45::SCWMssOS::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2021-11-26.18:42:45::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/l
TRACE::2021-11-26.18:42:45::SCWMssOS::ib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9
TRACE::2021-11-26.18:42:45::SCWMssOS::_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest
TRACE::2021-11-26.18:42:45::SCWMssOS::.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cort
TRACE::2021-11-26.18:42:45::SCWMssOS::exa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest
TRACE::2021-11-26.18:42:45::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7
TRACE::2021-11-26.18:42:45::SCWMssOS::_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_
TRACE::2021-11-26.18:42:45::SCWMssOS::0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa
TRACE::2021-11-26.18:42:45::SCWMssOS::9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9
TRACE::2021-11-26.18:42:45::SCWMssOS::_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9
TRACE::2021-11-26.18:42:45::SCWMssOS::_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0
TRACE::2021-11-26.18:42:45::SCWMssOS::/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/x
TRACE::2021-11-26.18:42:45::SCWMssOS::qspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib
TRACE::2021-11-26.18:42:45::SCWMssOS::/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2021-11-26.18:42:45::SCWMssOS::7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_co
TRACE::2021-11-26.18:42:45::SCWMssOS::rtexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9
TRACE::2021-11-26.18:42:45::SCWMssOS::_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr
TRACE::2021-11-26.18:42:45::SCWMssOS::.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.
TRACE::2021-11-26.18:42:45::SCWMssOS::o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_
TRACE::2021-11-26.18:42:45::SCWMssOS::table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o 
TRACE::2021-11-26.18:42:45::SCWMssOS::ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps
TRACE::2021-11-26.18:42:45::SCWMssOS::7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_
TRACE::2021-11-26.18:42:45::SCWMssOS::l.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuar
TRACE::2021-11-26.18:42:45::SCWMssOS::tps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o 
TRACE::2021-11-26.18:42:45::SCWMssOS::ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortex
TRACE::2021-11-26.18:42:45::SCWMssOS::a9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o 
TRACE::2021-11-26.18:42:45::SCWMssOS::ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps
TRACE::2021-11-26.18:42:45::SCWMssOS::7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xttcps_sinit.o ps
TRACE::2021-11-26.18:42:45::SCWMssOS::7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2021-11-26.18:42:45::SCWMssOS::'Finished building libraries'

TRACE::2021-11-26.18:42:45::SCWMssOS::Copying to export directory.
TRACE::2021-11-26.18:42:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-26.18:42:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-26.18:42:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-26.18:42:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-26.18:42:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-26.18:42:46::SCWPlatform::Started preparing the platform 
TRACE::2021-11-26.18:42:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-26.18:42:46::SCWSystem::dir created 
TRACE::2021-11-26.18:42:46::SCWSystem::Writing the bif 
TRACE::2021-11-26.18:42:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-26.18:42:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-26.18:42:46::SCWPlatform::Completed generating the platform
TRACE::2021-11-26.18:42:46::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:42:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:42:46::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:42:46::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.18:42:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.18:42:46::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-26.18:42:46::SCWPlatform::updated the xpfm file.
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.18:42:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.18:42:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.18:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-26.18:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.18:42:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.18:42:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.18:42:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:02::SCWPlatform::Clearing the existing platform
TRACE::2021-11-26.19:05:02::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-26.19:05:02::SCWBDomain::clearing the fsbl build
TRACE::2021-11-26.19:05:02::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:02::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:02::SCWSystem::Clearing the domains completed.
TRACE::2021-11-26.19:05:02::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-26.19:05:02::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:02::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:02::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:02::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-26.19:05:04::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-26.19:05:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-26.19:05:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-26.19:05:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-26.19:05:04::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-26.19:05:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-26.19:05:04::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:04::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:04::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-11-26.19:05:04::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.19:05:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.19:05:04::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-26.19:05:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:04::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWReader::No isolation master present  
TRACE::2021-11-26.19:05:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-26.19:05:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-26.19:05:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:04::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-26.19:05:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-26.19:05:04::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.19:05:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.19:05:04::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-26.19:05:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:04::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:04::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:04::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:04::SCWReader::No isolation master present  
TRACE::2021-11-26.19:05:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:34::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-26.19:05:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:36::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:36::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:36::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-26.19:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-26.19:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:36::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:36::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-26.19:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:36::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.19:05:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.19:05:36::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:36::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-26.19:05:36::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.19:05:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.19:05:36::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-26.19:05:36::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-26.19:05:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-11-26.19:05:38::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-26.19:05:38::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:38::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-26.19:05:38::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-26.19:05:38::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-26.19:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-26.19:05:38::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-26.19:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-26.19:05:48::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-26.19:05:48::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-26.19:05:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-26.19:05:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-26.19:05:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-26.19:05:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-26.19:05:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-26.19:05:48::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-26.19:05:48::SCWSystem::Not a boot domain 
LOG::2021-11-26.19:05:48::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-26.19:05:48::SCWDomain::Generating domain artifcats
TRACE::2021-11-26.19:05:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-26.19:05:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-26.19:05:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-26.19:05:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-26.19:05:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:48::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-26.19:05:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-26.19:05:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:48::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:48::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:48::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-26.19:05:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-26.19:05:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-26.19:05:48::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-11-26.19:05:48::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-26.19:05:48::SCWMssOS::Copying to export directory.
TRACE::2021-11-26.19:05:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-26.19:05:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-26.19:05:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-26.19:05:49::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-26.19:05:49::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-26.19:05:49::SCWPlatform::Started preparing the platform 
TRACE::2021-11-26.19:05:49::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-26.19:05:49::SCWSystem::dir created 
TRACE::2021-11-26.19:05:49::SCWSystem::Writing the bif 
TRACE::2021-11-26.19:05:49::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-26.19:05:49::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-26.19:05:49::SCWPlatform::Completed generating the platform
TRACE::2021-11-26.19:05:49::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.19:05:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.19:05:49::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:49::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-26.19:05:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-26.19:05:49::SCWMssOS::Commit changes completed.
TRACE::2021-11-26.19:05:49::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:49::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-26.19:05:49::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-26.19:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:49::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:49::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-26.19:05:49::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:49::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-26.19:05:49::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-26.19:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:49::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:49::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-26.19:05:49::SCWPlatform::updated the xpfm file.
TRACE::2021-11-26.19:05:49::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-26.19:05:49::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-26.19:05:49::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-26.19:05:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-26.19:05:49::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-26.19:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-26.19:05:49::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-26.19:05:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-26.19:05:49::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:32::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:32::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:32::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-29.15:01:34::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-29.15:01:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.15:01:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.15:01:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-29.15:01:34::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.15:01:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.15:01:34::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-11-29.15:01:34::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:01:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:01:34::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:01:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.15:01:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWReader::No isolation master present  
TRACE::2021-11-29.15:01:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.15:01:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.15:01:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:34::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.15:01:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.15:01:34::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:01:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:01:34::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:01:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.15:01:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:34::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:34::SCWReader::No isolation master present  
TRACE::2021-11-29.15:01:41::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:41::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:41::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.15:01:41::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:41::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:43::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-29.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-29.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-29.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:43::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:01:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:01:43::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:01:43::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.15:01:43::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:01:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:01:43::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:01:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:01:43::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.15:01:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2021-11-29.15:01:45::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.15:01:45::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:01:45::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.15:01:45::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:01:45::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:45::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-11-29.15:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-29.15:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:45::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:45::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:01:45::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:01:45::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-11-29.15:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-29.15:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:01:45::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:01:45::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:01:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-29.15:02:46::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-29.15:02:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-29.15:02:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-29.15:02:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-29.15:02:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-29.15:02:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-29.15:02:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-29.15:02:46::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.15:02:46::SCWSystem::Not a boot domain 
LOG::2021-11-29.15:02:46::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:02:46::SCWDomain::Generating domain artifcats
TRACE::2021-11-29.15:02:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-29.15:02:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-29.15:02:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-29.15:02:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-29.15:02:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:02:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-11-29.15:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-29.15:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:02:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:02:46::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-29.15:02:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:02:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-29.15:02:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-29.15:02:46::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:02:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-29.15:02:46::SCWMssOS::Copying to export directory.
TRACE::2021-11-29.15:02:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-29.15:02:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-29.15:02:50::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.15:02:50::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-29.15:02:50::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-29.15:02:50::SCWPlatform::Started preparing the platform 
TRACE::2021-11-29.15:02:50::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-29.15:02:50::SCWSystem::dir created 
TRACE::2021-11-29.15:02:50::SCWSystem::Writing the bif 
TRACE::2021-11-29.15:02:50::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-29.15:02:50::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-29.15:02:50::SCWPlatform::Completed generating the platform
TRACE::2021-11-29.15:02:50::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:02:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:02:50::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:02:50::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:02:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:02:50::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:02:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:02:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-11-29.15:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-29.15:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:02:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:02:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:02:50::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:02:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:02:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-11-29.15:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-29.15:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:02:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:02:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:02:50::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:02:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-29.15:02:50::SCWPlatform::updated the xpfm file.
TRACE::2021-11-29.15:02:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:02:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:02:50::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:02:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-11-29.15:02:50::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-29.15:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:02:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:02:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:02:50::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:36::SCWPlatform::Clearing the existing platform
TRACE::2021-11-29.15:20:36::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-29.15:20:36::SCWBDomain::clearing the fsbl build
TRACE::2021-11-29.15:20:36::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:36::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:36::SCWSystem::Clearing the domains completed.
TRACE::2021-11-29.15:20:36::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-29.15:20:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:36::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:36::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-29.15:20:38::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-29.15:20:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.15:20:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.15:20:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-29.15:20:38::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.15:20:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.15:20:38::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-11-29.15:20:38::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:20:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:20:38::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.15:20:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWReader::No isolation master present  
TRACE::2021-11-29.15:20:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.15:20:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.15:20:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:38::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.15:20:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.15:20:38::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:20:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:20:38::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.15:20:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:38::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:38::SCWReader::No isolation master present  
TRACE::2021-11-29.15:20:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:44::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.15:20:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:44::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:46::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-29.15:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-29.15:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-29.15:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:46::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:20:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:20:46::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:46::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.15:20:46::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:20:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:20:46::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:20:46::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:46::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.15:20:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2021-11-29.15:20:48::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.15:20:48::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:48::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.15:20:48::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-29.15:20:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-29.15:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:48::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:48::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:48::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-29.15:20:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-29.15:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:48::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:48::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-29.15:20:54::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-29.15:20:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-29.15:20:54::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-29.15:20:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-29.15:20:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-29.15:20:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-29.15:20:54::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-29.15:20:54::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.15:20:54::SCWSystem::Not a boot domain 
LOG::2021-11-29.15:20:54::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:20:54::SCWDomain::Generating domain artifcats
TRACE::2021-11-29.15:20:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-29.15:20:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-29.15:20:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-29.15:20:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-29.15:20:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-29.15:20:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-29.15:20:54::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-11-29.15:20:54::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-29.15:20:54::SCWMssOS::Copying to export directory.
TRACE::2021-11-29.15:20:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-29.15:20:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-29.15:20:54::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.15:20:54::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-29.15:20:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-29.15:20:54::SCWPlatform::Started preparing the platform 
TRACE::2021-11-29.15:20:54::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-29.15:20:54::SCWSystem::dir created 
TRACE::2021-11-29.15:20:54::SCWSystem::Writing the bif 
TRACE::2021-11-29.15:20:54::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-29.15:20:54::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-29.15:20:54::SCWPlatform::Completed generating the platform
TRACE::2021-11-29.15:20:54::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:20:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:20:54::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:54::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.15:20:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.15:20:54::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-29.15:20:54::SCWPlatform::updated the xpfm file.
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.15:20:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.15:20:54::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.15:20:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-29.15:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.15:20:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.15:20:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.15:20:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:22::SCWPlatform::Clearing the existing platform
TRACE::2021-11-29.16:26:22::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-29.16:26:23::SCWBDomain::clearing the fsbl build
TRACE::2021-11-29.16:26:23::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:23::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:23::SCWSystem::Clearing the domains completed.
TRACE::2021-11-29.16:26:23::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-29.16:26:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:23::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:23::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-29.16:26:25::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-29.16:26:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.16:26:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.16:26:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-29.16:26:25::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.16:26:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.16:26:25::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:25::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:25::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-11-29.16:26:25::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:26:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:26:25::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.16:26:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:25::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWReader::No isolation master present  
TRACE::2021-11-29.16:26:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.16:26:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.16:26:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:25::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.16:26:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.16:26:25::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:26:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:26:25::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.16:26:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:25::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:25::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:25::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:25::SCWReader::No isolation master present  
TRACE::2021-11-29.16:26:33::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:33::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:33::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.16:26:33::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:33::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:35::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:35::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:35::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-29.16:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:35::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-11-29.16:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:35::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:35::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-29.16:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:35::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:26:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:26:35::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:35::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.16:26:35::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:26:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:26:35::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:35::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:26:35::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:35::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.16:26:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2021-11-29.16:26:37::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.16:26:37::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:37::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.16:26:37::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2021-11-29.16:26:37::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-29.16:26:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:37::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:37::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:37::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2021-11-29.16:26:37::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-29.16:26:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:37::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:37::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-29.16:26:43::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-29.16:26:43::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-29.16:26:43::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-29.16:26:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-29.16:26:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-29.16:26:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-29.16:26:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-29.16:26:43::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.16:26:43::SCWSystem::Not a boot domain 
LOG::2021-11-29.16:26:43::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:26:43::SCWDomain::Generating domain artifcats
TRACE::2021-11-29.16:26:43::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-29.16:26:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-29.16:26:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-29.16:26:43::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-29.16:26:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-29.16:26:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-29.16:26:43::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:26:43::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-29.16:26:43::SCWMssOS::Copying to export directory.
TRACE::2021-11-29.16:26:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-29.16:26:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-29.16:26:43::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.16:26:43::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-29.16:26:43::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-29.16:26:43::SCWPlatform::Started preparing the platform 
TRACE::2021-11-29.16:26:43::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-29.16:26:43::SCWSystem::dir created 
TRACE::2021-11-29.16:26:43::SCWSystem::Writing the bif 
TRACE::2021-11-29.16:26:43::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-29.16:26:43::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-29.16:26:43::SCWPlatform::Completed generating the platform
TRACE::2021-11-29.16:26:43::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:26:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:26:43::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:43::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:26:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:26:43::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-29.16:26:43::SCWPlatform::updated the xpfm file.
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:26:43::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-29.16:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:26:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:26:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:26:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:08::SCWPlatform::Clearing the existing platform
TRACE::2021-11-29.16:37:08::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-29.16:37:08::SCWBDomain::clearing the fsbl build
TRACE::2021-11-29.16:37:09::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:09::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:09::SCWSystem::Clearing the domains completed.
TRACE::2021-11-29.16:37:09::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-29.16:37:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:09::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:09::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-29.16:37:11::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-29.16:37:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.16:37:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.16:37:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-29.16:37:11::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.16:37:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.16:37:11::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-11-29.16:37:11::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:37:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:37:11::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.16:37:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWReader::No isolation master present  
TRACE::2021-11-29.16:37:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.16:37:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.16:37:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:11::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.16:37:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.16:37:11::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:37:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:37:11::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.16:37:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:11::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:11::SCWReader::No isolation master present  
TRACE::2021-11-29.16:37:16::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:16::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:16::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.16:37:16::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:16::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:18::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:18::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:18::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:18::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:18::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2021-11-29.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:18::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:18::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2021-11-29.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:18::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:18::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2021-11-29.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:18::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:37:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:37:18::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:18::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.16:37:18::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:37:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:37:18::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:37:18::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:18::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:18::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.16:37:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2021-11-29.16:37:20::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.16:37:20::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:20::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.16:37:20::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2021-11-29.16:37:20::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2021-11-29.16:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:20::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:20::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:20::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2021-11-29.16:37:20::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2021-11-29.16:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:20::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:20::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-29.16:37:27::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-29.16:37:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-29.16:37:27::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-29.16:37:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-29.16:37:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-29.16:37:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-29.16:37:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-29.16:37:27::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.16:37:27::SCWSystem::Not a boot domain 
LOG::2021-11-29.16:37:27::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:37:27::SCWDomain::Generating domain artifcats
TRACE::2021-11-29.16:37:27::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-29.16:37:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-29.16:37:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-29.16:37:27::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:27::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:27::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:27::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-29.16:37:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-29.16:37:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-29.16:37:27::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-11-29.16:37:27::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-29.16:37:27::SCWMssOS::Copying to export directory.
TRACE::2021-11-29.16:37:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-29.16:37:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-29.16:37:27::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.16:37:27::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-29.16:37:27::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-29.16:37:27::SCWPlatform::Started preparing the platform 
TRACE::2021-11-29.16:37:27::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-29.16:37:27::SCWSystem::dir created 
TRACE::2021-11-29.16:37:27::SCWSystem::Writing the bif 
TRACE::2021-11-29.16:37:27::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-29.16:37:27::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-29.16:37:27::SCWPlatform::Completed generating the platform
TRACE::2021-11-29.16:37:27::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:37:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:27::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.16:37:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.16:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:27::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:27::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:27::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:27::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:27::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:27::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-29.16:37:27::SCWPlatform::updated the xpfm file.
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.16:37:27::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.16:37:27::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.16:37:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2021-11-29.16:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.16:37:27::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.16:37:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.16:37:27::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:49::SCWPlatform::Clearing the existing platform
TRACE::2021-11-29.18:49:49::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-29.18:49:49::SCWBDomain::clearing the fsbl build
TRACE::2021-11-29.18:49:49::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:49::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:49::SCWSystem::Clearing the domains completed.
TRACE::2021-11-29.18:49:49::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-29.18:49:49::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:49::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:49::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:49::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:49::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-29.18:49:51::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-29.18:49:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.18:49:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.18:49:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-29.18:49:51::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.18:49:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.18:49:51::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:49:51::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:49:51::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-11-29.18:49:51::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.18:49:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.18:49:51::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:49:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.18:49:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:49:51::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWReader::No isolation master present  
TRACE::2021-11-29.18:49:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-29.18:49:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-11-29.18:49:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:49:51::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.18:49:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-29.18:49:51::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.18:49:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.18:49:51::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:49:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-29.18:49:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:51::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:49:51::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:51::SCWReader::No isolation master present  
TRACE::2021-11-29.18:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:57::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.18:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:57::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:59::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:49:59::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_20
TRACE::2021-11-29.18:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2021-11-29.18:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:59::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:49:59::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_20
TRACE::2021-11-29.18:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:49:59::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.18:49:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.18:49:59::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:49:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-29.18:49:59::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.18:49:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.18:49:59::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:49:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-11-29.18:49:59::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:49:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:49:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:49:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:49:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-29.18:50:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_21
TRACE::2021-11-29.18:50:01::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-29.18:50:01::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:50:01::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-11-29.18:50:01::SCWMssOS::Writing the mss file completed C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:50:01::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:50:01::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:50:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2021-11-29.18:50:01::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2021-11-29.18:50:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:50:01::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:50:01::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:50:01::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:01::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:50:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2021-11-29.18:50:01::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2021-11-29.18:50:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:50:01::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:50:01::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-29.18:50:08::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-29.18:50:08::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-29.18:50:08::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-29.18:50:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-29.18:50:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-29.18:50:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-29.18:50:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-29.18:50:08::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.18:50:08::SCWSystem::Not a boot domain 
LOG::2021-11-29.18:50:08::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-11-29.18:50:08::SCWDomain::Generating domain artifcats
TRACE::2021-11-29.18:50:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-29.18:50:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-29.18:50:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-11-29.18:50:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:50:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:50:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-11-29.18:50:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-29.18:50:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-29.18:50:08::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-11-29.18:50:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-29.18:50:08::SCWMssOS::Copying to export directory.
TRACE::2021-11-29.18:50:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-29.18:50:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-29.18:50:08::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-11-29.18:50:08::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-29.18:50:08::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-29.18:50:08::SCWPlatform::Started preparing the platform 
TRACE::2021-11-29.18:50:08::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-29.18:50:08::SCWSystem::dir created 
TRACE::2021-11-29.18:50:08::SCWSystem::Writing the bif 
TRACE::2021-11-29.18:50:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-29.18:50:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-29.18:50:08::SCWPlatform::Completed generating the platform
TRACE::2021-11-29.18:50:08::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.18:50:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.18:50:08::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:50:08::SCWMssOS::Saving the mss changes C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-11-29.18:50:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-11-29.18:50:08::SCWMssOS::Commit changes completed.
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:50:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:50:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:50:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:50:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1ee4d70c20f422a58c8c0662fe975cc1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"4eabf98661c4e4cfa1a2066ecb96712f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-29.18:50:08::SCWPlatform::updated the xpfm file.
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw
TRACE::2021-11-29.18:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-29.18:50:08::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2021-11-29.18:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2021-11-29.18:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-29.18:50:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-11-29.18:50:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-29.18:50:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/fsm_test/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
