INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/pkg_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/LAB_1/LAB_1.srcs/sources_1/new/module_alu_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_bandera_z.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_bandera_z
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_decre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_decre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_incre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_incre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_mux16a1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_mux16a1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_not.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_not
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/LAB_1/LAB_1.srcs/sources_1/new/module_alu_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_shift_l.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_shift_l
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_shift_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_shift_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/Modulos_sv/module_alu_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_xor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Vivado/LAB_1/LAB_1.srcs/sources_1/new/tb_module_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module_alu
