********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-06-30.17:05:29
COMMAND: -f UnitForLoop.sl -d ast -I./ -d uhdm -d inst -nocache -nobuiltin -elabuhdm

[INF:CM0023] Creating log file ./slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:CM0005] Include path "../../../UVM/uvm-1.2/src/" does not exist.

[INF:CP0300] Compilation...

[INF:CP0302] top.v:1: Compile class "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:CP0332] top.v:10: Function "f3" is not defined for variable "this" of type work@top,
             top.v:1: type definition.

[ERR:CP0332] top.v:14: Function "f4" is not defined for variable "this" of type work@top,
             top.v:1: type definition.

[ERR:CP0332] top.v:18: Function "f5" is not defined for variable "this" of type work@top,
             top.v:1: type definition.

[ERR:CP0332] top.v:23: Function "f6" is not defined for variable "this" of type work@top,
             top.v:1: type definition.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 4

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

