$date
	Mon Dec 22 14:25:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comb_tb $end
$var wire 1 ! Y_struct $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module U2 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Y $end
$var wire 1 & Y1 $end
$var wire 1 ' Y2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1&
1#
1"
#20
1'
0&
1%
1$
0#
0"
#30
1&
1#
1"
#40
0!
0'
0&
0%
0#
#50
