{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675141619930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675141619931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 00:06:59 2023 " "Processing started: Tue Jan 31 00:06:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675141619931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675141619931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675141619931 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675141620135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675141620164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675141620164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675141620167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675141620167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675141620170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675141620170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675141620171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675141620171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675141620173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675141620173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(43) " "Verilog HDL information at datapath_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675141620175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear DataPath.v(48) " "Verilog HDL Implicit Net warning at DataPath.v(48): created implicit net for \"clear\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in DataPath.v(48) " "Verilog HDL Implicit Net warning at DataPath.v(48): created implicit net for \"R0in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in DataPath.v(52) " "Verilog HDL Implicit Net warning at DataPath.v(52): created implicit net for \"R4in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in DataPath.v(53) " "Verilog HDL Implicit Net warning at DataPath.v(53): created implicit net for \"R5in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in DataPath.v(54) " "Verilog HDL Implicit Net warning at DataPath.v(54): created implicit net for \"R6in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in DataPath.v(55) " "Verilog HDL Implicit Net warning at DataPath.v(55): created implicit net for \"R7in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in DataPath.v(56) " "Verilog HDL Implicit Net warning at DataPath.v(56): created implicit net for \"R8in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in DataPath.v(57) " "Verilog HDL Implicit Net warning at DataPath.v(57): created implicit net for \"R9in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in DataPath.v(58) " "Verilog HDL Implicit Net warning at DataPath.v(58): created implicit net for \"R10in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in DataPath.v(59) " "Verilog HDL Implicit Net warning at DataPath.v(59): created implicit net for \"R11in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in DataPath.v(60) " "Verilog HDL Implicit Net warning at DataPath.v(60): created implicit net for \"R12in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in DataPath.v(61) " "Verilog HDL Implicit Net warning at DataPath.v(61): created implicit net for \"R13in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in DataPath.v(62) " "Verilog HDL Implicit Net warning at DataPath.v(62): created implicit net for \"R14in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in DataPath.v(63) " "Verilog HDL Implicit Net warning at DataPath.v(63): created implicit net for \"R15in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin DataPath.v(66) " "Verilog HDL Implicit Net warning at DataPath.v(66): created implicit net for \"HIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin DataPath.v(67) " "Verilog HDL Implicit Net warning at DataPath.v(67): created implicit net for \"LOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIin DataPath.v(68) " "Verilog HDL Implicit Net warning at DataPath.v(68): created implicit net for \"ZHIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLOin DataPath.v(69) " "Verilog HDL Implicit Net warning at DataPath.v(69): created implicit net for \"ZLOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortIn DataPath.v(76) " "Verilog HDL Implicit Net warning at DataPath.v(76): created implicit net for \"InPortIn\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CSignIn DataPath.v(77) " "Verilog HDL Implicit Net warning at DataPath.v(77): created implicit net for \"CSignIn\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0out DataPath.v(84) " "Verilog HDL Implicit Net warning at DataPath.v(84): created implicit net for \"R0out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1out DataPath.v(84) " "Verilog HDL Implicit Net warning at DataPath.v(84): created implicit net for \"R1out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4out DataPath.v(84) " "Verilog HDL Implicit Net warning at DataPath.v(84): created implicit net for \"R4out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5out DataPath.v(84) " "Verilog HDL Implicit Net warning at DataPath.v(84): created implicit net for \"R5out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6out DataPath.v(84) " "Verilog HDL Implicit Net warning at DataPath.v(84): created implicit net for \"R6out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7out DataPath.v(84) " "Verilog HDL Implicit Net warning at DataPath.v(84): created implicit net for \"R7out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R8out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R9out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R10out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620176 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R11out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R12out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R13out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R14out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15out DataPath.v(85) " "Verilog HDL Implicit Net warning at DataPath.v(85): created implicit net for \"R15out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIout DataPath.v(86) " "Verilog HDL Implicit Net warning at DataPath.v(86): created implicit net for \"HIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOout DataPath.v(86) " "Verilog HDL Implicit Net warning at DataPath.v(86): created implicit net for \"LOout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIout DataPath.v(86) " "Verilog HDL Implicit Net warning at DataPath.v(86): created implicit net for \"ZHIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PortInout DataPath.v(86) " "Verilog HDL Implicit Net warning at DataPath.v(86): created implicit net for \"PortInout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CSignout DataPath.v(86) " "Verilog HDL Implicit Net warning at DataPath.v(86): created implicit net for \"CSignout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"S0\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"S1\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"S2\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"S3\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"S4\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675141620177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675141620201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675141620207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "DataPath.v" "MDR" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675141620225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675141620229 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YMuxOut ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): variable \"YMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxOut ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): variable \"BusMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YMuxOut ALU.v(56) " "Verilog HDL Always Construct warning at ALU.v(56): variable \"YMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YMuxOut ALU.v(61) " "Verilog HDL Always Construct warning at ALU.v(61): variable \"YMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(24) " "Verilog HDL Case Statement warning at ALU.v(24): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(12) " "Inferred latch for \"C\[0\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(12) " "Inferred latch for \"C\[1\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(12) " "Inferred latch for \"C\[2\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(12) " "Inferred latch for \"C\[3\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(12) " "Inferred latch for \"C\[4\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(12) " "Inferred latch for \"C\[5\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(12) " "Inferred latch for \"C\[6\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(12) " "Inferred latch for \"C\[7\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620231 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(12) " "Inferred latch for \"C\[8\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(12) " "Inferred latch for \"C\[9\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(12) " "Inferred latch for \"C\[10\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(12) " "Inferred latch for \"C\[11\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(12) " "Inferred latch for \"C\[12\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(12) " "Inferred latch for \"C\[13\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(12) " "Inferred latch for \"C\[14\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(12) " "Inferred latch for \"C\[15\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(12) " "Inferred latch for \"C\[16\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] ALU.v(12) " "Inferred latch for \"C\[17\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] ALU.v(12) " "Inferred latch for \"C\[18\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] ALU.v(12) " "Inferred latch for \"C\[19\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] ALU.v(12) " "Inferred latch for \"C\[20\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] ALU.v(12) " "Inferred latch for \"C\[21\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] ALU.v(12) " "Inferred latch for \"C\[22\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] ALU.v(12) " "Inferred latch for \"C\[23\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] ALU.v(12) " "Inferred latch for \"C\[24\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] ALU.v(12) " "Inferred latch for \"C\[25\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] ALU.v(12) " "Inferred latch for \"C\[26\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] ALU.v(12) " "Inferred latch for \"C\[27\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] ALU.v(12) " "Inferred latch for \"C\[28\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] ALU.v(12) " "Inferred latch for \"C\[29\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] ALU.v(12) " "Inferred latch for \"C\[30\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] ALU.v(12) " "Inferred latch for \"C\[31\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[32\] ALU.v(12) " "Inferred latch for \"C\[32\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[33\] ALU.v(12) " "Inferred latch for \"C\[33\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[34\] ALU.v(12) " "Inferred latch for \"C\[34\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[35\] ALU.v(12) " "Inferred latch for \"C\[35\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[36\] ALU.v(12) " "Inferred latch for \"C\[36\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[37\] ALU.v(12) " "Inferred latch for \"C\[37\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620232 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[38\] ALU.v(12) " "Inferred latch for \"C\[38\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[39\] ALU.v(12) " "Inferred latch for \"C\[39\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[40\] ALU.v(12) " "Inferred latch for \"C\[40\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[41\] ALU.v(12) " "Inferred latch for \"C\[41\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[42\] ALU.v(12) " "Inferred latch for \"C\[42\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[43\] ALU.v(12) " "Inferred latch for \"C\[43\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[44\] ALU.v(12) " "Inferred latch for \"C\[44\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[45\] ALU.v(12) " "Inferred latch for \"C\[45\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[46\] ALU.v(12) " "Inferred latch for \"C\[46\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[47\] ALU.v(12) " "Inferred latch for \"C\[47\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[48\] ALU.v(12) " "Inferred latch for \"C\[48\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[49\] ALU.v(12) " "Inferred latch for \"C\[49\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[50\] ALU.v(12) " "Inferred latch for \"C\[50\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[51\] ALU.v(12) " "Inferred latch for \"C\[51\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[52\] ALU.v(12) " "Inferred latch for \"C\[52\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[53\] ALU.v(12) " "Inferred latch for \"C\[53\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[54\] ALU.v(12) " "Inferred latch for \"C\[54\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[55\] ALU.v(12) " "Inferred latch for \"C\[55\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[56\] ALU.v(12) " "Inferred latch for \"C\[56\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[57\] ALU.v(12) " "Inferred latch for \"C\[57\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[58\] ALU.v(12) " "Inferred latch for \"C\[58\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[59\] ALU.v(12) " "Inferred latch for \"C\[59\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[60\] ALU.v(12) " "Inferred latch for \"C\[60\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[61\] ALU.v(12) " "Inferred latch for \"C\[61\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[62\] ALU.v(12) " "Inferred latch for \"C\[62\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[63\] ALU.v(12) " "Inferred latch for \"C\[63\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620233 "|DataPath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675141620235 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(24) " "Verilog HDL Always Construct warning at Bus.v(24): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S0 Bus.v(11) " "Output port \"S0\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S1 Bus.v(11) " "Output port \"S1\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S2 Bus.v(11) " "Output port \"S2\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S3 Bus.v(11) " "Output port \"S3\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S4 Bus.v(11) " "Output port \"S4\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(93) " "Inferred latch for \"q\[0\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(93) " "Inferred latch for \"q\[1\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(93) " "Inferred latch for \"q\[2\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(93) " "Inferred latch for \"q\[3\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(93) " "Inferred latch for \"q\[4\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(93) " "Inferred latch for \"q\[5\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(93) " "Inferred latch for \"q\[6\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(93) " "Inferred latch for \"q\[7\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Bus.v(93) " "Inferred latch for \"q\[8\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Bus.v(93) " "Inferred latch for \"q\[9\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Bus.v(93) " "Inferred latch for \"q\[10\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Bus.v(93) " "Inferred latch for \"q\[11\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620237 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Bus.v(93) " "Inferred latch for \"q\[12\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Bus.v(93) " "Inferred latch for \"q\[13\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Bus.v(93) " "Inferred latch for \"q\[14\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Bus.v(93) " "Inferred latch for \"q\[15\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Bus.v(93) " "Inferred latch for \"q\[16\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Bus.v(93) " "Inferred latch for \"q\[17\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Bus.v(93) " "Inferred latch for \"q\[18\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Bus.v(93) " "Inferred latch for \"q\[19\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Bus.v(93) " "Inferred latch for \"q\[20\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Bus.v(93) " "Inferred latch for \"q\[21\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Bus.v(93) " "Inferred latch for \"q\[22\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Bus.v(93) " "Inferred latch for \"q\[23\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Bus.v(93) " "Inferred latch for \"q\[24\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Bus.v(93) " "Inferred latch for \"q\[25\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Bus.v(93) " "Inferred latch for \"q\[26\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Bus.v(93) " "Inferred latch for \"q\[27\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Bus.v(93) " "Inferred latch for \"q\[28\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Bus.v(93) " "Inferred latch for \"q\[29\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Bus.v(93) " "Inferred latch for \"q\[30\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Bus.v(93) " "Inferred latch for \"q\[31\]\" at Bus.v(93)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675141620238 "|DataPath|Bus:bus"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clear " "Net \"clear\" is missing source, defaulting to GND" {  } { { "DataPath.v" "clear" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675141620317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675141620317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675141620404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675141620412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 00:07:00 2023 " "Processing ended: Tue Jan 31 00:07:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675141620412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675141620412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675141620412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675141620412 ""}
