<stg><name>digitrec</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="2">
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="7">
<condition id="23">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="25">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="4">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader17.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
.preheader17.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader17.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader17.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:4  %knn_set_0_V = alloca [10 x i6], align 1

]]></node>
<StgValue><ssdm name="knn_set_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:5  br label %.preheader17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader17:0  %i = phi i4 [ %i_1, %0 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader17:1  %exitcond1 = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader17:3  %i_1 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %exitcond1, label %.preheader, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %knn_set_0_V_addr = getelementptr [10 x i6]* %knn_set_0_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="knn_set_0_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
:3  store i6 -14, i6* %knn_set_0_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %i4 = phi i11 [ %i_2, %4 ], [ 0, %.preheader17 ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="15" op_0_bw="11">
<![CDATA[
.preheader:1  %i4_cast3 = zext i11 %i4 to i15

]]></node>
<StgValue><ssdm name="i4_cast3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2  %exitcond2 = icmp eq i11 %i4, -248

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:4  %i_2 = add i11 %i4, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond2, label %5, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="4" op_0_bw="4" op_1_bw="6">
<![CDATA[
:0  %agg_result_V = call fastcc i4 @digitrec_knn_vote([10 x i6]* %knn_set_0_V)

]]></node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j = phi i4 [ 0, %1 ], [ %j_1, %3 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i15 [ 0, %1 ], [ %next_mul, %3 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond = icmp eq i4 %j, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %j_1 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %next_mul = add i15 %phi_mul, 1800

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_2 = add i15 %i4_cast3, %phi_mul

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_3 = zext i15 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="training_data_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="48" op_0_bw="15">
<![CDATA[
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

]]></node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="48" op_0_bw="15">
<![CDATA[
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

]]></node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="4">
<![CDATA[
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [10 x i6]* %knn_set_0_V, i4 %j)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="4">
<![CDATA[
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [10 x i6]* %knn_set_0_V, i4 %j)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="4" op_0_bw="4" op_1_bw="6">
<![CDATA[
:0  %agg_result_V = call fastcc i4 @digitrec_knn_vote([10 x i6]* %knn_set_0_V)

]]></node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="4">
<![CDATA[
:1  ret i4 %agg_result_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="input_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V"/></StgValue>
</port>
<port id="66" name="training_data_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="67" toId="8">
</dataflow>
<dataflow id="70" from="stg_69" to="stg_8" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="67" toId="9">
</dataflow>
<dataflow id="72" from="input_V" to="stg_9" fromId="65" toId="9">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecTopModule" to="stg_10" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="digitrec_str" to="stg_10" fromId="75" toId="10">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i49" to="input_V_read" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="input_V" to="input_V_read" fromId="65" toId="11">
</dataflow>
<dataflow id="81" from="stg_80" to="knn_set_0_V" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="i_1" to="i" fromId="17" toId="14">
<BackEdge/>
<condition id="41">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="stg_23" to="i" fromId="23" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="84" from="stg_69" to="i" fromId="69" toId="14">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="stg_13" to="i" fromId="13" toId="14">
</dataflow>
<dataflow id="86" from="i" to="exitcond1" fromId="14" toId="15">
</dataflow>
<dataflow id="88" from="stg_87" to="exitcond1" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="16">
</dataflow>
<dataflow id="92" from="stg_91" to="empty" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="stg_91" to="empty" fromId="91" toId="16">
</dataflow>
<dataflow id="94" from="stg_91" to="empty" fromId="91" toId="16">
</dataflow>
<dataflow id="95" from="i" to="i_1" fromId="14" toId="17">
</dataflow>
<dataflow id="97" from="stg_96" to="i_1" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="exitcond1" to="stg_18" fromId="15" toId="18">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopName" to="stg_19" fromId="99" toId="19">
</dataflow>
<dataflow id="102" from="p_str" to="stg_19" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="i" to="tmp" fromId="14" toId="20">
</dataflow>
<dataflow id="104" from="knn_set_0_V" to="knn_set_0_V_addr" fromId="12" toId="21">
</dataflow>
<dataflow id="106" from="stg_105" to="knn_set_0_V_addr" fromId="105" toId="21">
</dataflow>
<dataflow id="107" from="tmp" to="knn_set_0_V_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="109" from="stg_108" to="stg_22" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="knn_set_0_V_addr" to="stg_22" fromId="21" toId="22">
</dataflow>
<dataflow id="111" from="i_2" to="i4" fromId="28" toId="24">
<BackEdge/>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="stg_46" to="i4" fromId="46" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="114" from="stg_113" to="i4" fromId="113" toId="24">
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="stg_18" to="i4" fromId="18" toId="24">
</dataflow>
<dataflow id="116" from="i4" to="i4_cast3" fromId="24" toId="25">
</dataflow>
<dataflow id="117" from="i4" to="exitcond2" fromId="24" toId="26">
</dataflow>
<dataflow id="119" from="stg_118" to="exitcond2" fromId="118" toId="26">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="89" toId="27">
</dataflow>
<dataflow id="122" from="stg_121" to="empty_3" fromId="121" toId="27">
</dataflow>
<dataflow id="123" from="stg_121" to="empty_3" fromId="121" toId="27">
</dataflow>
<dataflow id="124" from="stg_121" to="empty_3" fromId="121" toId="27">
</dataflow>
<dataflow id="125" from="i4" to="i_2" fromId="24" toId="28">
</dataflow>
<dataflow id="127" from="stg_126" to="i_2" fromId="126" toId="28">
</dataflow>
<dataflow id="128" from="exitcond2" to="stg_29" fromId="26" toId="29">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopName" to="stg_30" fromId="99" toId="30">
</dataflow>
<dataflow id="131" from="p_str3" to="stg_30" fromId="130" toId="30">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecRegionBegin" to="tmp_7" fromId="132" toId="31">
</dataflow>
<dataflow id="134" from="p_str3" to="tmp_7" fromId="130" toId="31">
</dataflow>
<dataflow id="136" from="digitrec_knn_vote" to="agg_result_V" fromId="135" toId="33">
</dataflow>
<dataflow id="137" from="knn_set_0_V" to="agg_result_V" fromId="12" toId="33">
</dataflow>
<dataflow id="138" from="stg_69" to="j" fromId="69" toId="34">
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="stg_32" to="j" fromId="32" toId="34">
</dataflow>
<dataflow id="140" from="j_1" to="j" fromId="38" toId="34">
<BackEdge/>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="stg_51" to="j" fromId="51" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="143" from="stg_142" to="phi_mul" fromId="142" toId="35">
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="stg_32" to="phi_mul" fromId="32" toId="35">
</dataflow>
<dataflow id="145" from="next_mul" to="phi_mul" fromId="40" toId="35">
<BackEdge/>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="stg_51" to="phi_mul" fromId="51" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="147" from="j" to="exitcond" fromId="34" toId="36">
</dataflow>
<dataflow id="148" from="stg_87" to="exitcond" fromId="87" toId="36">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="89" toId="37">
</dataflow>
<dataflow id="150" from="stg_91" to="empty_4" fromId="91" toId="37">
</dataflow>
<dataflow id="151" from="stg_91" to="empty_4" fromId="91" toId="37">
</dataflow>
<dataflow id="152" from="stg_91" to="empty_4" fromId="91" toId="37">
</dataflow>
<dataflow id="153" from="j" to="j_1" fromId="34" toId="38">
</dataflow>
<dataflow id="154" from="stg_96" to="j_1" fromId="96" toId="38">
</dataflow>
<dataflow id="155" from="exitcond" to="stg_39" fromId="36" toId="39">
</dataflow>
<dataflow id="156" from="phi_mul" to="next_mul" fromId="35" toId="40">
</dataflow>
<dataflow id="158" from="stg_157" to="next_mul" fromId="157" toId="40">
</dataflow>
<dataflow id="159" from="i4_cast3" to="tmp_2" fromId="25" toId="41">
</dataflow>
<dataflow id="160" from="phi_mul" to="tmp_2" fromId="35" toId="41">
</dataflow>
<dataflow id="161" from="tmp_2" to="tmp_3" fromId="41" toId="42">
</dataflow>
<dataflow id="162" from="training_data_V" to="training_data_V_addr" fromId="66" toId="43">
</dataflow>
<dataflow id="163" from="stg_105" to="training_data_V_addr" fromId="105" toId="43">
</dataflow>
<dataflow id="164" from="tmp_3" to="training_data_V_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="165" from="training_data_V_addr" to="training_instance_V" fromId="43" toId="44">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecRegionEnd" to="empty_5" fromId="166" toId="45">
</dataflow>
<dataflow id="168" from="p_str3" to="empty_5" fromId="130" toId="45">
</dataflow>
<dataflow id="169" from="tmp_7" to="empty_5" fromId="31" toId="45">
</dataflow>
<dataflow id="170" from="training_data_V_addr" to="training_instance_V" fromId="43" toId="47">
</dataflow>
<dataflow id="172" from="digitrec_update_knn" to="stg_48" fromId="171" toId="48">
</dataflow>
<dataflow id="173" from="input_V_read" to="stg_48" fromId="11" toId="48">
</dataflow>
<dataflow id="174" from="training_instance_V" to="stg_48" fromId="47" toId="48">
</dataflow>
<dataflow id="175" from="knn_set_0_V" to="stg_48" fromId="12" toId="48">
</dataflow>
<dataflow id="176" from="j" to="stg_48" fromId="34" toId="48">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopName" to="stg_49" fromId="99" toId="49">
</dataflow>
<dataflow id="179" from="p_str4" to="stg_49" fromId="178" toId="49">
</dataflow>
<dataflow id="180" from="digitrec_update_knn" to="stg_50" fromId="171" toId="50">
</dataflow>
<dataflow id="181" from="input_V_read" to="stg_50" fromId="11" toId="50">
</dataflow>
<dataflow id="182" from="training_instance_V" to="stg_50" fromId="47" toId="50">
</dataflow>
<dataflow id="183" from="knn_set_0_V" to="stg_50" fromId="12" toId="50">
</dataflow>
<dataflow id="184" from="j" to="stg_50" fromId="34" toId="50">
</dataflow>
<dataflow id="185" from="digitrec_knn_vote" to="agg_result_V" fromId="135" toId="52">
</dataflow>
<dataflow id="186" from="knn_set_0_V" to="agg_result_V" fromId="12" toId="52">
</dataflow>
<dataflow id="187" from="agg_result_V" to="stg_53" fromId="52" toId="53">
</dataflow>
<dataflow id="188" from="exitcond1" to="stg_2" fromId="15" toId="2">
</dataflow>
<dataflow id="189" from="exitcond2" to="stg_3" fromId="26" toId="3">
</dataflow>
<dataflow id="190" from="exitcond" to="stg_4" fromId="36" toId="4">
</dataflow>
</dataflows>


</stg>
