set_location IN_MUX_bfv_11_13_0_ 11 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_14_0_ 11 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_19_0_ 20 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_20_0_ 20 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_19_0_ 19 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_20_0_ 19 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_13_0_ 14 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_15_0_ 18 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_16_0_ 18 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_15_9_0_ 15 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_15_10_0_ 15 10 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_16_0_ 24 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_19_0_ 24 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_17_0_ 19 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_18_0_ 19 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_19_0_ 18 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_20_0_ 18 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_28_21_0_ 28 21 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_28_22_0_ 28 22 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_13_0_ 21 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_14_0_ 21 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_7_24_0_ 7 24 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_7_25_0_ 7 25 0 #ICE_CARRY_IN_MUX
set_location CONSTANT_ONE_LUT4 5 27 4 #SB_LUT4
set_location GB_BUFFER_M_this_reset_cond_out_g_0_THRU_LUT4_0 16 32 3 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_0_THRU_LUT4_0 21 13 1 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_cry_7_THRU_LUT4_0 20 20 0 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_7_THRU_LUT4_0 19 18 0 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_5_s1_THRU_LUT4_0 14 13 6 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_4_s1_THRU_LUT4_0 14 13 5 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_3_s1_THRU_LUT4_0 14 13 4 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_2_s1_THRU_LUT4_0 14 13 3 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_1_s1_THRU_LUT4_0 14 13 2 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_0_s1_THRU_LUT4_0 14 13 1 #SB_LUT4
set_location M_this_data_count_q_cry_8_THRU_LUT4_0 18 16 1 #SB_LUT4
set_location M_this_data_count_q_cry_7_THRU_LUT4_0 18 16 0 #SB_LUT4
set_location M_this_data_count_q_cry_6_THRU_LUT4_0 18 15 7 #SB_LUT4
set_location M_this_data_count_q_cry_4_THRU_LUT4_0 18 15 5 #SB_LUT4
set_location M_this_data_count_q_cry_3_THRU_LUT4_0 18 15 4 #SB_LUT4
set_location M_this_data_count_q_cry_2_THRU_LUT4_0 18 15 3 #SB_LUT4
set_location M_this_data_count_q_cry_11_THRU_LUT4_0 18 16 4 #SB_LUT4
set_location M_this_data_count_q_cry_10_THRU_LUT4_0 18 16 3 #SB_LUT4
set_location M_this_data_count_q_cry_1_THRU_LUT4_0 18 15 2 #SB_LUT4
set_location M_this_data_count_q_cry_0_THRU_LUT4_0 18 15 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_8_THRU_LUT4_0 14 9 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_8_THRU_LUT4_0 15 10 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_7_THRU_LUT4_0 14 8 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_7_THRU_LUT4_0 14 10 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_7_rep1_esr_THRU_LUT4_0 14 10 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_6_THRU_LUT4_0 14 9 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_6_THRU_LUT4_0 14 10 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_6_rep1_esr_THRU_LUT4_0 14 9 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_5_THRU_LUT4_0 14 10 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_5_THRU_LUT4_0 14 10 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_4_THRU_LUT4_0 14 8 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_4_THRU_LUT4_0 14 10 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_THRU_LUT4_0 14 9 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNICHRV3_7_this_ppu.line_clk.M_last_q_REP_LUT4_0 16 10 5 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNIAOTU3_this_vga_signals.M_pcounter_q_0_e_1_REP_LUT4_0 10 15 1 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1_RNIEKLV2_this_vga_signals.M_pcounter_q_0_e_0_REP_LUT4_0 10 15 0 #SB_LUT4
set_location this_delay_clk.M_pipe_q_4_THRU_LUT4_0 20 18 5 #SB_LUT4
set_location this_delay_clk.M_pipe_q_3_THRU_LUT4_0 15 18 7 #SB_LUT4
set_location this_delay_clk.M_pipe_q_2_THRU_LUT4_0 14 18 5 #SB_LUT4
set_location this_delay_clk.M_pipe_q_1_THRU_LUT4_0 14 18 7 #SB_LUT4
set_location this_delay_clk.M_pipe_q_0_THRU_LUT4_0 14 18 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_9_THRU_LUT4_0 23 21 1 #SB_LUT4
set_location M_this_data_tmp_q_esr_8_THRU_LUT4_0 23 20 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_7_THRU_LUT4_0 21 23 7 #SB_LUT4
set_location M_this_data_tmp_q_esr_6_THRU_LUT4_0 22 22 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_5_THRU_LUT4_0 21 23 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_4_THRU_LUT4_0 21 23 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_3_THRU_LUT4_0 22 22 4 #SB_LUT4
set_location M_this_data_tmp_q_esr_23_THRU_LUT4_0 20 25 1 #SB_LUT4
set_location M_this_data_tmp_q_esr_22_THRU_LUT4_0 22 24 5 #SB_LUT4
set_location M_this_data_tmp_q_esr_21_THRU_LUT4_0 21 25 4 #SB_LUT4
set_location M_this_data_tmp_q_esr_20_THRU_LUT4_0 23 24 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_2_THRU_LUT4_0 21 20 1 #SB_LUT4
set_location M_this_data_tmp_q_esr_19_THRU_LUT4_0 23 18 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_18_THRU_LUT4_0 20 25 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_17_THRU_LUT4_0 23 24 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_16_THRU_LUT4_0 22 24 1 #SB_LUT4
set_location M_this_data_tmp_q_esr_15_THRU_LUT4_0 22 19 2 #SB_LUT4
set_location M_this_data_tmp_q_esr_14_THRU_LUT4_0 23 20 4 #SB_LUT4
set_location M_this_data_tmp_q_esr_13_THRU_LUT4_0 23 20 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_12_THRU_LUT4_0 23 20 2 #SB_LUT4
set_location M_this_data_tmp_q_esr_11_THRU_LUT4_0 23 21 4 #SB_LUT4
set_location M_this_data_tmp_q_esr_10_THRU_LUT4_0 23 20 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_1_THRU_LUT4_0 21 20 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_0_THRU_LUT4_0 21 23 1 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_9_c 21 14 1 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_8_c 21 14 0 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_7_c 21 13 7 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_6_c 21 13 6 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_5_c 21 13 5 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_4_c 21 13 4 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_3_c 21 13 3 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_2_c 21 13 2 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_1_c 21 13 1 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_12_c 21 14 4 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_11_c 21 14 3 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_10_c 21 14 2 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_0_c 21 13 0 #SB_CARRY
set_location un1_M_this_map_address_q_cry_8_c 7 25 0 #SB_CARRY
set_location un1_M_this_map_address_q_cry_7_c 7 24 7 #SB_CARRY
set_location un1_M_this_map_address_q_cry_6_c 7 24 6 #SB_CARRY
set_location un1_M_this_map_address_q_cry_5_c 7 24 5 #SB_CARRY
set_location un1_M_this_map_address_q_cry_4_c 7 24 4 #SB_CARRY
set_location un1_M_this_map_address_q_cry_3_c 7 24 3 #SB_CARRY
set_location un1_M_this_map_address_q_cry_2_c 7 24 2 #SB_CARRY
set_location un1_M_this_map_address_q_cry_1_c 7 24 1 #SB_CARRY
set_location un1_M_this_map_address_q_cry_0_c 7 24 0 #SB_CARRY
set_location un1_M_this_external_address_q_cry_9_c 28 22 1 #SB_CARRY
set_location un1_M_this_external_address_q_cry_8_c 28 22 0 #SB_CARRY
set_location un1_M_this_external_address_q_cry_7_c 28 21 7 #SB_CARRY
set_location un1_M_this_external_address_q_cry_6_c 28 21 6 #SB_CARRY
set_location un1_M_this_external_address_q_cry_5_c 28 21 5 #SB_CARRY
set_location un1_M_this_external_address_q_cry_4_c 28 21 4 #SB_CARRY
set_location un1_M_this_external_address_q_cry_3_c 28 21 3 #SB_CARRY
set_location un1_M_this_external_address_q_cry_2_c 28 21 2 #SB_CARRY
set_location un1_M_this_external_address_q_cry_1_c 28 21 1 #SB_CARRY
set_location un1_M_this_external_address_q_cry_14_c 28 22 6 #SB_CARRY
set_location un1_M_this_external_address_q_cry_13_c 28 22 5 #SB_CARRY
set_location un1_M_this_external_address_q_cry_12_c 28 22 4 #SB_CARRY
set_location un1_M_this_external_address_q_cry_11_c 28 22 3 #SB_CARRY
set_location un1_M_this_external_address_q_cry_10_c 28 22 2 #SB_CARRY
set_location un1_M_this_external_address_q_cry_0_c 28 21 0 #SB_CARRY
set_location this_vram.mem_mem_0_0 8 5 0 #SB_RAM40_4K
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1_1_1 14 9 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1 12 10 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0 12 10 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_661 12 9 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_ac0_2 11 9 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_c2 11 10 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_axbxc3_x1 11 10 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_axbxc3_x0 11 9 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_axbxc3_ns 11 9 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_1 12 10 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3 12 10 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_1 12 11 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3 11 10 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axb2 13 10 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_ac0_3_d 12 11 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un47_sum_ac0_3 12 10 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_axb1 13 9 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_x1 13 10 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_x0 13 10 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_ns 13 10 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_N_2L1 13 9 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_0_N_2L1 14 9 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g2 13 11 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_3 13 11 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_1 12 9 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_0 11 9 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_1 11 9 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_0_a3_2 12 11 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_0_a3_0 12 11 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_0_4 10 10 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_0_1 11 9 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_o2_0 10 9 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_o2 11 11 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_m2_0 10 9 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i 11 8 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_6 12 10 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_5 11 8 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_4_0_a2 11 9 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_4 12 11 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_3_0_m2 12 9 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_3_0_a2_0 12 10 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_3 12 8 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_0_a2_1 12 9 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_0_a2 11 10 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2 11 9 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_2 11 10 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_0_a3 11 10 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_10_1_i_o3 12 12 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_10_0_a2 11 11 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0_0_a2_0_1 12 10 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0_0_a2_0 12 9 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0 11 11 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0 10 9 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m4 9 11 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m2_1 10 10 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m2_0 10 10 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m2 13 12 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3_2 9 10 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_ac0_3 9 8 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3_0 9 11 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3 10 10 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_c3 9 11 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_3_1 10 12 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_3 10 11 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axb1 10 11 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_a0_0 11 12 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_3_tz 11 12 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_3_1_0 10 12 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_3 10 12 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_2 11 12 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2 10 12 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axb1 9 11 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_c3 11 12 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_ac0_4 10 13 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g1_7 9 12 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g1_3 10 11 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.g1_2 10 11 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.g1_0_1 10 11 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.g1_0_0 9 13 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.g1_0 9 12 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_o2_0 10 11 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_m2 9 12 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_4 10 12 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_2 9 12 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_1 9 13 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_0 10 13 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i 11 15 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_8 10 12 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_7 9 12 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_6_1 10 13 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_6 9 13 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_5_1 9 13 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_5 9 13 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_4 9 12 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_3 10 14 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_20 9 12 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_2 10 11 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_19 11 12 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_18 9 10 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_17 10 12 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_16 9 10 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_13 11 12 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_11 11 11 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_10 9 12 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_1 9 11 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_0 10 12 3 #SB_LUT4
set_location this_vga_signals.un21_i_a3_1[1] 19 15 0 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_8_c 15 10 0 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSH 15 10 0 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c 15 9 7 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERH 15 9 7 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c 15 9 6 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQH 15 9 6 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c 15 9 5 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PH 15 9 5 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c 15 9 4 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OH 15 9 4 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c 15 9 3 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_2_c 15 9 2 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_1_c 15 9 1 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_0_c 15 9 0 #SB_CARRY
set_location this_vga_signals.un1_M_this_state_q_9_0_i 20 18 2 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_7_i_a2 19 14 3 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_3_0_i_0_o2 21 16 5 #SB_LUT4
set_location this_vga_signals.un1_M_hcounter_d_cry_8_c 11 13 7 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_7_c 11 13 6 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_6_c 11 13 5 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_5_c 11 13 4 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_4_c 11 13 3 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_3_c 11 13 2 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_2_c 11 13 1 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_1_c 11 13 0 #SB_CARRY
set_location this_vga_signals.g2_0_a2_5_1 13 10 5 #SB_LUT4
set_location this_vga_signals.N_686_i 17 14 5 #SB_LUT4
set_location this_vga_signals.N_444_i_i_o2 15 15 6 #SB_LUT4
set_location this_vga_signals.N_444_i_i_a2 17 16 4 #SB_LUT4
set_location this_vga_signals.N_443_i 20 14 7 #SB_LUT4
set_location this_vga_signals.N_394_0_i_i_o2 20 16 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNITUMI[8] 13 9 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIT6RN[8] 13 9 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIPKB1[7] 13 9 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIOJB1[6] 13 9 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr[8] 14 9 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[7] 14 8 6 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[6] 14 9 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[5] 14 10 6 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[4] 14 8 3 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr_RNO[9] 15 10 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIROQM[7] 14 11 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIR1G77[9] 15 8 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNINQIT3[5] 14 11 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIMHLD1[7] 14 11 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIM8094[9] 14 11 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIM8094_0[9] 5 29 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNILIQM[5] 10 9 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIIDLD1[8] 12 11 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIIDLD1[7] 15 11 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIHT721[6] 11 10 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIHT721_0[6] 12 9 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNICSHP[7] 12 12 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNICM2P1[6] 14 11 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNICHRV3[7] 16 10 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIBTPQ2[6] 16 10 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI67JU6[9] 17 8 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI542T3[9] 16 10 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI497S8[9] 5 11 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI1FF84[6] 12 12 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr[9] 15 10 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[8] 15 10 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[7] 14 10 3 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[6] 14 10 4 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[5] 14 10 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[4] 14 10 0 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_RNO[3] 15 9 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[2] 15 9 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[1] 15 9 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[0] 15 9 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIUR0A01[3] 13 10 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIQVHO1[0] 16 9 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIQJ81Q1[1] 12 9 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIGG1CK4[2] 11 8 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIEQV87[2] 12 11 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIC44JP1[2] 11 8 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI90GQ8D[1] 11 8 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI7QQL1[1] 12 12 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI5NOID[3] 11 8 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_7_rep1_esr 14 10 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_6_rep1_esr_RNIQE4H 14 9 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_6_rep1_esr_RNID73S 13 11 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_6_rep1_esr 14 9 5 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIJVJM 13 10 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr 14 9 6 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q[3] 15 9 3 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[2] 15 9 2 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[1] 15 9 1 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[0] 15 9 0 #SB_DFFSR
set_location this_vga_signals.M_this_substate_d_0_sqmuxa_0_a3_0_a2_0 17 17 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i_o2[8] 16 14 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i_o2[12] 19 15 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i[8] 16 14 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i_1[10] 16 15 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i[13] 19 14 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i[12] 19 14 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i[10] 16 13 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_i_0[12] 19 14 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_a3_0_0[7] 19 15 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_a2_0_i_o2[7] 19 14 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i[7] 19 15 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_1[11] 16 17 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i[11] 16 16 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_i_0[7] 19 15 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_i[6] 16 16 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_i[5] 15 15 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_i[4] 16 15 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_i[3] 16 15 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_i_1[6] 15 17 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_i_1[5] 15 15 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_i_1[4] 16 16 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_i_a2_0_0_0[3] 16 18 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_a3[9] 20 14 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_1_i_i[2] 15 16 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_1_i_i[1] 16 16 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_1_i_a2_2[1] 15 15 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_1_i_a2_1[1] 16 14 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_1_i_a2_0_0[2] 15 16 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_1_i_a2_0_0[1] 15 16 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0_m2[0] 17 19 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0_a2_2[0] 16 15 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0_a2_1_5[0] 22 20 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0_a2_1_1[0] 20 17 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0_a2_1_0[0] 17 17 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0_a2_0_3[0] 17 16 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0_a2_0[0] 17 17 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_srsts_0_0[0] 17 17 3 #SB_LUT4
set_location this_vga_signals.M_this_start_address_delay_in_0_i[0] 20 17 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_en_0_i_0[0] 20 15 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_iv_i_i[3] 23 15 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_iv_i_i[2] 20 15 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_iv_i_i[1] 22 16 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_iv_i_i[0] 20 15 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_sn_m2 16 16 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_ns[1] 23 13 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_bm[1] 22 13 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_am[1] 23 15 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i_m2[3] 22 15 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0[5] 23 14 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0[12] 21 16 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_m2_0[6] 23 13 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_m2_0[4] 22 13 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_m2_0[2] 22 15 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_m2_0[0] 18 16 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_4[13] 20 16 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_2[13] 20 16 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_1[9] 21 16 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_1[8] 21 15 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_1[7] 21 15 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_1[13] 20 15 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_1[11] 20 13 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_i_a2_1[10] 20 13 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_0_sqmuxa_2_0_a3_0_a2_0_a2 20 16 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_en_1_sqmuxa_i_o2 20 17 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[9] 24 23 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[8] 22 20 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[7] 22 23 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[6] 22 23 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[5] 23 23 1 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[4] 22 23 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[3] 23 22 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[29] 24 25 1 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[27] 23 23 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[26] 22 23 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[25] 24 25 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[24] 24 24 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[22] 22 25 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[20] 23 25 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[2] 21 22 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[17] 23 24 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[16] 22 25 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[14] 23 22 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[12] 24 22 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[1] 24 20 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_i[0] 23 23 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[23] 23 25 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[21] 24 25 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[19] 24 22 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[18] 24 24 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[15] 24 23 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[13] 24 23 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[11] 23 23 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data[10] 24 20 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_sqmuxa_i_o2 24 23 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a2[31] 24 25 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a2[30] 23 25 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a2[28] 21 24 6 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_en_0_a3[0] 16 19 0 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[7] 16 25 0 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[6] 9 27 3 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[5] 9 25 5 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[4] 11 27 5 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[3] 15 25 0 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[2] 15 25 6 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[1] 12 25 6 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[0] 9 25 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[9] 28 22 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[8] 28 22 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[15] 28 22 7 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[14] 28 22 6 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[13] 28 22 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[12] 28 22 4 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[11] 28 22 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_m2[10] 28 22 2 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_o2 17 14 1 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_i 17 14 2 #SB_LUT4
set_location this_vga_signals.M_this_data_count_d_5_sqmuxa_0_a3_0_a2_0 20 17 6 #SB_LUT4
set_location this_vga_signals.M_this_data_count_d_5_sqmuxa_0_a2_i_o2 20 17 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_d_5_sqmuxa_0_a2_i 20 14 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_d_4_sqmuxa_0_a3_0_a2_0 16 17 1 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNO 11 15 5 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNIAOTU3 11 15 3 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_2_RNO 9 15 6 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_2 9 15 6 #SB_DFF
set_location this_vga_signals.M_pcounter_q_ret_1_RNO 9 14 7 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1_RNIEKLV2 9 14 5 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1 9 14 7 #SB_DFF
set_location this_vga_signals.M_pcounter_q_ret 11 15 5 #SB_DFF
set_location this_vga_signals.M_pcounter_q_0_e_RNITGFO3[0] 9 14 6 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_0_e_RNIQLNN4[1] 11 15 4 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_0_e[1] 10 15 1 #SB_DFFE
set_location this_vga_signals.M_pcounter_q_0_e[0] 10 15 0 #SB_DFFE
set_location this_vga_signals.M_lcounter_q_RNO[1] 16 10 6 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_RNO_0[1] 16 12 4 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_RNO[0] 10 9 5 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_RNIL33N6[1] 17 10 6 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_RNI6R6E[0] 16 10 2 #SB_LUT4
set_location this_vga_signals.M_lcounter_q[1] 16 10 6 #SB_DFF
set_location this_vga_signals.M_lcounter_q[0] 10 9 5 #SB_DFF
set_location this_vga_signals.M_hcounter_q_esr_RNO[9] 11 14 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNO_0[9] 12 14 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIU8TO[9] 10 17 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIU8TO_2[9] 10 13 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIU8TO_1[9] 9 13 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIU8TO_0[9] 11 15 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIORPF[9] 9 9 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIKHT15[9] 9 9 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIG45VS[9] 9 10 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIEDCEO4[9] 9 7 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIC8KO2[9] 12 14 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI8AIVHV[9] 10 9 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI7VUTC[9] 9 6 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI43G6H2[9] 10 10 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021[9] 10 13 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021_2[9] 10 13 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021_1[9] 11 15 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021_0[9] 10 14 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3J5O7[9] 9 6 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI1FBO4[9] 10 16 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI13H13[9] 13 13 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr[9] 11 14 0 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_RNO[8] 11 13 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[7] 11 13 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[6] 11 13 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[5] 11 13 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[4] 11 13 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[3] 11 13 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[2] 11 13 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[1] 12 13 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[0] 12 13 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIV3EFO[2] 10 10 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNITO6PD6[2] 9 10 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNISKQ82[7] 11 15 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIQSM9K2[2] 9 11 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIO08E8[3] 10 10 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIMID621[5] 10 11 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIL0C14[6] 11 12 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIF4AR[7] 12 14 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIF2OJ6[6] 9 8 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIF18M2[5] 11 11 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIEVMV1[4] 12 15 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIC8D41[2] 10 13 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIAQLVLB[2] 9 10 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIAJMMB[2] 9 11 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIADGD1[1] 12 15 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIAA7K1[4] 10 13 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI58GD1[0] 12 14 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI42KN6[5] 11 11 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI3H6I[2] 12 14 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI2UC41[0] 12 14 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI2BF2A[2] 9 11 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q[8] 11 13 7 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[7] 11 13 6 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[6] 11 13 5 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[5] 11 13 4 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[4] 11 13 3 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[3] 11 13 2 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[2] 11 13 1 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[1] 12 13 0 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[0] 12 13 2 #SB_DFFSR
set_location this_vga_ramdac.M_this_rgb_q_ret_RNO 9 14 2 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_q_ret 9 14 2 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[5] 9 15 0 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[4] 9 15 7 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[3] 9 15 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[2] 9 15 2 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[1] 9 15 5 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[0] 9 14 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIS3FH[5] 6 16 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIR2FH[4] 4 16 3 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIQ1FH[3] 5 15 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIP0FH[2] 4 15 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIOVEH[1] 7 16 4 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNINUEH[0] 4 14 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[5] 9 15 0 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[4] 9 15 7 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[3] 9 15 1 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[2] 9 15 2 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[1] 9 15 5 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[0] 9 14 1 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m6 9 9 0 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m22 9 9 4 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m2 9 8 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m19 9 7 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m16 9 7 3 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m10 9 9 5 #SB_LUT4
set_location this_start_data_delay.M_last_q 20 17 7 #SB_DFF
set_location this_start_address_delay.M_this_start_address_delay_out_i_0_i2_i_o2[0] 20 17 1 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIIJNR3[11] 19 12 4 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIIJNR3_0[11] 20 11 3 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIAJNR3[11] 20 10 4 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIAJNR3_0[11] 19 11 0 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI5MK12[12] 19 12 3 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI5MK12_0[12] 20 11 2 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI1MK12[12] 20 10 3 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI1MK12_0[12] 19 11 5 #SB_LUT4
set_location this_sprites_ram.mem_radreg[13] 19 11 6 #SB_DFF
set_location this_sprites_ram.mem_radreg[12] 20 10 2 #SB_DFF
set_location this_sprites_ram.mem_radreg[11] 20 20 2 #SB_DFF
set_location this_sprites_ram.mem_mem_7_1 25 21 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_7_0_wclke_3 24 15 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_7_0 25 19 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_1 25 17 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_0_wclke_3 24 17 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_6_0 25 15 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_1 25 13 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_0_wclke_3 24 12 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_5_0 25 11 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_1 8 15 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_0_wclke_3 16 15 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_4_0 8 13 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P_0 19 12 1 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P 20 11 0 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_1 8 11 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_0_wclke_3 18 12 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P_0 20 9 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P 18 10 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0 8 9 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P_0 19 11 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P 20 11 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_1 8 7 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_0_wclke_3 16 15 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0_RNINE6P_0 21 10 6 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0_RNINE6P 23 11 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0 25 9 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_1_RNINA4P_0 19 12 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_1_RNINA4P 21 11 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_1 25 7 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_0_wclke_3 24 13 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0_RNILA4P_0 24 10 0 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0_RNILA4P 21 11 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0 25 5 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_0_1_RNIL62P_0 18 12 0 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_1_RNIL62P 20 11 1 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_1 25 3 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_0_0_wclke_3 21 12 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P_0 20 9 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P 19 11 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0 25 1 0 #SB_RAM40_4K
set_location this_reset_cond.M_stage_q_RNO[9] 32 18 4 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[8] 26 18 2 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[7] 26 18 7 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[6] 26 18 3 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[5] 20 18 1 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[4] 19 18 6 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[3] 14 18 6 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[2] 14 16 4 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[1] 14 14 6 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[0] 17 12 4 #SB_LUT4
set_location this_reset_cond.M_stage_q[9] 32 18 4 #SB_DFF
set_location this_reset_cond.M_stage_q[8] 26 18 2 #SB_DFF
set_location this_reset_cond.M_stage_q[7] 26 18 7 #SB_DFF
set_location this_reset_cond.M_stage_q[6] 26 18 3 #SB_DFF
set_location this_reset_cond.M_stage_q[5] 20 18 1 #SB_DFF
set_location this_reset_cond.M_stage_q[4] 19 18 6 #SB_DFF
set_location this_reset_cond.M_stage_q[3] 14 18 6 #SB_DFF
set_location this_reset_cond.M_stage_q[2] 14 16 4 #SB_DFF
set_location this_reset_cond.M_stage_q[1] 14 14 6 #SB_DFF
set_location this_reset_cond.M_stage_q[0] 17 12 4 #SB_DFF
set_location this_ppu.vram_en_i_a2_0 19 11 1 #SB_LUT4
set_location this_ppu.un9lto7_5 24 23 7 #SB_LUT4
set_location this_ppu.un9lto7_4 24 22 6 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_1_c_RNIBU6O 24 16 2 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_1_c 24 16 1 #SB_CARRY
set_location this_ppu.un2_vscroll_cry_0_c_inv 24 16 0 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_0_c_RNI9R5O 24 16 1 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_0_c 24 16 0 #SB_CARRY
set_location this_ppu.un2_hscroll_cry_1_c_RNIEH5J 24 19 2 #SB_LUT4
set_location this_ppu.un2_hscroll_cry_1_c 24 19 1 #SB_CARRY
set_location this_ppu.un2_hscroll_cry_0_c_inv 24 19 0 #SB_LUT4
set_location this_ppu.un2_hscroll_cry_0_c_RNICE4J 24 19 1 #SB_LUT4
set_location this_ppu.un2_hscroll_cry_0_c 24 19 0 #SB_CARRY
set_location this_ppu.un1_oam_data_axbxc4 24 23 2 #SB_LUT4
set_location this_ppu.un1_oam_data_axbxc3 24 25 4 #SB_LUT4
set_location this_ppu.un1_oam_data_axbxc2 24 24 4 #SB_LUT4
set_location this_ppu.un1_oam_data_axbxc1 19 25 7 #SB_LUT4
set_location this_ppu.un1_oam_data_ac0_1 24 23 1 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc4 21 19 6 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc3 24 22 2 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc2 18 20 6 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc1 18 20 3 #SB_LUT4
set_location this_ppu.un1_oam_data_1_ac0_1 22 20 6 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_cry_7_c_RNI6VRP1 19 20 0 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_cry_7_c 20 19 7 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_6_c 20 19 6 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_5_c 20 19 5 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_4_c 20 19 4 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_3_c 20 19 3 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_2_c 20 19 2 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_1_c 20 19 1 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_0_c 20 19 0 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_7_c_inv 19 17 7 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_7_c 19 17 7 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_6_c_inv 19 17 6 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_6_c 19 17 6 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_5_c_inv 19 17 5 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_5_c 19 17 5 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_4_c_inv 19 17 4 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_4_c 19 17 4 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_3_c_inv 19 17 3 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_3_c 19 17 3 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_2_c_inv 19 17 2 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_2_c 19 17 2 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_1_c_inv 19 17 1 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_1_c 19 17 1 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_0_c_inv 19 17 0 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_0_c 19 17 0 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_7_c 19 19 7 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_6_c 19 19 6 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_5_c 19 19 5 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_4_c 19 19 4 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_3_c 19 19 3 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_2_c 19 19 2 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_1_c 19 19 1 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_0_c 19 19 0 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_7_c_inv 18 19 7 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_7_c_RNIFEE22 18 20 0 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_7_c 18 19 7 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_6_c_inv 18 19 6 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_6_c 18 19 6 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_5_c_inv 18 19 5 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_5_c 18 19 5 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_4_c_inv 18 19 4 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_4_c 18 19 4 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_3_c_inv 18 19 3 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_3_c 18 19 3 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_2_c_inv 18 19 2 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_2_c 18 19 2 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_1_c_inv 18 19 1 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_1_c 18 19 1 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_0_c_inv 18 19 0 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_0_c 18 19 0 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_6_s1_c 14 13 6 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_5_s1_c 14 13 5 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_4_s1_c 14 13 4 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_3_s1_c 14 13 3 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_2_s1_c 14 13 2 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_1_s1_c 14 13 1 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_0_s1_c 14 13 0 #SB_CARRY
set_location this_ppu.port_data_rw_0_i 1 20 3 #SB_LUT4
set_location this_ppu.line_clk.M_last_q 16 10 5 #SB_DFF
set_location this_ppu.M_vaddress_q_RNO[7] 18 18 5 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[6] 18 18 6 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[5] 18 18 4 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[4] 19 16 7 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[3] 19 16 6 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[2] 19 16 4 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[1] 19 16 2 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[0] 19 16 3 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIS5A21[0] 22 15 3 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIPG425[1] 18 17 6 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNINGCA[0] 23 16 0 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIIL4G1[2] 24 13 6 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIGPJH5[4] 18 17 7 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIFH3G1[1] 24 15 6 #SB_LUT4
set_location this_ppu.M_vaddress_q[7] 18 18 5 #SB_DFFSR
set_location this_ppu.M_vaddress_q[6] 18 18 6 #SB_DFFSR
set_location this_ppu.M_vaddress_q[5] 18 18 4 #SB_DFFSR
set_location this_ppu.M_vaddress_q[4] 19 16 7 #SB_DFFSR
set_location this_ppu.M_vaddress_q[3] 19 16 6 #SB_DFFSR
set_location this_ppu.M_vaddress_q[2] 19 16 4 #SB_DFFSR
set_location this_ppu.M_vaddress_q[1] 19 16 2 #SB_DFFSR
set_location this_ppu.M_vaddress_q[0] 19 16 3 #SB_DFFSR
set_location this_ppu.M_this_state_q_srsts_i_a2_9[8] 17 14 3 #SB_LUT4
set_location this_ppu.M_this_state_q_srsts_i_a2_8[8] 17 15 3 #SB_LUT4
set_location this_ppu.M_this_state_q_srsts_i_a2[8] 17 15 4 #SB_LUT4
set_location this_ppu.M_this_state_q_srsts_i_a2_7[8] 19 15 2 #SB_LUT4
set_location this_ppu.M_this_state_q_srsts_i_a2_6[8] 17 15 1 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[7] 28 21 7 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[6] 28 21 6 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[5] 28 21 5 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[4] 28 21 4 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[3] 28 21 3 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[2] 28 21 2 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[1] 28 21 1 #SB_LUT4
set_location this_ppu.M_this_external_address_q_3[0] 28 21 0 #SB_LUT4
set_location this_ppu.M_state_q_RNO[7] 18 21 4 #SB_LUT4
set_location this_ppu.M_state_q_RNO[6] 18 10 6 #SB_LUT4
set_location this_ppu.M_state_q_RNO[5] 17 17 0 #SB_LUT4
set_location this_ppu.M_state_q_RNO[4] 18 20 7 #SB_LUT4
set_location this_ppu.M_state_q_RNO[3] 18 20 1 #SB_LUT4
set_location this_ppu.M_state_q_RNO[2] 18 20 5 #SB_LUT4
set_location this_ppu.M_state_q_RNO[1] 19 12 5 #SB_LUT4
set_location this_ppu.M_state_q_RNO_0[6] 18 21 1 #SB_LUT4
set_location this_ppu.M_state_q_RNO_0[2] 17 20 5 #SB_LUT4
set_location this_ppu.M_state_q_RNO_0[1] 19 12 2 #SB_LUT4
set_location this_ppu.M_state_q_RNO[0] 15 12 5 #SB_LUT4
set_location this_ppu.M_state_q_RNILG0GD[0] 18 17 3 #SB_LUT4
set_location this_ppu.M_state_q_RNIGL6V4[0] 16 10 4 #SB_LUT4
set_location this_ppu.M_state_q_RNIGJUB2[3] 17 20 1 #SB_LUT4
set_location this_ppu.M_state_q_RNI53UU[6] 24 17 1 #SB_LUT4
set_location this_ppu.M_state_q_RNI53UU_2[6] 20 20 2 #SB_LUT4
set_location this_ppu.M_state_q_RNI53UU_1[6] 20 10 2 #SB_LUT4
set_location this_ppu.M_state_q_RNI53UU_0[6] 19 11 6 #SB_LUT4
set_location this_ppu.M_state_q_RNI4L615[0] 15 12 0 #SB_LUT4
set_location this_ppu.M_state_q_RNI4HJ86[0] 15 12 2 #SB_LUT4
set_location this_ppu.M_state_q_RNI4GQN4[0] 15 11 3 #SB_LUT4
set_location this_ppu.M_state_q_RNI43UU[6] 24 21 4 #SB_LUT4
set_location this_ppu.M_state_q_RNI43UU_2[6] 20 11 4 #SB_LUT4
set_location this_ppu.M_state_q_RNI43UU_1[6] 17 17 5 #SB_LUT4
set_location this_ppu.M_state_q_RNI43UU_0[6] 17 17 4 #SB_LUT4
set_location this_ppu.M_state_q_RNI22N1G[5] 19 11 2 #SB_LUT4
set_location this_ppu.M_state_q_RNI01PG1[1] 17 19 4 #SB_LUT4
set_location this_ppu.M_state_q_RNI01PG1_0[1] 14 12 6 #SB_LUT4
set_location this_ppu.M_state_q[7] 18 21 4 #SB_DFF
set_location this_ppu.M_state_q[6] 18 10 6 #SB_DFF
set_location this_ppu.M_state_q[5] 17 17 0 #SB_DFF
set_location this_ppu.M_state_q[4] 18 20 7 #SB_DFF
set_location this_ppu.M_state_q[3] 18 20 1 #SB_DFF
set_location this_ppu.M_state_q[2] 18 20 5 #SB_DFF
set_location this_ppu.M_state_q[1] 19 12 5 #SB_DFF
set_location this_ppu.M_state_q[0] 15 12 5 #SB_DFF
set_location this_ppu.M_oam_idx_q_RNO[4] 17 20 6 #SB_LUT4
set_location this_ppu.M_oam_idx_q_RNO[3] 17 20 3 #SB_LUT4
set_location this_ppu.M_oam_idx_q_RNO[2] 17 20 0 #SB_LUT4
set_location this_ppu.M_oam_idx_q_RNO[1] 17 20 7 #SB_LUT4
set_location this_ppu.M_oam_idx_q_RNO[0] 17 21 2 #SB_LUT4
set_location this_ppu.M_oam_idx_q_RNIHI6C2[2] 17 20 2 #SB_LUT4
set_location this_ppu.M_oam_idx_q_RNI3VF[4] 17 21 3 #SB_LUT4
set_location this_ppu.M_oam_idx_q[4] 17 20 6 #SB_DFF
set_location this_ppu.M_oam_idx_q[3] 17 20 3 #SB_DFF
set_location this_ppu.M_oam_idx_q[2] 17 20 0 #SB_DFF
set_location this_ppu.M_oam_idx_q[1] 17 20 7 #SB_DFF
set_location this_ppu.M_oam_idx_q[0] 17 21 2 #SB_DFF
set_location this_ppu.M_haddress_q_RNO[7] 17 9 1 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[6] 18 9 7 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[5] 17 10 1 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[4] 18 11 7 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[3] 18 11 6 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[2] 18 11 1 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[1] 16 11 3 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[0] 16 11 7 #SB_LUT4
set_location this_ppu.M_haddress_q_RNIVK7O[0] 18 11 5 #SB_LUT4
set_location this_ppu.M_haddress_q_RNIRHU1G[1] 18 10 0 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI88B5[0] 18 11 4 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI81A2G[4] 18 10 1 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI70261[2] 24 11 3 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI4S061[1] 23 19 2 #SB_LUT4
set_location this_ppu.M_haddress_q[7] 17 9 1 #SB_DFFSR
set_location this_ppu.M_haddress_q[6] 18 9 7 #SB_DFFSR
set_location this_ppu.M_haddress_q[5] 17 10 1 #SB_DFFSR
set_location this_ppu.M_haddress_q[4] 18 11 7 #SB_DFFSR
set_location this_ppu.M_haddress_q[3] 18 11 6 #SB_DFFSR
set_location this_ppu.M_haddress_q[2] 18 11 1 #SB_DFFSR
set_location this_ppu.M_haddress_q[1] 16 11 3 #SB_DFFSR
set_location this_ppu.M_haddress_q[0] 16 11 7 #SB_DFFSR
set_location this_ppu.M_count_q_RNO[7] 15 14 7 #SB_LUT4
set_location this_ppu.M_count_q_RNO[6] 15 13 4 #SB_LUT4
set_location this_ppu.M_count_q_RNO[5] 15 13 2 #SB_LUT4
set_location this_ppu.M_count_q_RNO[4] 15 13 3 #SB_LUT4
set_location this_ppu.M_count_q_RNO[3] 15 13 7 #SB_LUT4
set_location this_ppu.M_count_q_RNO[2] 15 12 3 #SB_LUT4
set_location this_ppu.M_count_q_RNO[1] 15 13 1 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[7] 14 13 7 #SB_LUT4
set_location this_ppu.M_count_q_RNO[0] 14 12 7 #SB_LUT4
set_location this_ppu.M_count_q_RNIL508[7] 15 13 0 #SB_LUT4
set_location this_ppu.M_count_q_RNIKM001[1] 15 13 6 #SB_LUT4
set_location this_ppu.M_count_q_RNIDE0G[2] 15 13 5 #SB_LUT4
set_location this_ppu.M_count_q[7] 15 14 7 #SB_DFFSR
set_location this_ppu.M_count_q[6] 15 13 4 #SB_DFF
set_location this_ppu.M_count_q[5] 15 13 2 #SB_DFF
set_location this_ppu.M_count_q[4] 15 13 3 #SB_DFF
set_location this_ppu.M_count_q[3] 15 13 7 #SB_DFF
set_location this_ppu.M_count_q[2] 15 12 3 #SB_DFF
set_location this_ppu.M_count_q[1] 15 13 1 #SB_DFF
set_location this_ppu.M_count_q[0] 14 12 7 #SB_DFF
set_location this_ppu.G_463 9 15 4 #SB_LUT4
set_location this_ppu.G_425 16 13 6 #SB_LUT4
set_location this_pixel_clk.M_counter_q_RNO[1] 16 13 4 #SB_LUT4
set_location this_pixel_clk.M_counter_q_RNO[0] 15 14 0 #SB_LUT4
set_location this_pixel_clk.M_counter_q[1] 16 13 4 #SB_DFF
set_location this_pixel_clk.M_counter_q[0] 15 14 0 #SB_DFFSR
set_location this_oam_ram.mem_mem_0_1_RNITG75_0 21 17 2 #SB_LUT4
set_location this_oam_ram.mem_mem_0_1_RNITG75 24 24 0 #SB_LUT4
set_location this_oam_ram.mem_mem_0_1 25 25 0 #SB_RAM40_4K
set_location this_oam_ram.mem_mem_0_0_RNISG75_0 21 19 2 #SB_LUT4
set_location this_oam_ram.mem_mem_0_0_RNISG75 24 19 3 #SB_LUT4
set_location this_oam_ram.mem_mem_0_0 25 23 0 #SB_RAM40_4K
set_location this_map_ram.mem_mem_0_1 8 27 0 #SB_RAM40_4K
set_location this_map_ram.mem_mem_0_0 8 25 0 #SB_RAM40_4K
set_location this_delay_clk.M_pipe_q[4] 20 18 5 #SB_DFF
set_location this_delay_clk.M_pipe_q[3] 15 18 7 #SB_DFF
set_location this_delay_clk.M_pipe_q[2] 14 18 5 #SB_DFF
set_location this_delay_clk.M_pipe_q[1] 14 18 7 #SB_DFF
set_location this_delay_clk.M_pipe_q[0] 14 18 3 #SB_DFF
set_location d_m1_2 10 10 5 #SB_LUT4
set_location M_this_substate_q_RNO 15 17 1 #SB_LUT4
set_location M_this_substate_q 15 17 1 #SB_DFFSR
set_location M_this_state_q_RNIUK1S[3] 20 15 5 #SB_LUT4
set_location M_this_state_q_RNIMU531[13] 20 20 4 #SB_LUT4
set_location M_this_state_q_RNIH92S[10] 19 13 0 #SB_LUT4
set_location M_this_state_q_RNIE07J4[1] 19 15 1 #SB_LUT4
set_location M_this_state_q_RNIE07J4_0[1] 17 19 6 #SB_LUT4
set_location M_this_state_q_RNI6Q0S[5] 19 15 6 #SB_LUT4
set_location M_this_state_q_RNI392H1[1] 20 15 6 #SB_LUT4
set_location M_this_state_q_RNI373A1[8] 19 13 1 #SB_LUT4
set_location M_this_state_q[9] 20 14 6 #SB_DFF
set_location M_this_state_q[8] 16 14 6 #SB_DFF
set_location M_this_state_q[7] 19 15 5 #SB_DFF
set_location M_this_state_q[6] 16 16 4 #SB_DFF
set_location M_this_state_q[5] 15 15 1 #SB_DFF
set_location M_this_state_q[4] 16 15 5 #SB_DFF
set_location M_this_state_q[3] 16 15 0 #SB_DFF
set_location M_this_state_q[2] 15 16 5 #SB_DFF
set_location M_this_state_q[13] 19 14 0 #SB_DFF
set_location M_this_state_q[12] 19 14 2 #SB_DFF
set_location M_this_state_q[11] 16 16 7 #SB_DFF
set_location M_this_state_q[10] 16 13 1 #SB_DFF
set_location M_this_state_q[1] 16 16 2 #SB_DFF
set_location M_this_state_q[0] 17 17 3 #SB_DFF
set_location M_this_sprites_address_q_RNO[9] 22 14 3 #SB_LUT4
set_location M_this_sprites_address_q_RNO[8] 21 15 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO[7] 21 15 5 #SB_LUT4
set_location M_this_sprites_address_q_RNO[6] 23 13 4 #SB_LUT4
set_location M_this_sprites_address_q_RNO[5] 24 14 5 #SB_LUT4
set_location M_this_sprites_address_q_RNO[4] 23 13 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO[3] 22 14 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO[2] 22 14 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO_1[9] 21 14 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO_1[8] 21 14 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO_1[7] 21 13 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO_1[11] 21 14 3 #SB_LUT4
set_location M_this_sprites_address_q_RNO_1[10] 21 14 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO[13] 21 14 5 #SB_LUT4
set_location M_this_sprites_address_q_RNO[12] 21 15 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO[11] 20 12 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO[10] 20 12 4 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[9] 22 14 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[8] 20 16 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[7] 21 16 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[6] 21 13 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[5] 21 13 5 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[4] 21 13 4 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[3] 21 13 3 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[2] 21 13 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[13] 20 14 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[12] 21 14 4 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[11] 20 13 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[10] 21 12 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[0] 21 13 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO[0] 17 16 0 #SB_LUT4
set_location M_this_sprites_address_q[9] 22 14 3 #SB_DFFSR
set_location M_this_sprites_address_q[8] 21 15 7 #SB_DFFSR
set_location M_this_sprites_address_q[7] 21 15 5 #SB_DFFSR
set_location M_this_sprites_address_q[6] 23 13 4 #SB_DFFSR
set_location M_this_sprites_address_q[5] 24 14 5 #SB_DFFSR
set_location M_this_sprites_address_q[4] 23 13 0 #SB_DFFSR
set_location M_this_sprites_address_q[3] 22 14 6 #SB_DFFSR
set_location M_this_sprites_address_q[2] 22 14 0 #SB_DFFSR
set_location M_this_sprites_address_q[13] 21 14 5 #SB_DFFSR
set_location M_this_sprites_address_q[12] 21 15 0 #SB_DFFSR
set_location M_this_sprites_address_q[11] 20 12 6 #SB_DFFSR
set_location M_this_sprites_address_q[10] 20 12 4 #SB_DFFSR
set_location M_this_sprites_address_q[1] 23 13 7 #SB_DFFSR
set_location M_this_sprites_address_q[0] 17 16 0 #SB_DFFSR
set_location M_this_oam_address_q_RNO[5] 21 21 3 #SB_LUT4
set_location M_this_oam_address_q_RNO[4] 19 21 6 #SB_LUT4
set_location M_this_oam_address_q_RNO[3] 21 21 4 #SB_LUT4
set_location M_this_oam_address_q_RNO[2] 22 21 5 #SB_LUT4
set_location M_this_oam_address_q_RNO[1] 22 21 0 #SB_LUT4
set_location M_this_oam_address_q_RNO[0] 21 21 1 #SB_LUT4
set_location M_this_oam_address_q_RNILNG41[3] 20 21 0 #SB_LUT4
set_location M_this_oam_address_q_RNI24IA1_1[1] 20 20 6 #SB_LUT4
set_location M_this_oam_address_q_RNI24IA1[1] 20 20 5 #SB_LUT4
set_location M_this_oam_address_q_RNI24IA1_0[1] 20 20 7 #SB_LUT4
set_location M_this_oam_address_q[5] 21 21 3 #SB_DFFSR
set_location M_this_oam_address_q[4] 19 21 6 #SB_DFFSR
set_location M_this_oam_address_q[3] 21 21 4 #SB_DFFSR
set_location M_this_oam_address_q[2] 22 21 5 #SB_DFFSR
set_location M_this_oam_address_q[1] 22 21 0 #SB_DFFSR
set_location M_this_oam_address_q[0] 21 21 1 #SB_DFFSR
set_location M_this_map_address_q_RNO[9] 7 25 1 #SB_LUT4
set_location M_this_map_address_q_RNO[8] 7 25 0 #SB_LUT4
set_location M_this_map_address_q_RNO[7] 7 24 7 #SB_LUT4
set_location M_this_map_address_q_RNO[6] 7 24 6 #SB_LUT4
set_location M_this_map_address_q_RNO[5] 7 24 5 #SB_LUT4
set_location M_this_map_address_q_RNO[4] 7 24 4 #SB_LUT4
set_location M_this_map_address_q_RNO[3] 7 24 3 #SB_LUT4
set_location M_this_map_address_q_RNO[2] 7 24 2 #SB_LUT4
set_location M_this_map_address_q_RNO[1] 7 24 1 #SB_LUT4
set_location M_this_map_address_q_RNO[0] 7 24 0 #SB_LUT4
set_location M_this_map_address_q[9] 7 25 1 #SB_DFFSR
set_location M_this_map_address_q[8] 7 25 0 #SB_DFFSR
set_location M_this_map_address_q[7] 7 24 7 #SB_DFFSR
set_location M_this_map_address_q[6] 7 24 6 #SB_DFFSR
set_location M_this_map_address_q[5] 7 24 5 #SB_DFFSR
set_location M_this_map_address_q[4] 7 24 4 #SB_DFFSR
set_location M_this_map_address_q[3] 7 24 3 #SB_DFFSR
set_location M_this_map_address_q[2] 7 24 2 #SB_DFFSR
set_location M_this_map_address_q[1] 7 24 1 #SB_DFFSR
set_location M_this_map_address_q[0] 7 24 0 #SB_DFFSR
set_location M_this_external_address_q[9] 28 22 1 #SB_DFFSR
set_location M_this_external_address_q[8] 28 22 0 #SB_DFFSR
set_location M_this_external_address_q[7] 28 21 7 #SB_DFFSR
set_location M_this_external_address_q[6] 28 21 6 #SB_DFFSR
set_location M_this_external_address_q[5] 28 21 5 #SB_DFFSR
set_location M_this_external_address_q[4] 28 21 4 #SB_DFFSR
set_location M_this_external_address_q[3] 28 21 3 #SB_DFFSR
set_location M_this_external_address_q[2] 28 21 2 #SB_DFFSR
set_location M_this_external_address_q[15] 28 22 7 #SB_DFFSR
set_location M_this_external_address_q[14] 28 22 6 #SB_DFFSR
set_location M_this_external_address_q[13] 28 22 5 #SB_DFFSR
set_location M_this_external_address_q[12] 28 22 4 #SB_DFFSR
set_location M_this_external_address_q[11] 28 22 3 #SB_DFFSR
set_location M_this_external_address_q[10] 28 22 2 #SB_DFFSR
set_location M_this_external_address_q[1] 28 21 1 #SB_DFFSR
set_location M_this_external_address_q[0] 28 21 0 #SB_DFFSR
set_location M_this_data_tmp_q_esr[9] 23 21 1 #SB_DFFESR
set_location M_this_data_tmp_q_esr[8] 23 20 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[7] 21 23 7 #SB_DFFESR
set_location M_this_data_tmp_q_esr[6] 22 22 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[5] 21 23 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[4] 21 23 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[3] 22 22 4 #SB_DFFESR
set_location M_this_data_tmp_q_esr[23] 20 25 1 #SB_DFFESR
set_location M_this_data_tmp_q_esr[22] 22 24 5 #SB_DFFESR
set_location M_this_data_tmp_q_esr[21] 21 25 4 #SB_DFFESR
set_location M_this_data_tmp_q_esr[20] 23 24 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[2] 21 20 1 #SB_DFFESR
set_location M_this_data_tmp_q_esr[19] 23 18 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[18] 20 25 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[17] 23 24 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[16] 22 24 1 #SB_DFFESR
set_location M_this_data_tmp_q_esr[15] 22 19 2 #SB_DFFESR
set_location M_this_data_tmp_q_esr[14] 23 20 4 #SB_DFFESR
set_location M_this_data_tmp_q_esr[13] 23 20 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[12] 23 20 2 #SB_DFFESR
set_location M_this_data_tmp_q_esr[11] 23 21 4 #SB_DFFESR
set_location M_this_data_tmp_q_esr[10] 23 20 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[1] 21 20 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[0] 21 23 1 #SB_DFFESR
set_location M_this_data_count_q_cry_c[9] 18 16 1 #SB_CARRY
set_location M_this_data_count_q_cry_c[8] 18 16 0 #SB_CARRY
set_location M_this_data_count_q_cry_c[7] 18 15 7 #SB_CARRY
set_location M_this_data_count_q_cry_c[6] 18 15 6 #SB_CARRY
set_location M_this_data_count_q_cry_c[5] 18 15 5 #SB_CARRY
set_location M_this_data_count_q_cry_c[4] 18 15 4 #SB_CARRY
set_location M_this_data_count_q_cry_c[3] 18 15 3 #SB_CARRY
set_location M_this_data_count_q_cry_c[2] 18 15 2 #SB_CARRY
set_location M_this_data_count_q_cry_c[12] 18 16 4 #SB_CARRY
set_location M_this_data_count_q_cry_c[11] 18 16 3 #SB_CARRY
set_location M_this_data_count_q_cry_c[10] 18 16 2 #SB_CARRY
set_location M_this_data_count_q_cry_c[1] 18 15 1 #SB_CARRY
set_location M_this_data_count_q_cry_c[0] 18 15 0 #SB_CARRY
set_location M_this_data_count_q_RNO[9] 18 14 2 #SB_LUT4
set_location M_this_data_count_q_RNO[8] 18 14 7 #SB_LUT4
set_location M_this_data_count_q_RNO[7] 17 15 7 #SB_LUT4
set_location M_this_data_count_q_RNO[6] 17 15 6 #SB_LUT4
set_location M_this_data_count_q_RNO[5] 17 13 5 #SB_LUT4
set_location M_this_data_count_q_RNO[4] 18 14 1 #SB_LUT4
set_location M_this_data_count_q_RNO[3] 18 13 5 #SB_LUT4
set_location M_this_data_count_q_RNO[2] 17 11 6 #SB_LUT4
set_location M_this_data_count_q_RNO[13] 18 14 5 #SB_LUT4
set_location M_this_data_count_q_RNO[12] 17 15 5 #SB_LUT4
set_location M_this_data_count_q_RNO[11] 18 14 4 #SB_LUT4
set_location M_this_data_count_q_RNO[10] 17 15 0 #SB_LUT4
set_location M_this_data_count_q_RNO[1] 17 14 6 #SB_LUT4
set_location M_this_data_count_q_RNO_0[6] 18 15 6 #SB_LUT4
set_location M_this_data_count_q_RNO_0[13] 18 16 5 #SB_LUT4
set_location M_this_data_count_q_RNO_0[10] 18 16 2 #SB_LUT4
set_location M_this_data_count_q_RNO[0] 17 14 4 #SB_LUT4
set_location M_this_data_count_q[9] 18 14 2 #SB_DFFE
set_location M_this_data_count_q[8] 18 14 7 #SB_DFFE
set_location M_this_data_count_q[7] 17 15 7 #SB_DFFE
set_location M_this_data_count_q[6] 17 15 6 #SB_DFFE
set_location M_this_data_count_q[5] 17 13 5 #SB_DFFE
set_location M_this_data_count_q[4] 18 14 1 #SB_DFFE
set_location M_this_data_count_q[3] 18 13 5 #SB_DFFE
set_location M_this_data_count_q[2] 17 11 6 #SB_DFFE
set_location M_this_data_count_q[13] 18 14 5 #SB_DFFE
set_location M_this_data_count_q[12] 17 15 5 #SB_DFFE
set_location M_this_data_count_q[11] 18 14 4 #SB_DFFE
set_location M_this_data_count_q[10] 17 15 0 #SB_DFFE
set_location M_this_data_count_q[1] 17 14 6 #SB_DFFE
set_location M_this_data_count_q[0] 17 14 4 #SB_DFFE
set_location GND -1 -1 -1 #GND
set_io vsync A3
set_io vblank A4
set_io rst_n P8
set_io rgb[5] D3
set_io rgb[4] C1
set_io rgb[3] E1
set_io rgb[2] G1
set_io rgb[1] J1
set_io rgb[0] M1
set_io port_rw F4
set_io port_nmib K3
set_io port_enb H1
set_io port_dmab N1
set_io port_data_rw D4
set_io port_data[7] H11
set_io port_data[6] G12
set_io port_data[5] F11
set_io port_data[4] D12
set_io port_data[3] C12
set_io port_data[2] D10
set_io port_data[1] D7
set_io port_data[0] C7
set_io port_clk H4
set_io port_address[9] A10
set_io port_address[8] A6
set_io port_address[7] J12
set_io port_address[6] G14
set_io port_address[5] E12
set_io port_address[4] D14
set_io port_address[3] B14
set_io port_address[2] C10
set_io port_address[15] H12
set_io port_address[14] F14
set_io port_address[13] E14
set_io port_address[12] C14
set_io port_address[11] A12
set_io port_address[10] C9
set_io port_address[1] A11
set_io port_address[0] A7
set_io led[7] N14
set_io led[6] M12
set_io led[5] L14
set_io led[4] L12
set_io led[3] K14
set_io led[2] K12
set_io led[1] K11
set_io led[0] J11
set_io hsync A1
set_io hblank A2
set_io debug[1] L6
set_io debug[0] P4
set_io clk P7
