// Seed: 2435531244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  assign module_1.id_6 = 0;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output reg id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_9 <= 1 > -1;
endmodule
module module_1;
  wire id_1;
  wire id_2 = id_1;
  logic id_3, id_4, id_5, id_6;
  logic id_7;
  ;
  wire id_8;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2,
      id_7,
      id_4,
      id_1,
      id_1,
      id_8,
      id_7,
      id_8,
      id_2,
      id_8
  );
  always begin : LABEL_0
    if (1) id_4 = -1;
  end
  always deassign id_2;
endmodule
