
Zadanie_Zaliczeniowe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfc4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  0800c1c8  0800c1c8  0000d1c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c5dc  0800c5dc  0000e36c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c5dc  0800c5dc  0000d5dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c5e4  0800c5e4  0000e36c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c5e4  0800c5e4  0000d5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c5e8  0800c5e8  0000d5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  0800c5ec  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000022c  0800c818  0000e22c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002cc  0800c8b8  0000e2cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000008e8  2000036c  0800c958  0000e36c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000c54  0800c958  0000ec54  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000e36c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001fad9  00000000  00000000  0000e39a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003dee  00000000  00000000  0002de73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001a98  00000000  00000000  00031c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014c6  00000000  00000000  00033700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002c61e  00000000  00000000  00034bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020dab  00000000  00000000  000611e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010bc1e  00000000  00000000  00081f8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0018dbad  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000080f0  00000000  00000000  0018dbf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000072  00000000  00000000  00195ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000036c 	.word	0x2000036c
 800021c:	00000000 	.word	0x00000000
 8000220:	0800c1ac 	.word	0x0800c1ac

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000370 	.word	0x20000370
 800023c:	0800c1ac 	.word	0x0800c1ac

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <App_Init>:
float filterAlpha = 0.1f;
float temp_filtered = 0.0f;
float press_filtered = 0.0f;
static char lcd_buffer[17];

void App_Init(void) {
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
    LCD_Init();
 8000620:	f001 f9b4 	bl	800198c <LCD_Init>
    LCD_SetCursor(0,0);
 8000624:	2100      	movs	r1, #0
 8000626:	2000      	movs	r0, #0
 8000628:	f001 f9ff 	bl	8001a2a <LCD_SetCursor>
    LCD_SendString("Start systemu...");
 800062c:	4813      	ldr	r0, [pc, #76]	@ (800067c <App_Init+0x60>)
 800062e:	f001 f9e7 	bl	8001a00 <LCD_SendString>
    HAL_Delay(500);
 8000632:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000636:	f002 fa09 	bl	8002a4c <HAL_Delay>
    LCD_Clear();
 800063a:	f001 fa10 	bl	8001a5e <LCD_Clear>
    if (BMP2_Init(&bmp2dev[0]) == BMP2_INTF_RET_SUCCESS) {
 800063e:	4810      	ldr	r0, [pc, #64]	@ (8000680 <App_Init+0x64>)
 8000640:	f000 ffd4 	bl	80015ec <BMP2_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d107      	bne.n	800065a <App_Init+0x3e>
        LCD_SetCursor(0,0);
 800064a:	2100      	movs	r1, #0
 800064c:	2000      	movs	r0, #0
 800064e:	f001 f9ec 	bl	8001a2a <LCD_SetCursor>
        LCD_SendString("Sensors OK");
 8000652:	480c      	ldr	r0, [pc, #48]	@ (8000684 <App_Init+0x68>)
 8000654:	f001 f9d4 	bl	8001a00 <LCD_SendString>
 8000658:	e008      	b.n	800066c <App_Init+0x50>
    } else {
        LCD_SetCursor(0,0);
 800065a:	2100      	movs	r1, #0
 800065c:	2000      	movs	r0, #0
 800065e:	f001 f9e4 	bl	8001a2a <LCD_SetCursor>
        LCD_SendString("Sensor Error");
 8000662:	4809      	ldr	r0, [pc, #36]	@ (8000688 <App_Init+0x6c>)
 8000664:	f001 f9cc 	bl	8001a00 <LCD_SendString>
        while(1);
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <App_Init+0x4c>
    }

    HAL_Delay(1000);
 800066c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000670:	f002 f9ec 	bl	8002a4c <HAL_Delay>
    LCD_Clear();
 8000674:	f001 f9f3 	bl	8001a5e <LCD_Clear>
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	0800c1c8 	.word	0x0800c1c8
 8000680:	2000001c 	.word	0x2000001c
 8000684:	0800c1dc 	.word	0x0800c1dc
 8000688:	0800c1e8 	.word	0x0800c1e8

0800068c <App_Process>:

void App_Process(void) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0

    double raw_temp = BMP2_ReadTemperature_degC(&bmp2dev[0]);
 8000692:	4840      	ldr	r0, [pc, #256]	@ (8000794 <App_Process+0x108>)
 8000694:	f001 f876 	bl	8001784 <BMP2_ReadTemperature_degC>
 8000698:	ed87 0b02 	vstr	d0, [r7, #8]
    double raw_press = BMP2_ReadPressure_hPa(&bmp2dev[0]);
 800069c:	483d      	ldr	r0, [pc, #244]	@ (8000794 <App_Process+0x108>)
 800069e:	f001 f8bf 	bl	8001820 <BMP2_ReadPressure_hPa>
 80006a2:	ed87 0b00 	vstr	d0, [r7]

    if (temp_filtered == 0.0f) {
 80006a6:	4b3c      	ldr	r3, [pc, #240]	@ (8000798 <App_Process+0x10c>)
 80006a8:	edd3 7a00 	vldr	s15, [r3]
 80006ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80006b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006b4:	d10e      	bne.n	80006d4 <App_Process+0x48>
        temp_filtered = (float)raw_temp;
 80006b6:	ed97 7b02 	vldr	d7, [r7, #8]
 80006ba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006be:	4b36      	ldr	r3, [pc, #216]	@ (8000798 <App_Process+0x10c>)
 80006c0:	edc3 7a00 	vstr	s15, [r3]
        press_filtered = (float)raw_press;
 80006c4:	ed97 7b00 	vldr	d7, [r7]
 80006c8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006cc:	4b33      	ldr	r3, [pc, #204]	@ (800079c <App_Process+0x110>)
 80006ce:	edc3 7a00 	vstr	s15, [r3]
 80006d2:	e033      	b.n	800073c <App_Process+0xb0>
    } else {
        // Algorytm: Średnia = (Surowa * alpha) + (Poprzednia_Średnia * (1 - alpha))
        temp_filtered = ((float)raw_temp * filterAlpha) + (temp_filtered * (1.0f - filterAlpha));
 80006d4:	ed97 7b02 	vldr	d7, [r7, #8]
 80006d8:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80006dc:	4b30      	ldr	r3, [pc, #192]	@ (80007a0 <App_Process+0x114>)
 80006de:	edd3 7a00 	vldr	s15, [r3]
 80006e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80006e6:	4b2e      	ldr	r3, [pc, #184]	@ (80007a0 <App_Process+0x114>)
 80006e8:	edd3 7a00 	vldr	s15, [r3]
 80006ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80006f0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80006f4:	4b28      	ldr	r3, [pc, #160]	@ (8000798 <App_Process+0x10c>)
 80006f6:	edd3 7a00 	vldr	s15, [r3]
 80006fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80006fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000702:	4b25      	ldr	r3, [pc, #148]	@ (8000798 <App_Process+0x10c>)
 8000704:	edc3 7a00 	vstr	s15, [r3]
        press_filtered = ((float)raw_press * filterAlpha) + (press_filtered * (1.0f - filterAlpha));
 8000708:	ed97 7b00 	vldr	d7, [r7]
 800070c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000710:	4b23      	ldr	r3, [pc, #140]	@ (80007a0 <App_Process+0x114>)
 8000712:	edd3 7a00 	vldr	s15, [r3]
 8000716:	ee27 7a27 	vmul.f32	s14, s14, s15
 800071a:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <App_Process+0x114>)
 800071c:	edd3 7a00 	vldr	s15, [r3]
 8000720:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000724:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000728:	4b1c      	ldr	r3, [pc, #112]	@ (800079c <App_Process+0x110>)
 800072a:	edd3 7a00 	vldr	s15, [r3]
 800072e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000732:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000736:	4b19      	ldr	r3, [pc, #100]	@ (800079c <App_Process+0x110>)
 8000738:	edc3 7a00 	vstr	s15, [r3]
    }

    sprintf(lcd_buffer, "Temp: %.2f C", temp_filtered);
 800073c:	4b16      	ldr	r3, [pc, #88]	@ (8000798 <App_Process+0x10c>)
 800073e:	edd3 7a00 	vldr	s15, [r3]
 8000742:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000746:	ec53 2b17 	vmov	r2, r3, d7
 800074a:	4916      	ldr	r1, [pc, #88]	@ (80007a4 <App_Process+0x118>)
 800074c:	4816      	ldr	r0, [pc, #88]	@ (80007a8 <App_Process+0x11c>)
 800074e:	f009 fc6b 	bl	800a028 <siprintf>
    LCD_SetCursor(0, 0);
 8000752:	2100      	movs	r1, #0
 8000754:	2000      	movs	r0, #0
 8000756:	f001 f968 	bl	8001a2a <LCD_SetCursor>
    LCD_SendString(lcd_buffer);
 800075a:	4813      	ldr	r0, [pc, #76]	@ (80007a8 <App_Process+0x11c>)
 800075c:	f001 f950 	bl	8001a00 <LCD_SendString>
    sprintf(lcd_buffer, "Pres: %.1f hPa", press_filtered);
 8000760:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <App_Process+0x110>)
 8000762:	edd3 7a00 	vldr	s15, [r3]
 8000766:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800076a:	ec53 2b17 	vmov	r2, r3, d7
 800076e:	490f      	ldr	r1, [pc, #60]	@ (80007ac <App_Process+0x120>)
 8000770:	480d      	ldr	r0, [pc, #52]	@ (80007a8 <App_Process+0x11c>)
 8000772:	f009 fc59 	bl	800a028 <siprintf>
    LCD_SetCursor(1, 0);
 8000776:	2100      	movs	r1, #0
 8000778:	2001      	movs	r0, #1
 800077a:	f001 f956 	bl	8001a2a <LCD_SetCursor>
    LCD_SendString(lcd_buffer);
 800077e:	480a      	ldr	r0, [pc, #40]	@ (80007a8 <App_Process+0x11c>)
 8000780:	f001 f93e 	bl	8001a00 <LCD_SendString>

    HAL_Delay(100);
 8000784:	2064      	movs	r0, #100	@ 0x64
 8000786:	f002 f961 	bl	8002a4c <HAL_Delay>
}
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000001c 	.word	0x2000001c
 8000798:	20000388 	.word	0x20000388
 800079c:	2000038c 	.word	0x2000038c
 80007a0:	20000000 	.word	0x20000000
 80007a4:	0800c1f8 	.word	0x0800c1f8
 80007a8:	20000390 	.word	0x20000390
 80007ac:	0800c208 	.word	0x0800c208

080007b0 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f000 fa49 	bl	8000c50 <null_ptr_check>
 80007be:	4603      	mov	r3, r0
 80007c0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 80007c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d117      	bne.n	80007fa <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2201      	movs	r2, #1
 80007d0:	20d0      	movs	r0, #208	@ 0xd0
 80007d2:	f000 f818 	bl	8000806 <bmp2_get_regs>
 80007d6:	4603      	mov	r3, r0
 80007d8:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 80007da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d10b      	bne.n	80007fa <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b58      	cmp	r3, #88	@ 0x58
 80007e8:	d105      	bne.n	80007f6 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 80007ea:	6878      	ldr	r0, [r7, #4]
 80007ec:	f000 fa7b 	bl	8000ce6 <get_calib_param>
 80007f0:	4603      	mov	r3, r0
 80007f2:	73fb      	strb	r3, [r7, #15]
 80007f4:	e001      	b.n	80007fa <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 80007f6:	23fc      	movs	r3, #252	@ 0xfc
 80007f8:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80007fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000806:	b590      	push	{r4, r7, lr}
 8000808:	b087      	sub	sp, #28
 800080a:	af00      	add	r7, sp, #0
 800080c:	60b9      	str	r1, [r7, #8]
 800080e:	607a      	str	r2, [r7, #4]
 8000810:	603b      	str	r3, [r7, #0]
 8000812:	4603      	mov	r3, r0
 8000814:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000816:	6838      	ldr	r0, [r7, #0]
 8000818:	f000 fa1a 	bl	8000c50 <null_ptr_check>
 800081c:	4603      	mov	r3, r0
 800081e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000820:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d11e      	bne.n	8000866 <bmp2_get_regs+0x60>
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d01b      	beq.n	8000866 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	785b      	ldrb	r3, [r3, #1]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d103      	bne.n	800083e <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8000836:	7bfb      	ldrb	r3, [r7, #15]
 8000838:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800083c:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	68dc      	ldr	r4, [r3, #12]
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	685b      	ldr	r3, [r3, #4]
 8000846:	7bf8      	ldrb	r0, [r7, #15]
 8000848:	687a      	ldr	r2, [r7, #4]
 800084a:	68b9      	ldr	r1, [r7, #8]
 800084c:	47a0      	blx	r4
 800084e:	4603      	mov	r3, r0
 8000850:	461a      	mov	r2, r3
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d004      	beq.n	800086a <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8000860:	23fe      	movs	r3, #254	@ 0xfe
 8000862:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000864:	e001      	b.n	800086a <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000866:	23ff      	movs	r3, #255	@ 0xff
 8000868:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800086a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800086e:	4618      	mov	r0, r3
 8000870:	371c      	adds	r7, #28
 8000872:	46bd      	mov	sp, r7
 8000874:	bd90      	pop	{r4, r7, pc}

08000876 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000876:	b590      	push	{r4, r7, lr}
 8000878:	b08b      	sub	sp, #44	@ 0x2c
 800087a:	af00      	add	r7, sp, #0
 800087c:	60f8      	str	r0, [r7, #12]
 800087e:	60b9      	str	r1, [r7, #8]
 8000880:	607a      	str	r2, [r7, #4]
 8000882:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2b04      	cmp	r3, #4
 8000888:	d901      	bls.n	800088e <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 800088a:	2304      	movs	r3, #4
 800088c:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 800088e:	6838      	ldr	r0, [r7, #0]
 8000890:	f000 f9de 	bl	8000c50 <null_ptr_check>
 8000894:	4603      	mov	r3, r0
 8000896:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800089a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d150      	bne.n	8000944 <bmp2_set_regs+0xce>
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d04d      	beq.n	8000944 <bmp2_set_regs+0xce>
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d04a      	beq.n	8000944 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d043      	beq.n	800093c <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	785b      	ldrb	r3, [r3, #1]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d114      	bne.n	80008ec <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80008c2:	2300      	movs	r3, #0
 80008c4:	77fb      	strb	r3, [r7, #31]
 80008c6:	e00d      	b.n	80008e4 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 80008c8:	7ffb      	ldrb	r3, [r7, #31]
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4413      	add	r3, r2
 80008ce:	781a      	ldrb	r2, [r3, #0]
 80008d0:	7ffb      	ldrb	r3, [r7, #31]
 80008d2:	68f9      	ldr	r1, [r7, #12]
 80008d4:	440b      	add	r3, r1
 80008d6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80008da:	b2d2      	uxtb	r2, r2
 80008dc:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80008de:	7ffb      	ldrb	r3, [r7, #31]
 80008e0:	3301      	adds	r3, #1
 80008e2:	77fb      	strb	r3, [r7, #31]
 80008e4:	7ffb      	ldrb	r3, [r7, #31]
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d8ed      	bhi.n	80008c8 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d90b      	bls.n	800090a <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80008f2:	f107 0114 	add.w	r1, r7, #20
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	68ba      	ldr	r2, [r7, #8]
 80008fa:	68f8      	ldr	r0, [r7, #12]
 80008fc:	f000 f9c8 	bl	8000c90 <interleave_data>
                temp_len = ((len * 2) - 1);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	3b01      	subs	r3, #1
 8000906:	623b      	str	r3, [r7, #32]
 8000908:	e001      	b.n	800090e <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	691c      	ldr	r4, [r3, #16]
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	7818      	ldrb	r0, [r3, #0]
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	f107 0114 	add.w	r1, r7, #20
 800091e:	6a3a      	ldr	r2, [r7, #32]
 8000920:	47a0      	blx	r4
 8000922:	4603      	mov	r3, r0
 8000924:	461a      	mov	r2, r3
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d00b      	beq.n	800094c <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8000934:	23fe      	movs	r3, #254	@ 0xfe
 8000936:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800093a:	e007      	b.n	800094c <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 800093c:	23fd      	movs	r3, #253	@ 0xfd
 800093e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8000942:	e003      	b.n	800094c <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000944:	23ff      	movs	r3, #255	@ 0xff
 8000946:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800094a:	e000      	b.n	800094e <bmp2_set_regs+0xd8>
        if (len > 0)
 800094c:	bf00      	nop
    }

    return rslt;
 800094e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8000952:	4618      	mov	r0, r3
 8000954:	372c      	adds	r7, #44	@ 0x2c
 8000956:	46bd      	mov	sp, r7
 8000958:	bd90      	pop	{r4, r7, pc}

0800095a <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b084      	sub	sp, #16
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 8000962:	23e0      	movs	r3, #224	@ 0xe0
 8000964:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8000966:	23b6      	movs	r3, #182	@ 0xb6
 8000968:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800096a:	f107 010d 	add.w	r1, r7, #13
 800096e:	f107 000e 	add.w	r0, r7, #14
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2201      	movs	r2, #1
 8000976:	f7ff ff7e 	bl	8000876 <bmp2_set_regs>
 800097a:	4603      	mov	r3, r0
 800097c:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800097e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000982:	4618      	mov	r0, r3
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b084      	sub	sp, #16
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
 8000992:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000994:	2300      	movs	r3, #0
 8000996:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d02d      	beq.n	80009fa <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800099e:	f107 010c 	add.w	r1, r7, #12
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	2202      	movs	r2, #2
 80009a6:	20f4      	movs	r0, #244	@ 0xf4
 80009a8:	f7ff ff2d 	bl	8000806 <bmp2_get_regs>
 80009ac:	4603      	mov	r3, r0
 80009ae:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80009b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d122      	bne.n	80009fe <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 80009b8:	7b3b      	ldrb	r3, [r7, #12]
 80009ba:	095b      	lsrs	r3, r3, #5
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 80009c2:	7b3b      	ldrb	r3, [r7, #12]
 80009c4:	109b      	asrs	r3, r3, #2
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	f003 0307 	and.w	r3, r3, #7
 80009cc:	b2da      	uxtb	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 80009d2:	7b7b      	ldrb	r3, [r7, #13]
 80009d4:	095b      	lsrs	r3, r3, #5
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80009dc:	7b7b      	ldrb	r3, [r7, #13]
 80009de:	109b      	asrs	r3, r3, #2
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80009ec:	7b7b      	ldrb	r3, [r7, #13]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	715a      	strb	r2, [r3, #5]
 80009f8:	e001      	b.n	80009fe <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80009fa:	23ff      	movs	r3, #255	@ 0xff
 80009fc:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80009fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b082      	sub	sp, #8
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
 8000a12:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8000a14:	683a      	ldr	r2, [r7, #0]
 8000a16:	6879      	ldr	r1, [r7, #4]
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f000 fa0b 	bl	8000e34 <conf_sensor>
 8000a1e:	4603      	mov	r3, r0
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d01b      	beq.n	8000a70 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8000a38:	f107 010e 	add.w	r1, r7, #14
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	2201      	movs	r2, #1
 8000a40:	20f3      	movs	r0, #243	@ 0xf3
 8000a42:	f7ff fee0 	bl	8000806 <bmp2_get_regs>
 8000a46:	4603      	mov	r3, r0
 8000a48:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d110      	bne.n	8000a74 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 8000a52:	7bbb      	ldrb	r3, [r7, #14]
 8000a54:	10db      	asrs	r3, r3, #3
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 8000a62:	7bbb      	ldrb	r3, [r7, #14]
 8000a64:	f003 0301 	and.w	r3, r3, #1
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	705a      	strb	r2, [r3, #1]
 8000a6e:	e001      	b.n	8000a74 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000a70:	23ff      	movs	r3, #255	@ 0xff
 8000a72:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3710      	adds	r7, #16
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
 8000a8c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
 8000a90:	687a      	ldr	r2, [r7, #4]
 8000a92:	68b9      	ldr	r1, [r7, #8]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 f9cd 	bl	8000e34 <conf_sensor>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8000a9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b086      	sub	sp, #24
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8000ab4:	f107 0310 	add.w	r3, r7, #16
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	809a      	strh	r2, [r3, #4]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8000abe:	f107 0308 	add.w	r3, r7, #8
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d024      	beq.n	8000b18 <bmp2_get_sensor_data+0x6e>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8000ace:	f107 0110 	add.w	r1, r7, #16
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	2206      	movs	r2, #6
 8000ad6:	20f7      	movs	r0, #247	@ 0xf7
 8000ad8:	f7ff fe95 	bl	8000806 <bmp2_get_regs>
 8000adc:	4603      	mov	r3, r0
 8000ade:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000ae0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d119      	bne.n	8000b1c <bmp2_get_sensor_data+0x72>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8000ae8:	f107 0208 	add.w	r2, r7, #8
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	4611      	mov	r1, r2
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 fac8 	bl	8001088 <parse_sensor_data>
 8000af8:	4603      	mov	r3, r0
 8000afa:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8000afc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d10b      	bne.n	8000b1c <bmp2_get_sensor_data+0x72>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8000b04:	f107 0308 	add.w	r3, r7, #8
 8000b08:	683a      	ldr	r2, [r7, #0]
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f000 f80b 	bl	8000b28 <bmp2_compensate_data>
 8000b12:	4603      	mov	r3, r0
 8000b14:	75fb      	strb	r3, [r7, #23]
 8000b16:	e001      	b.n	8000b1c <bmp2_get_sensor_data+0x72>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000b18:	23ff      	movs	r3, #255	@ 0xff
 8000b1a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000b1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3718      	adds	r7, #24
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	60f8      	str	r0, [r7, #12]
 8000b30:	60b9      	str	r1, [r7, #8]
 8000b32:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f000 f88b 	bl	8000c50 <null_ptr_check>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8000b3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d129      	bne.n	8000b9a <bmp2_compensate_data+0x72>
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d026      	beq.n	8000b9a <bmp2_compensate_data+0x72>
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d023      	beq.n	8000b9a <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8000b52:	68b9      	ldr	r1, [r7, #8]
 8000b54:	f04f 0200 	mov.w	r2, #0
 8000b58:	f04f 0300 	mov.w	r3, #0
 8000b5c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8000b60:	68b9      	ldr	r1, [r7, #8]
 8000b62:	f04f 0200 	mov.w	r2, #0
 8000b66:	f04f 0300 	mov.w	r3, #0
 8000b6a:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	3308      	adds	r3, #8
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	68f9      	ldr	r1, [r7, #12]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f000 faca 	bl	8001110 <compensate_temperature>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000b80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d10a      	bne.n	8000b9e <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	68f9      	ldr	r1, [r7, #12]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 fb8a 	bl	80012a8 <compensate_pressure>
 8000b94:	4603      	mov	r3, r0
 8000b96:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8000b98:	e001      	b.n	8000b9e <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000b9a:	23ff      	movs	r3, #255	@ 0xff
 8000b9c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000b9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8000bac:	b5b0      	push	{r4, r5, r7, lr}
 8000bae:	b092      	sub	sp, #72	@ 0x48
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8000bb8:	4b23      	ldr	r3, [pc, #140]	@ (8000c48 <bmp2_compute_meas_time+0x9c>)
 8000bba:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000bbe:	461d      	mov	r5, r3
 8000bc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc4:	682b      	ldr	r3, [r5, #0]
 8000bc6:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8000bc8:	4b20      	ldr	r3, [pc, #128]	@ (8000c4c <bmp2_compute_meas_time+0xa0>)
 8000bca:	f107 0410 	add.w	r4, r7, #16
 8000bce:	461d      	mov	r5, r3
 8000bd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bd4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f000 f837 	bl	8000c50 <null_ptr_check>
 8000be2:	4603      	mov	r3, r0
 8000be4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8000be8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d122      	bne.n	8000c36 <bmp2_compute_meas_time+0x8a>
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d01f      	beq.n	8000c36 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	7e1b      	ldrb	r3, [r3, #24]
 8000bfa:	2b03      	cmp	r3, #3
 8000bfc:	d111      	bne.n	8000c22 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	78db      	ldrb	r3, [r3, #3]
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	3348      	adds	r3, #72	@ 0x48
 8000c06:	443b      	add	r3, r7
 8000c08:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	789b      	ldrb	r3, [r3, #2]
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	3348      	adds	r3, #72	@ 0x48
 8000c14:	443b      	add	r3, r7
 8000c16:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000c1a:	441a      	add	r2, r3
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000c20:	e00c      	b.n	8000c3c <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	78db      	ldrb	r3, [r3, #3]
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	3348      	adds	r3, #72	@ 0x48
 8000c2a:	443b      	add	r3, r7
 8000c2c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000c34:	e002      	b.n	8000c3c <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000c36:	23ff      	movs	r3, #255	@ 0xff
 8000c38:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8000c3c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3748      	adds	r7, #72	@ 0x48
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bdb0      	pop	{r4, r5, r7, pc}
 8000c48:	0800c218 	.word	0x0800c218
 8000c4c:	0800c22c 	.word	0x0800c22c

08000c50 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d00b      	beq.n	8000c76 <null_ptr_check+0x26>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d007      	beq.n	8000c76 <null_ptr_check+0x26>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	691b      	ldr	r3, [r3, #16]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d003      	beq.n	8000c76 <null_ptr_check+0x26>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d102      	bne.n	8000c7c <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 8000c76:	23ff      	movs	r3, #255	@ 0xff
 8000c78:	73fb      	strb	r3, [r7, #15]
 8000c7a:	e001      	b.n	8000c80 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000c80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3714      	adds	r7, #20
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b087      	sub	sp, #28
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
 8000c9c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	e015      	b.n	8000cd0 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	441a      	add	r2, r3
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	68b9      	ldr	r1, [r7, #8]
 8000cb2:	440b      	add	r3, r1
 8000cb4:	7812      	ldrb	r2, [r2, #0]
 8000cb6:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	441a      	add	r2, r3
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	68b9      	ldr	r1, [r7, #8]
 8000cc4:	440b      	add	r3, r1
 8000cc6:	7812      	ldrb	r2, [r2, #0]
 8000cc8:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	617b      	str	r3, [r7, #20]
 8000cd0:	697a      	ldr	r2, [r7, #20]
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d3e5      	bcc.n	8000ca4 <interleave_data+0x14>
    }
}
 8000cd8:	bf00      	nop
 8000cda:	bf00      	nop
 8000cdc:	371c      	adds	r7, #28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b08a      	sub	sp, #40	@ 0x28
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 8000cee:	f107 030c 	add.w	r3, r7, #12
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]
 8000cfe:	615a      	str	r2, [r3, #20]
 8000d00:	761a      	strb	r2, [r3, #24]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8000d02:	f107 010c 	add.w	r1, r7, #12
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2219      	movs	r2, #25
 8000d0a:	2088      	movs	r0, #136	@ 0x88
 8000d0c:	f7ff fd7b 	bl	8000806 <bmp2_get_regs>
 8000d10:	4603      	mov	r3, r0
 8000d12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8000d16:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f040 8084 	bne.w	8000e28 <get_calib_param+0x142>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8000d20:	7b7b      	ldrb	r3, [r7, #13]
 8000d22:	b21b      	sxth	r3, r3
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	b21a      	sxth	r2, r3
 8000d28:	7b3b      	ldrb	r3, [r7, #12]
 8000d2a:	b21b      	sxth	r3, r3
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	b21b      	sxth	r3, r3
 8000d30:	b29a      	uxth	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 8000d36:	7bfb      	ldrb	r3, [r7, #15]
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	021b      	lsls	r3, r3, #8
 8000d3c:	b21a      	sxth	r2, r3
 8000d3e:	7bbb      	ldrb	r3, [r7, #14]
 8000d40:	b21b      	sxth	r3, r3
 8000d42:	4313      	orrs	r3, r2
 8000d44:	b21a      	sxth	r2, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 8000d4a:	7c7b      	ldrb	r3, [r7, #17]
 8000d4c:	b21b      	sxth	r3, r3
 8000d4e:	021b      	lsls	r3, r3, #8
 8000d50:	b21a      	sxth	r2, r3
 8000d52:	7c3b      	ldrb	r3, [r7, #16]
 8000d54:	b21b      	sxth	r3, r3
 8000d56:	4313      	orrs	r3, r2
 8000d58:	b21a      	sxth	r2, r3
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8000d5e:	7cfb      	ldrb	r3, [r7, #19]
 8000d60:	b21b      	sxth	r3, r3
 8000d62:	021b      	lsls	r3, r3, #8
 8000d64:	b21a      	sxth	r2, r3
 8000d66:	7cbb      	ldrb	r3, [r7, #18]
 8000d68:	b21b      	sxth	r3, r3
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	b21b      	sxth	r3, r3
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8000d74:	7d7b      	ldrb	r3, [r7, #21]
 8000d76:	b21b      	sxth	r3, r3
 8000d78:	021b      	lsls	r3, r3, #8
 8000d7a:	b21a      	sxth	r2, r3
 8000d7c:	7d3b      	ldrb	r3, [r7, #20]
 8000d7e:	b21b      	sxth	r3, r3
 8000d80:	4313      	orrs	r3, r2
 8000d82:	b21a      	sxth	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8000d88:	7dfb      	ldrb	r3, [r7, #23]
 8000d8a:	b21b      	sxth	r3, r3
 8000d8c:	021b      	lsls	r3, r3, #8
 8000d8e:	b21a      	sxth	r2, r3
 8000d90:	7dbb      	ldrb	r3, [r7, #22]
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	4313      	orrs	r3, r2
 8000d96:	b21a      	sxth	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8000d9c:	7e7b      	ldrb	r3, [r7, #25]
 8000d9e:	b21b      	sxth	r3, r3
 8000da0:	021b      	lsls	r3, r3, #8
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	7e3b      	ldrb	r3, [r7, #24]
 8000da6:	b21b      	sxth	r3, r3
 8000da8:	4313      	orrs	r3, r2
 8000daa:	b21a      	sxth	r2, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8000db0:	7efb      	ldrb	r3, [r7, #27]
 8000db2:	b21b      	sxth	r3, r3
 8000db4:	021b      	lsls	r3, r3, #8
 8000db6:	b21a      	sxth	r2, r3
 8000db8:	7ebb      	ldrb	r3, [r7, #26]
 8000dba:	b21b      	sxth	r3, r3
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	b21a      	sxth	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8000dc4:	7f7b      	ldrb	r3, [r7, #29]
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	021b      	lsls	r3, r3, #8
 8000dca:	b21a      	sxth	r2, r3
 8000dcc:	7f3b      	ldrb	r3, [r7, #28]
 8000dce:	b21b      	sxth	r3, r3
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	b21a      	sxth	r2, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8000dd8:	7ffb      	ldrb	r3, [r7, #31]
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	021b      	lsls	r3, r3, #8
 8000dde:	b21a      	sxth	r2, r3
 8000de0:	7fbb      	ldrb	r3, [r7, #30]
 8000de2:	b21b      	sxth	r3, r3
 8000de4:	4313      	orrs	r3, r2
 8000de6:	b21a      	sxth	r2, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8000dec:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000df0:	b21b      	sxth	r3, r3
 8000df2:	021b      	lsls	r3, r3, #8
 8000df4:	b21a      	sxth	r2, r3
 8000df6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000dfa:	b21b      	sxth	r3, r3
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	b21a      	sxth	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8000e04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	021b      	lsls	r3, r3, #8
 8000e0c:	b21a      	sxth	r2, r3
 8000e0e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000e12:	b21b      	sxth	r3, r3
 8000e14:	4313      	orrs	r3, r2
 8000e16:	b21a      	sxth	r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8000e1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e20:	b25a      	sxtb	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8000e28:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3728      	adds	r7, #40	@ 0x28
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
 8000e40:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000e42:	2300      	movs	r3, #0
 8000e44:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8000e46:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 8000e4a:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d076      	beq.n	8000f40 <conf_sensor+0x10c>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8000e52:	f107 0114 	add.w	r1, r7, #20
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2202      	movs	r2, #2
 8000e5a:	20f4      	movs	r0, #244	@ 0xf4
 8000e5c:	f7ff fcd3 	bl	8000806 <bmp2_get_regs>
 8000e60:	4603      	mov	r3, r0
 8000e62:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000e64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d16b      	bne.n	8000f44 <conf_sensor+0x110>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff fd74 	bl	800095a <bmp2_soft_reset>
 8000e72:	4603      	mov	r3, r0
 8000e74:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8000e76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d162      	bne.n	8000f44 <conf_sensor+0x110>
            {
                set_os_mode(temp, conf);
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	68b9      	ldr	r1, [r7, #8]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 f863 	bl	8000f50 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8000e8a:	7d7b      	ldrb	r3, [r7, #21]
 8000e8c:	b25b      	sxtb	r3, r3
 8000e8e:	f003 031f 	and.w	r3, r3, #31
 8000e92:	b25a      	sxtb	r2, r3
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	789b      	ldrb	r3, [r3, #2]
 8000e98:	b25b      	sxtb	r3, r3
 8000e9a:	015b      	lsls	r3, r3, #5
 8000e9c:	b25b      	sxtb	r3, r3
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	b25b      	sxtb	r3, r3
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8000ea6:	7d7b      	ldrb	r3, [r7, #21]
 8000ea8:	b25b      	sxtb	r3, r3
 8000eaa:	f023 031c 	bic.w	r3, r3, #28
 8000eae:	b25a      	sxtb	r2, r3
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	791b      	ldrb	r3, [r3, #4]
 8000eb4:	b25b      	sxtb	r3, r3
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	b25b      	sxtb	r3, r3
 8000eba:	f003 031c 	and.w	r3, r3, #28
 8000ebe:	b25b      	sxtb	r3, r3
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	b25b      	sxtb	r3, r3
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8000ec8:	7d7b      	ldrb	r3, [r7, #21]
 8000eca:	b25b      	sxtb	r3, r3
 8000ecc:	f023 0301 	bic.w	r3, r3, #1
 8000ed0:	b25a      	sxtb	r2, r3
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	795b      	ldrb	r3, [r3, #5]
 8000ed6:	b25b      	sxtb	r3, r3
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	b25b      	sxtb	r3, r3
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	b25b      	sxtb	r3, r3
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8000ee6:	f107 0114 	add.w	r1, r7, #20
 8000eea:	f107 0010 	add.w	r0, r7, #16
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2202      	movs	r2, #2
 8000ef2:	f7ff fcc0 	bl	8000876 <bmp2_set_regs>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8000efa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d120      	bne.n	8000f44 <conf_sensor+0x110>
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d01d      	beq.n	8000f44 <conf_sensor+0x110>
                {
                    dev->power_mode = mode;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	7bfa      	ldrb	r2, [r7, #15]
 8000f0c:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8000f0e:	7d3b      	ldrb	r3, [r7, #20]
 8000f10:	b25b      	sxtb	r3, r3
 8000f12:	f023 0303 	bic.w	r3, r3, #3
 8000f16:	b25a      	sxtb	r2, r3
 8000f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	b25b      	sxtb	r3, r3
 8000f22:	4313      	orrs	r3, r2
 8000f24:	b25b      	sxtb	r3, r3
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8000f2a:	f107 0114 	add.w	r1, r7, #20
 8000f2e:	f107 0010 	add.w	r0, r7, #16
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2201      	movs	r2, #1
 8000f36:	f7ff fc9e 	bl	8000876 <bmp2_set_regs>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	75fb      	strb	r3, [r7, #23]
 8000f3e:	e001      	b.n	8000f44 <conf_sensor+0x110>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000f40:	23ff      	movs	r3, #255	@ 0xff
 8000f42:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000f44:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	78db      	ldrb	r3, [r3, #3]
 8000f5e:	2b04      	cmp	r3, #4
 8000f60:	f200 808b 	bhi.w	800107a <set_os_mode+0x12a>
 8000f64:	a201      	add	r2, pc, #4	@ (adr r2, 8000f6c <set_os_mode+0x1c>)
 8000f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6a:	bf00      	nop
 8000f6c:	08000f81 	.word	0x08000f81
 8000f70:	08000fb3 	.word	0x08000fb3
 8000f74:	08000fe5 	.word	0x08000fe5
 8000f78:	08001017 	.word	0x08001017
 8000f7c:	08001049 	.word	0x08001049
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	b25b      	sxtb	r3, r3
 8000f86:	f003 031f 	and.w	r3, r3, #31
 8000f8a:	b25b      	sxtb	r3, r3
 8000f8c:	f043 0320 	orr.w	r3, r3, #32
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b25b      	sxtb	r3, r3
 8000f9e:	f023 031c 	bic.w	r3, r3, #28
 8000fa2:	b25b      	sxtb	r3, r3
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	701a      	strb	r2, [r3, #0]
            break;
 8000fb0:	e064      	b.n	800107c <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	b25b      	sxtb	r3, r3
 8000fb8:	f003 031f 	and.w	r3, r3, #31
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	f043 0320 	orr.w	r3, r3, #32
 8000fc2:	b25b      	sxtb	r3, r3
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b25b      	sxtb	r3, r3
 8000fd0:	f023 031c 	bic.w	r3, r3, #28
 8000fd4:	b25b      	sxtb	r3, r3
 8000fd6:	f043 0308 	orr.w	r3, r3, #8
 8000fda:	b25b      	sxtb	r3, r3
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	701a      	strb	r2, [r3, #0]
            break;
 8000fe2:	e04b      	b.n	800107c <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	f003 031f 	and.w	r3, r3, #31
 8000fee:	b25b      	sxtb	r3, r3
 8000ff0:	f043 0320 	orr.w	r3, r3, #32
 8000ff4:	b25b      	sxtb	r3, r3
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	b25b      	sxtb	r3, r3
 8001002:	f023 031c 	bic.w	r3, r3, #28
 8001006:	b25b      	sxtb	r3, r3
 8001008:	f043 030c 	orr.w	r3, r3, #12
 800100c:	b25b      	sxtb	r3, r3
 800100e:	b2da      	uxtb	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	701a      	strb	r2, [r3, #0]
            break;
 8001014:	e032      	b.n	800107c <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	b25b      	sxtb	r3, r3
 800101c:	f003 031f 	and.w	r3, r3, #31
 8001020:	b25b      	sxtb	r3, r3
 8001022:	f043 0320 	orr.w	r3, r3, #32
 8001026:	b25b      	sxtb	r3, r3
 8001028:	b2da      	uxtb	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	b25b      	sxtb	r3, r3
 8001034:	f023 031c 	bic.w	r3, r3, #28
 8001038:	b25b      	sxtb	r3, r3
 800103a:	f043 0310 	orr.w	r3, r3, #16
 800103e:	b25b      	sxtb	r3, r3
 8001040:	b2da      	uxtb	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	701a      	strb	r2, [r3, #0]
            break;
 8001046:	e019      	b.n	800107c <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	b25b      	sxtb	r3, r3
 800104e:	f003 031f 	and.w	r3, r3, #31
 8001052:	b25b      	sxtb	r3, r3
 8001054:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001058:	b25b      	sxtb	r3, r3
 800105a:	b2da      	uxtb	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	b25b      	sxtb	r3, r3
 8001066:	f023 031c 	bic.w	r3, r3, #28
 800106a:	b25b      	sxtb	r3, r3
 800106c:	f043 0314 	orr.w	r3, r3, #20
 8001070:	b25b      	sxtb	r3, r3
 8001072:	b2da      	uxtb	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	701a      	strb	r2, [r3, #0]
            break;
 8001078:	e000      	b.n	800107c <set_os_mode+0x12c>
        default:
            break;
 800107a:	bf00      	nop
    }
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	031b      	lsls	r3, r3, #12
 8001098:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3301      	adds	r3, #1
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	011b      	lsls	r3, r3, #4
 80010a2:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3302      	adds	r3, #2
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	091b      	lsrs	r3, r3, #4
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80010b0:	697a      	ldr	r2, [r7, #20]
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	431a      	orrs	r2, r3
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	431a      	orrs	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	3303      	adds	r3, #3
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	031b      	lsls	r3, r3, #12
 80010c6:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3304      	adds	r3, #4
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	011b      	lsls	r3, r3, #4
 80010d0:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3305      	adds	r3, #5
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	091b      	lsrs	r3, r3, #4
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 80010de:	697a      	ldr	r2, [r7, #20]
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	431a      	orrs	r2, r3
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	461a      	mov	r2, r3
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	4619      	mov	r1, r3
 80010f8:	4610      	mov	r0, r2
 80010fa:	f000 fa31 	bl	8001560 <st_check_boundaries>
 80010fe:	4603      	mov	r3, r0
 8001100:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001102:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001106:	4618      	mov	r0, r3
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001110:	b480      	push	{r7}
 8001112:	b08d      	sub	sp, #52	@ 0x34
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 800111c:	2300      	movs	r3, #0
 800111e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	ee07 3a90 	vmov	s15, r3
 800112a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800112e:	ed9f 5b4e 	vldr	d5, [pc, #312]	@ 8001268 <compensate_temperature+0x158>
 8001132:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	8b9b      	ldrh	r3, [r3, #28]
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8001142:	ed9f 4b4b 	vldr	d4, [pc, #300]	@ 8001270 <compensate_temperature+0x160>
 8001146:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800114a:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001154:	ee07 3a90 	vmov	s15, r3
 8001158:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800115c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001160:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	ee07 3a90 	vmov	s15, r3
 800116c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001170:	ed9f 5b41 	vldr	d5, [pc, #260]	@ 8001278 <compensate_temperature+0x168>
 8001174:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	8b9b      	ldrh	r3, [r3, #28]
 800117c:	ee07 3a90 	vmov	s15, r3
 8001180:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8001184:	ed9f 4b3e 	vldr	d4, [pc, #248]	@ 8001280 <compensate_temperature+0x170>
 8001188:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800118c:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	ee07 3a90 	vmov	s15, r3
 8001198:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800119c:	ed9f 4b36 	vldr	d4, [pc, #216]	@ 8001278 <compensate_temperature+0x168>
 80011a0:	ee87 5b04 	vdiv.f64	d5, d7, d4
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	8b9b      	ldrh	r3, [r3, #28]
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 80011b0:	ed9f 3b33 	vldr	d3, [pc, #204]	@ 8001280 <compensate_temperature+0x170>
 80011b4:	ee84 7b03 	vdiv.f64	d7, d4, d3
 80011b8:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80011bc:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80011c6:	ee07 3a90 	vmov	s15, r3
 80011ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 80011ce:	ee26 7b07 	vmul.f64	d7, d6, d7
 80011d2:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 80011d6:	ed97 6b06 	vldr	d6, [r7, #24]
 80011da:	ed97 7b04 	vldr	d7, [r7, #16]
 80011de:	ee36 7b07 	vadd.f64	d7, d6, d7
 80011e2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80011e6:	ee17 2a90 	vmov	r2, s15
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 80011ee:	ed97 6b06 	vldr	d6, [r7, #24]
 80011f2:	ed97 7b04 	vldr	d7, [r7, #16]
 80011f6:	ee36 6b07 	vadd.f64	d6, d6, d7
 80011fa:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8001288 <compensate_temperature+0x178>
 80011fe:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001202:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001206:	ed97 7b08 	vldr	d7, [r7, #32]
 800120a:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001290 <compensate_temperature+0x180>
 800120e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001216:	d507      	bpl.n	8001228 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001218:	f04f 0200 	mov.w	r2, #0
 800121c:	4b20      	ldr	r3, [pc, #128]	@ (80012a0 <compensate_temperature+0x190>)
 800121e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001222:	2301      	movs	r3, #1
 8001224:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001228:	ed97 7b08 	vldr	d7, [r7, #32]
 800122c:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8001298 <compensate_temperature+0x188>
 8001230:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	dd07      	ble.n	800124a <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	4b19      	ldr	r3, [pc, #100]	@ (80012a4 <compensate_temperature+0x194>)
 8001240:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001244:	2302      	movs	r3, #2
 8001246:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 800124a:	68f9      	ldr	r1, [r7, #12]
 800124c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001250:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001254:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001258:	4618      	mov	r0, r3
 800125a:	3734      	adds	r7, #52	@ 0x34
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	f3af 8000 	nop.w
 8001268:	00000000 	.word	0x00000000
 800126c:	40d00000 	.word	0x40d00000
 8001270:	00000000 	.word	0x00000000
 8001274:	40900000 	.word	0x40900000
 8001278:	00000000 	.word	0x00000000
 800127c:	41000000 	.word	0x41000000
 8001280:	00000000 	.word	0x00000000
 8001284:	40c00000 	.word	0x40c00000
 8001288:	00000000 	.word	0x00000000
 800128c:	40b40000 	.word	0x40b40000
 8001290:	00000000 	.word	0x00000000
 8001294:	c0440000 	.word	0xc0440000
 8001298:	00000000 	.word	0x00000000
 800129c:	40554000 	.word	0x40554000
 80012a0:	c0440000 	.word	0xc0440000
 80012a4:	40554000 	.word	0x40554000

080012a8 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b08d      	sub	sp, #52	@ 0x34
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80012b4:	2300      	movs	r3, #0
 80012b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012ca:	ee07 3a90 	vmov	s15, r3
 80012ce:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80012d2:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 80012d6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80012da:	ed9f 6b8d 	vldr	d6, [pc, #564]	@ 8001510 <compensate_pressure+0x268>
 80012de:	ee37 7b46 	vsub.f64	d7, d7, d6
 80012e2:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 80012e6:	ed97 7b06 	vldr	d7, [r7, #24]
 80012ea:	ee27 6b07 	vmul.f64	d6, d7, d7
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80012f4:	ee07 3a90 	vmov	s15, r3
 80012f8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80012fc:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001300:	ed9f 5b85 	vldr	d5, [pc, #532]	@ 8001518 <compensate_pressure+0x270>
 8001304:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001308:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001312:	ee07 3a90 	vmov	s15, r3
 8001316:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800131a:	ed97 7b06 	vldr	d7, [r7, #24]
 800131e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001322:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001326:	ed97 6b04 	vldr	d6, [r7, #16]
 800132a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800132e:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001332:	ed97 7b04 	vldr	d7, [r7, #16]
 8001336:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 800133a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800134c:	ed9f 5b74 	vldr	d5, [pc, #464]	@ 8001520 <compensate_pressure+0x278>
 8001350:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001354:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001358:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800136a:	ed97 7b06 	vldr	d7, [r7, #24]
 800136e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001372:	ed97 7b06 	vldr	d7, [r7, #24]
 8001376:	ee26 7b07 	vmul.f64	d7, d6, d7
 800137a:	ed9f 5b6b 	vldr	d5, [pc, #428]	@ 8001528 <compensate_pressure+0x280>
 800137e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001390:	ed97 7b06 	vldr	d7, [r7, #24]
 8001394:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001398:	ee36 6b07 	vadd.f64	d6, d6, d7
 800139c:	ed9f 5b62 	vldr	d5, [pc, #392]	@ 8001528 <compensate_pressure+0x280>
 80013a0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80013a4:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 80013a8:	ed97 6b06 	vldr	d6, [r7, #24]
 80013ac:	ed9f 5b5a 	vldr	d5, [pc, #360]	@ 8001518 <compensate_pressure+0x270>
 80013b0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80013b4:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80013b8:	ee37 6b06 	vadd.f64	d6, d7, d6
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80013c0:	ee07 3a90 	vmov	s15, r3
 80013c4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80013c8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80013cc:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 80013d0:	ed97 7b06 	vldr	d7, [r7, #24]
 80013d4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80013d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013dc:	d407      	bmi.n	80013ee <compensate_pressure+0x146>
 80013de:	ed97 7b06 	vldr	d7, [r7, #24]
 80013e2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	f340 8086 	ble.w	80014fa <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	ee07 3a90 	vmov	s15, r3
 80013f6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80013fa:	ed9f 6b4d 	vldr	d6, [pc, #308]	@ 8001530 <compensate_pressure+0x288>
 80013fe:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001402:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001406:	ed97 6b04 	vldr	d6, [r7, #16]
 800140a:	ed9f 5b4b 	vldr	d5, [pc, #300]	@ 8001538 <compensate_pressure+0x290>
 800140e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001412:	ed97 6b08 	vldr	d6, [r7, #32]
 8001416:	ee36 7b47 	vsub.f64	d7, d6, d7
 800141a:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8001540 <compensate_pressure+0x298>
 800141e:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001422:	ed97 6b06 	vldr	d6, [r7, #24]
 8001426:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800142a:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001434:	ee07 3a90 	vmov	s15, r3
 8001438:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800143c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001440:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001444:	ed97 7b08 	vldr	d7, [r7, #32]
 8001448:	ee26 6b07 	vmul.f64	d6, d6, d7
 800144c:	ed9f 5b3e 	vldr	d5, [pc, #248]	@ 8001548 <compensate_pressure+0x2a0>
 8001450:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001454:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001466:	ed97 7b08 	vldr	d7, [r7, #32]
 800146a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800146e:	ed9f 5b2a 	vldr	d5, [pc, #168]	@ 8001518 <compensate_pressure+0x270>
 8001472:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001476:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 800147a:	ed97 6b06 	vldr	d6, [r7, #24]
 800147e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001482:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800148c:	ee07 3a90 	vmov	s15, r3
 8001490:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001494:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001498:	eeb3 5b00 	vmov.f64	d5, #48	@ 0x41800000  16.0
 800149c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80014a0:	ed97 6b08 	vldr	d6, [r7, #32]
 80014a4:	ee36 7b07 	vadd.f64	d7, d6, d7
 80014a8:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 80014ac:	ed97 7b08 	vldr	d7, [r7, #32]
 80014b0:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 8001550 <compensate_pressure+0x2a8>
 80014b4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80014b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014bc:	d507      	bpl.n	80014ce <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 80014be:	a324      	add	r3, pc, #144	@ (adr r3, 8001550 <compensate_pressure+0x2a8>)
 80014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c4:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 80014c8:	2303      	movs	r3, #3
 80014ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 80014ce:	ed97 7b08 	vldr	d7, [r7, #32]
 80014d2:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001558 <compensate_pressure+0x2b0>
 80014d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80014da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014de:	dd07      	ble.n	80014f0 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 80014e0:	a31d      	add	r3, pc, #116	@ (adr r3, 8001558 <compensate_pressure+0x2b0>)
 80014e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e6:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 80014ea:	2304      	movs	r3, #4
 80014ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 80014f0:	68f9      	ldr	r1, [r7, #12]
 80014f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014f6:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 80014fa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3734      	adds	r7, #52	@ 0x34
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	f3af 8000 	nop.w
 8001510:	00000000 	.word	0x00000000
 8001514:	40ef4000 	.word	0x40ef4000
 8001518:	00000000 	.word	0x00000000
 800151c:	40e00000 	.word	0x40e00000
 8001520:	00000000 	.word	0x00000000
 8001524:	40f00000 	.word	0x40f00000
 8001528:	00000000 	.word	0x00000000
 800152c:	41200000 	.word	0x41200000
 8001530:	00000000 	.word	0x00000000
 8001534:	41300000 	.word	0x41300000
 8001538:	00000000 	.word	0x00000000
 800153c:	40b00000 	.word	0x40b00000
 8001540:	00000000 	.word	0x00000000
 8001544:	40b86a00 	.word	0x40b86a00
 8001548:	00000000 	.word	0x00000000
 800154c:	41e00000 	.word	0x41e00000
 8001550:	00000000 	.word	0x00000000
 8001554:	40dd4c00 	.word	0x40dd4c00
 8001558:	00000000 	.word	0x00000000
 800155c:	40fadb00 	.word	0x40fadb00

08001560 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	db03      	blt.n	800157c <st_check_boundaries+0x1c>
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	4a1c      	ldr	r2, [pc, #112]	@ (80015e8 <st_check_boundaries+0x88>)
 8001578:	4293      	cmp	r3, r2
 800157a:	dd09      	ble.n	8001590 <st_check_boundaries+0x30>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	db06      	blt.n	8001590 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a18      	ldr	r2, [pc, #96]	@ (80015e8 <st_check_boundaries+0x88>)
 8001586:	4293      	cmp	r3, r2
 8001588:	dc02      	bgt.n	8001590 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 800158a:	23fa      	movs	r3, #250	@ 0xfa
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	e023      	b.n	80015d8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	db03      	blt.n	800159e <st_check_boundaries+0x3e>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a13      	ldr	r2, [pc, #76]	@ (80015e8 <st_check_boundaries+0x88>)
 800159a:	4293      	cmp	r3, r2
 800159c:	dd09      	ble.n	80015b2 <st_check_boundaries+0x52>
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	db06      	blt.n	80015b2 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	4a10      	ldr	r2, [pc, #64]	@ (80015e8 <st_check_boundaries+0x88>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	dc02      	bgt.n	80015b2 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 80015ac:	23fb      	movs	r3, #251	@ 0xfb
 80015ae:	73fb      	strb	r3, [r7, #15]
 80015b0:	e012      	b.n	80015d8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	db03      	blt.n	80015c0 <st_check_boundaries+0x60>
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	4a0b      	ldr	r2, [pc, #44]	@ (80015e8 <st_check_boundaries+0x88>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	dd09      	ble.n	80015d4 <st_check_boundaries+0x74>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db03      	blt.n	80015ce <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a07      	ldr	r2, [pc, #28]	@ (80015e8 <st_check_boundaries+0x88>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	dd02      	ble.n	80015d4 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 80015ce:	23f9      	movs	r3, #249	@ 0xf9
 80015d0:	73fb      	strb	r3, [r7, #15]
 80015d2:	e001      	b.n	80015d8 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 80015d4:	2300      	movs	r3, #0
 80015d6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80015d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	000ffff0 	.word	0x000ffff0

080015ec <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff f8db 	bl	80007b0 <bmp2_init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 80015fe:	f107 0308 	add.w	r3, r7, #8
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff f9c0 	bl	800098a <bmp2_get_config>
 800160a:	4603      	mov	r3, r0
 800160c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 800160e:	2303      	movs	r3, #3
 8001610:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001612:	2300      	movs	r3, #0
 8001614:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001616:	2303      	movs	r3, #3
 8001618:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	6879      	ldr	r1, [r7, #4]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff f9f2 	bl	8000a0a <bmp2_set_config>
 8001626:	4603      	mov	r3, r0
 8001628:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 800162a:	f107 0308 	add.w	r3, r7, #8
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	4619      	mov	r1, r3
 8001632:	2003      	movs	r0, #3
 8001634:	f7ff fa24 	bl	8000a80 <bmp2_set_power_mode>
 8001638:	4603      	mov	r3, r0
 800163a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 800163c:	f107 0108 	add.w	r1, r7, #8
 8001640:	f107 0310 	add.w	r3, r7, #16
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fab0 	bl	8000bac <bmp2_compute_meas_time>
 800164c:	4603      	mov	r3, r0
 800164e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001650:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	4603      	mov	r3, r0
 800166a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800166c:	2300      	movs	r3, #0
 800166e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001670:	2300      	movs	r3, #0
 8001672:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	6858      	ldr	r0, [r3, #4]
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	891b      	ldrh	r3, [r3, #8]
 8001680:	2200      	movs	r2, #0
 8001682:	4619      	mov	r1, r3
 8001684:	f002 f8b2 	bl	80037ec <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	6818      	ldr	r0, [r3, #0]
 800168c:	f107 010f 	add.w	r1, r7, #15
 8001690:	2305      	movs	r3, #5
 8001692:	2201      	movs	r2, #1
 8001694:	f004 fe5f 	bl	8006356 <HAL_SPI_Transmit>
 8001698:	4603      	mov	r3, r0
 800169a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	6818      	ldr	r0, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	2305      	movs	r3, #5
 80016a6:	68b9      	ldr	r1, [r7, #8]
 80016a8:	f004 ffcb 	bl	8006642 <HAL_SPI_Receive>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	7dbb      	ldrb	r3, [r7, #22]
 80016b2:	4413      	add	r3, r2
 80016b4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	6858      	ldr	r0, [r3, #4]
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	891b      	ldrh	r3, [r3, #8]
 80016be:	2201      	movs	r2, #1
 80016c0:	4619      	mov	r1, r3
 80016c2:	f002 f893 	bl	80037ec <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80016c6:	7dbb      	ldrb	r3, [r7, #22]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <bmp2_spi_read+0x74>
    iError = -1;
 80016cc:	23ff      	movs	r3, #255	@ 0xff
 80016ce:	75fb      	strb	r3, [r7, #23]

  return iError;
 80016d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	603b      	str	r3, [r7, #0]
 80016e8:	4603      	mov	r3, r0
 80016ea:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80016ec:	2300      	movs	r3, #0
 80016ee:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80016f0:	2300      	movs	r3, #0
 80016f2:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	6858      	ldr	r0, [r3, #4]
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	891b      	ldrh	r3, [r3, #8]
 8001700:	2200      	movs	r2, #0
 8001702:	4619      	mov	r1, r3
 8001704:	f002 f872 	bl	80037ec <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	6818      	ldr	r0, [r3, #0]
 800170c:	f107 010f 	add.w	r1, r7, #15
 8001710:	2305      	movs	r3, #5
 8001712:	2201      	movs	r2, #1
 8001714:	f004 fe1f 	bl	8006356 <HAL_SPI_Transmit>
 8001718:	4603      	mov	r3, r0
 800171a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	6818      	ldr	r0, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	b29a      	uxth	r2, r3
 8001724:	2305      	movs	r3, #5
 8001726:	68b9      	ldr	r1, [r7, #8]
 8001728:	f004 fe15 	bl	8006356 <HAL_SPI_Transmit>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	7dbb      	ldrb	r3, [r7, #22]
 8001732:	4413      	add	r3, r2
 8001734:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	6858      	ldr	r0, [r3, #4]
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	891b      	ldrh	r3, [r3, #8]
 800173e:	2201      	movs	r2, #1
 8001740:	4619      	mov	r1, r3
 8001742:	f002 f853 	bl	80037ec <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001746:	7dbb      	ldrb	r3, [r7, #22]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <bmp2_spi_write+0x74>
    iError = -1;
 800174c:	23ff      	movs	r3, #255	@ 0xff
 800174e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001750:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <bmp2_delay_us+0x24>)
 800176a:	fba2 2303 	umull	r2, r3, r2, r3
 800176e:	099b      	lsrs	r3, r3, #6
 8001770:	4618      	mov	r0, r3
 8001772:	f001 f96b 	bl	8002a4c <HAL_Delay>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	10624dd3 	.word	0x10624dd3

08001784 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08c      	sub	sp, #48	@ 0x30
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 800178c:	23ff      	movs	r3, #255	@ 0xff
 800178e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = NAN;
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	4b21      	ldr	r3, [pc, #132]	@ (800181c <BMP2_ReadTemperature_degC+0x98>)
 8001798:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	899b      	ldrh	r3, [r3, #12]
 80017a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff f93b 	bl	8000a28 <bmp2_get_status>
 80017b2:	4603      	mov	r3, r0
 80017b4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80017b8:	f107 0308 	add.w	r3, r7, #8
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff f973 	bl	8000aaa <bmp2_get_sensor_data>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    temp = comp_data.temperature;
 80017ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017ce:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 80017d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	3b01      	subs	r3, #1
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 80017e0:	7f3b      	ldrb	r3, [r7, #28]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d003      	beq.n	80017ee <BMP2_ReadTemperature_degC+0x6a>
 80017e6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	dcdb      	bgt.n	80017a6 <BMP2_ReadTemperature_degC+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_TEMP(dev) = temp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	ed97 7b08 	vldr	d7, [r7, #32]
 80017f6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80017fa:	edc3 7a04 	vstr	s15, [r3, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001806:	729a      	strb	r2, [r3, #10]

  return temp;
 8001808:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800180c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001810:	eeb0 0b47 	vmov.f64	d0, d7
 8001814:	3730      	adds	r7, #48	@ 0x30
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	7ff80000 	.word	0x7ff80000

08001820 <BMP2_ReadPressure_hPa>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Pressure measurement [hPa]
 */
double BMP2_ReadPressure_hPa(struct bmp2_dev *dev)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08c      	sub	sp, #48	@ 0x30
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8001828:	23ff      	movs	r3, #255	@ 0xff
 800182a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double press = NAN;
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	4b25      	ldr	r3, [pc, #148]	@ (80018c8 <BMP2_ReadPressure_hPa+0xa8>)
 8001834:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	899b      	ldrh	r3, [r3, #12]
 800183e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff f8ed 	bl	8000a28 <bmp2_get_status>
 800184e:	4603      	mov	r3, r0
 8001850:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001854:	f107 0308 	add.w	r3, r7, #8
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff f925 	bl	8000aaa <bmp2_get_sensor_data>
 8001860:	4603      	mov	r3, r0
 8001862:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    press = comp_data.pressure / 100.0;
 8001866:	ed97 6b02 	vldr	d6, [r7, #8]
 800186a:	ed9f 5b15 	vldr	d5, [pc, #84]	@ 80018c0 <BMP2_ReadPressure_hPa+0xa0>
 800186e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001872:	ed87 7b08 	vstr	d7, [r7, #32]
    try--;
 8001876:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800187a:	b2db      	uxtb	r3, r3
 800187c:	3b01      	subs	r3, #1
 800187e:	b2db      	uxtb	r3, r3
 8001880:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001884:	7f3b      	ldrb	r3, [r7, #28]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d003      	beq.n	8001892 <BMP2_ReadPressure_hPa+0x72>
 800188a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800188e:	2b00      	cmp	r3, #0
 8001890:	dcd7      	bgt.n	8001842 <BMP2_ReadPressure_hPa+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = press;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	ed97 7b08 	vldr	d7, [r7, #32]
 800189a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800189e:	edc3 7a05 	vstr	s15, [r3, #20]
  BMP2_GET_STATUS(dev) = rslt;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80018aa:	729a      	strb	r2, [r3, #10]

  return press;
 80018ac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018b0:	ec43 2b17 	vmov	d7, r2, r3
}
 80018b4:	eeb0 0b47 	vmov.f64	d0, d7
 80018b8:	3730      	adds	r7, #48	@ 0x30
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	00000000 	.word	0x00000000
 80018c4:	40590000 	.word	0x40590000
 80018c8:	7ff80000 	.word	0x7ff80000

080018cc <LCD_Send_Cmd>:
extern I2C_HandleTypeDef hi2c1;
void LCD_Write_Byte(uint8_t val) {
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, &val, 1, 100);
}

void LCD_Send_Cmd(uint8_t cmd) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af02      	add	r7, sp, #8
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	f023 030f 	bic.w	r3, r3, #15
 80018dc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	011b      	lsls	r3, r3, #4
 80018e2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  // en=1, rs=0
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	f043 030c 	orr.w	r3, r3, #12
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  // en=0, rs=0
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	f043 0308 	orr.w	r3, r3, #8
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  // en=1, rs=0
 80018f8:	7bbb      	ldrb	r3, [r7, #14]
 80018fa:	f043 030c 	orr.w	r3, r3, #12
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  // en=0, rs=0
 8001902:	7bbb      	ldrb	r3, [r7, #14]
 8001904:	f043 0308 	orr.w	r3, r3, #8
 8001908:	b2db      	uxtb	r3, r3
 800190a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 800190c:	f107 0208 	add.w	r2, r7, #8
 8001910:	2364      	movs	r3, #100	@ 0x64
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2304      	movs	r3, #4
 8001916:	214e      	movs	r1, #78	@ 0x4e
 8001918:	4803      	ldr	r0, [pc, #12]	@ (8001928 <LCD_Send_Cmd+0x5c>)
 800191a:	f002 f81d 	bl	8003958 <HAL_I2C_Master_Transmit>
}
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	2000048c 	.word	0x2000048c

0800192c <LCD_Send_Data>:

void LCD_Send_Data(uint8_t data) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af02      	add	r7, sp, #8
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	f023 030f 	bic.w	r3, r3, #15
 800193c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	011b      	lsls	r3, r3, #4
 8001942:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8001944:	7bfb      	ldrb	r3, [r7, #15]
 8001946:	f043 030d 	orr.w	r3, r3, #13
 800194a:	b2db      	uxtb	r3, r3
 800194c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  // en=0, rs=1
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	f043 0309 	orr.w	r3, r3, #9
 8001954:	b2db      	uxtb	r3, r3
 8001956:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8001958:	7bbb      	ldrb	r3, [r7, #14]
 800195a:	f043 030d 	orr.w	r3, r3, #13
 800195e:	b2db      	uxtb	r3, r3
 8001960:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  // en=0, rs=1
 8001962:	7bbb      	ldrb	r3, [r7, #14]
 8001964:	f043 0309 	orr.w	r3, r3, #9
 8001968:	b2db      	uxtb	r3, r3
 800196a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 800196c:	f107 0208 	add.w	r2, r7, #8
 8001970:	2364      	movs	r3, #100	@ 0x64
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	2304      	movs	r3, #4
 8001976:	214e      	movs	r1, #78	@ 0x4e
 8001978:	4803      	ldr	r0, [pc, #12]	@ (8001988 <LCD_Send_Data+0x5c>)
 800197a:	f001 ffed 	bl	8003958 <HAL_I2C_Master_Transmit>
}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	2000048c 	.word	0x2000048c

0800198c <LCD_Init>:

void LCD_Init(void) {
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001990:	2032      	movs	r0, #50	@ 0x32
 8001992:	f001 f85b 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x30);
 8001996:	2030      	movs	r0, #48	@ 0x30
 8001998:	f7ff ff98 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(5);
 800199c:	2005      	movs	r0, #5
 800199e:	f001 f855 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80019a2:	2030      	movs	r0, #48	@ 0x30
 80019a4:	f7ff ff92 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(1);
 80019a8:	2001      	movs	r0, #1
 80019aa:	f001 f84f 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80019ae:	2030      	movs	r0, #48	@ 0x30
 80019b0:	f7ff ff8c 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(10);
 80019b4:	200a      	movs	r0, #10
 80019b6:	f001 f849 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x20); // 4-bit mode
 80019ba:	2020      	movs	r0, #32
 80019bc:	f7ff ff86 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(10);
 80019c0:	200a      	movs	r0, #10
 80019c2:	f001 f843 	bl	8002a4c <HAL_Delay>

	LCD_Send_Cmd(0x28); // Function set: DL=0 (4-bit), N=1 (2 lines), F=0 (5x8)
 80019c6:	2028      	movs	r0, #40	@ 0x28
 80019c8:	f7ff ff80 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(1);
 80019cc:	2001      	movs	r0, #1
 80019ce:	f001 f83d 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x08); // Display on/off control: Display off, cursor off, blink off
 80019d2:	2008      	movs	r0, #8
 80019d4:	f7ff ff7a 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(1);
 80019d8:	2001      	movs	r0, #1
 80019da:	f001 f837 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x01); // Clear display
 80019de:	2001      	movs	r0, #1
 80019e0:	f7ff ff74 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(1);
 80019e4:	2001      	movs	r0, #1
 80019e6:	f001 f831 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x06); // Entry mode set: I/D=1 (increment), S=0 (no shift)
 80019ea:	2006      	movs	r0, #6
 80019ec:	f7ff ff6e 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(1);
 80019f0:	2001      	movs	r0, #1
 80019f2:	f001 f82b 	bl	8002a4c <HAL_Delay>
	LCD_Send_Cmd(0x0C); // Display on/off control: Display on, cursor off, blink off
 80019f6:	200c      	movs	r0, #12
 80019f8:	f7ff ff68 	bl	80018cc <LCD_Send_Cmd>
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <LCD_SendString>:

void LCD_SendString(char *str) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	while (*str) LCD_Send_Data(*str++);
 8001a08:	e006      	b.n	8001a18 <LCD_SendString+0x18>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	1c5a      	adds	r2, r3, #1
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff ff8a 	bl	800192c <LCD_Send_Data>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1f4      	bne.n	8001a0a <LCD_SendString+0xa>
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b084      	sub	sp, #16
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	460a      	mov	r2, r1
 8001a34:	71fb      	strb	r3, [r7, #7]
 8001a36:	4613      	mov	r3, r2
 8001a38:	71bb      	strb	r3, [r7, #6]
    uint8_t addr;
    if (row == 0) addr = 0x80 + col;
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d103      	bne.n	8001a48 <LCD_SetCursor+0x1e>
 8001a40:	79bb      	ldrb	r3, [r7, #6]
 8001a42:	3b80      	subs	r3, #128	@ 0x80
 8001a44:	73fb      	strb	r3, [r7, #15]
 8001a46:	e002      	b.n	8001a4e <LCD_SetCursor+0x24>
    else addr = 0xC0 + col;
 8001a48:	79bb      	ldrb	r3, [r7, #6]
 8001a4a:	3b40      	subs	r3, #64	@ 0x40
 8001a4c:	73fb      	strb	r3, [r7, #15]
    LCD_Send_Cmd(addr);
 8001a4e:	7bfb      	ldrb	r3, [r7, #15]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff3b 	bl	80018cc <LCD_Send_Cmd>
}
 8001a56:	bf00      	nop
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <LCD_Clear>:

void LCD_Clear(void) {
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	af00      	add	r7, sp, #0
	LCD_Send_Cmd(0x01); // Clear display
 8001a62:	2001      	movs	r0, #1
 8001a64:	f7ff ff32 	bl	80018cc <LCD_Send_Cmd>
	HAL_Delay(2);
 8001a68:	2002      	movs	r0, #2
 8001a6a:	f000 ffef 	bl	8002a4c <HAL_Delay>
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a76:	f000 ff8c 	bl	8002992 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a7a:	f000 f813 	bl	8001aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a7e:	f000 fa07 	bl	8001e90 <MX_GPIO_Init>
  MX_ETH_Init();
 8001a82:	f000 f881 	bl	8001b88 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001a86:	f000 f9a5 	bl	8001dd4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001a8a:	f000 f9d3 	bl	8001e34 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8001a8e:	f000 f8c9 	bl	8001c24 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001a92:	f000 f945 	bl	8001d20 <MX_TIM3_Init>
  MX_SPI1_Init();
 8001a96:	f000 f905 	bl	8001ca4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  App_Init();
 8001a9a:	f7fe fdbf 	bl	800061c <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  App_Process();
 8001a9e:	f7fe fdf5 	bl	800068c <App_Process>
 8001aa2:	e7fc      	b.n	8001a9e <main+0x2c>

08001aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b094      	sub	sp, #80	@ 0x50
 8001aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aaa:	f107 031c 	add.w	r3, r7, #28
 8001aae:	2234      	movs	r2, #52	@ 0x34
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f008 fb1d 	bl	800a0f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ab8:	f107 0308 	add.w	r3, r7, #8
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001ac8:	f003 fa3e 	bl	8004f48 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001acc:	4b2c      	ldr	r3, [pc, #176]	@ (8001b80 <SystemClock_Config+0xdc>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8001b80 <SystemClock_Config+0xdc>)
 8001ad2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad8:	4b29      	ldr	r3, [pc, #164]	@ (8001b80 <SystemClock_Config+0xdc>)
 8001ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ae4:	4b27      	ldr	r3, [pc, #156]	@ (8001b84 <SystemClock_Config+0xe0>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001aec:	4a25      	ldr	r2, [pc, #148]	@ (8001b84 <SystemClock_Config+0xe0>)
 8001aee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	4b23      	ldr	r3, [pc, #140]	@ (8001b84 <SystemClock_Config+0xe0>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b04:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001b08:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b0e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b14:	2304      	movs	r3, #4
 8001b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001b18:	2360      	movs	r3, #96	@ 0x60
 8001b1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b20:	2304      	movs	r3, #4
 8001b22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b24:	2302      	movs	r3, #2
 8001b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f003 fa6b 	bl	8005008 <HAL_RCC_OscConfig>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b38:	f000 faae 	bl	8002098 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b3c:	f003 fa14 	bl	8004f68 <HAL_PWREx_EnableOverDrive>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001b46:	f000 faa7 	bl	8002098 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b4a:	230f      	movs	r3, #15
 8001b4c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b60:	f107 0308 	add.w	r3, r7, #8
 8001b64:	2103      	movs	r1, #3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f003 fcfc 	bl	8005564 <HAL_RCC_ClockConfig>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001b72:	f000 fa91 	bl	8002098 <Error_Handler>
  }
}
 8001b76:	bf00      	nop
 8001b78:	3750      	adds	r7, #80	@ 0x50
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40007000 	.word	0x40007000

08001b88 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c0c <MX_ETH_Init+0x84>)
 8001b8e:	4a20      	ldr	r2, [pc, #128]	@ (8001c10 <MX_ETH_Init+0x88>)
 8001b90:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001b92:	4b20      	ldr	r3, [pc, #128]	@ (8001c14 <MX_ETH_Init+0x8c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001b98:	4b1e      	ldr	r3, [pc, #120]	@ (8001c14 <MX_ETH_Init+0x8c>)
 8001b9a:	2280      	movs	r2, #128	@ 0x80
 8001b9c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001c14 <MX_ETH_Init+0x8c>)
 8001ba0:	22e1      	movs	r2, #225	@ 0xe1
 8001ba2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <MX_ETH_Init+0x8c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001baa:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <MX_ETH_Init+0x8c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001bb0:	4b18      	ldr	r3, [pc, #96]	@ (8001c14 <MX_ETH_Init+0x8c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001bb6:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <MX_ETH_Init+0x84>)
 8001bb8:	4a16      	ldr	r2, [pc, #88]	@ (8001c14 <MX_ETH_Init+0x8c>)
 8001bba:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001bbc:	4b13      	ldr	r3, [pc, #76]	@ (8001c0c <MX_ETH_Init+0x84>)
 8001bbe:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001bc2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_ETH_Init+0x84>)
 8001bc6:	4a14      	ldr	r2, [pc, #80]	@ (8001c18 <MX_ETH_Init+0x90>)
 8001bc8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001bca:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <MX_ETH_Init+0x84>)
 8001bcc:	4a13      	ldr	r2, [pc, #76]	@ (8001c1c <MX_ETH_Init+0x94>)
 8001bce:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <MX_ETH_Init+0x84>)
 8001bd2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001bd6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001bd8:	480c      	ldr	r0, [pc, #48]	@ (8001c0c <MX_ETH_Init+0x84>)
 8001bda:	f001 f90d 	bl	8002df8 <HAL_ETH_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001be4:	f000 fa58 	bl	8002098 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001be8:	2238      	movs	r2, #56	@ 0x38
 8001bea:	2100      	movs	r1, #0
 8001bec:	480c      	ldr	r0, [pc, #48]	@ (8001c20 <MX_ETH_Init+0x98>)
 8001bee:	f008 fa80 	bl	800a0f2 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c20 <MX_ETH_Init+0x98>)
 8001bf4:	2221      	movs	r2, #33	@ 0x21
 8001bf6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <MX_ETH_Init+0x98>)
 8001bfa:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001bfe:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001c00:	4b07      	ldr	r3, [pc, #28]	@ (8001c20 <MX_ETH_Init+0x98>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200003dc 	.word	0x200003dc
 8001c10:	40028000 	.word	0x40028000
 8001c14:	20000af8 	.word	0x20000af8
 8001c18:	200002cc 	.word	0x200002cc
 8001c1c:	2000022c 	.word	0x2000022c
 8001c20:	200003a4 	.word	0x200003a4

08001c24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c28:	4b1b      	ldr	r3, [pc, #108]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001c9c <MX_I2C1_Init+0x78>)
 8001c2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c30:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca0 <MX_I2C1_Init+0x7c>)
 8001c32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c34:	4b18      	ldr	r3, [pc, #96]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c3a:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c40:	4b15      	ldr	r3, [pc, #84]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c46:	4b14      	ldr	r3, [pc, #80]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c4c:	4b12      	ldr	r3, [pc, #72]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c52:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c58:	4b0f      	ldr	r3, [pc, #60]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c5e:	480e      	ldr	r0, [pc, #56]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c60:	f001 fdde 	bl	8003820 <HAL_I2C_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c6a:	f000 fa15 	bl	8002098 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4809      	ldr	r0, [pc, #36]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c72:	f002 ff97 	bl	8004ba4 <HAL_I2CEx_ConfigAnalogFilter>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c7c:	f000 fa0c 	bl	8002098 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c80:	2100      	movs	r1, #0
 8001c82:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <MX_I2C1_Init+0x74>)
 8001c84:	f002 ffd9 	bl	8004c3a <HAL_I2CEx_ConfigDigitalFilter>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c8e:	f000 fa03 	bl	8002098 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	2000048c 	.word	0x2000048c
 8001c9c:	40005400 	.word	0x40005400
 8001ca0:	20303e5d 	.word	0x20303e5d

08001ca4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001caa:	4a1c      	ldr	r2, [pc, #112]	@ (8001d1c <MX_SPI1_Init+0x78>)
 8001cac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cae:	4b1a      	ldr	r3, [pc, #104]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cb0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cb4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cb6:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cbc:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cbe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001cc2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001cc4:	4b14      	ldr	r3, [pc, #80]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001cca:	4b13      	ldr	r3, [pc, #76]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cd0:	4b11      	ldr	r3, [pc, #68]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cd6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cda:	2210      	movs	r2, #16
 8001cdc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cde:	4b0e      	ldr	r3, [pc, #56]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cea:	4b0b      	ldr	r3, [pc, #44]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001cf0:	4b09      	ldr	r3, [pc, #36]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cf2:	2207      	movs	r2, #7
 8001cf4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001cf6:	4b08      	ldr	r3, [pc, #32]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001cfc:	4b06      	ldr	r3, [pc, #24]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d02:	4805      	ldr	r0, [pc, #20]	@ (8001d18 <MX_SPI1_Init+0x74>)
 8001d04:	f004 fa7c 	bl	8006200 <HAL_SPI_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001d0e:	f000 f9c3 	bl	8002098 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	200004e0 	.word	0x200004e0
 8001d1c:	40013000 	.word	0x40013000

08001d20 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	@ 0x28
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d26:	f107 031c 	add.w	r3, r7, #28
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d32:	463b      	mov	r3, r7
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	60da      	str	r2, [r3, #12]
 8001d3e:	611a      	str	r2, [r3, #16]
 8001d40:	615a      	str	r2, [r3, #20]
 8001d42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d44:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d46:	4a22      	ldr	r2, [pc, #136]	@ (8001dd0 <MX_TIM3_Init+0xb0>)
 8001d48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8001d4a:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d4c:	225f      	movs	r2, #95	@ 0x5f
 8001d4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d50:	4b1e      	ldr	r3, [pc, #120]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001d56:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d58:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d64:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d6a:	4818      	ldr	r0, [pc, #96]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d6c:	f005 fae4 	bl	8007338 <HAL_TIM_PWM_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001d76:	f000 f98f 	bl	8002098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	4619      	mov	r1, r3
 8001d88:	4810      	ldr	r0, [pc, #64]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001d8a:	f006 f87d 	bl	8007e88 <HAL_TIMEx_MasterConfigSynchronization>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001d94:	f000 f980 	bl	8002098 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d98:	2360      	movs	r3, #96	@ 0x60
 8001d9a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001da8:	463b      	mov	r3, r7
 8001daa:	2200      	movs	r2, #0
 8001dac:	4619      	mov	r1, r3
 8001dae:	4807      	ldr	r0, [pc, #28]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001db0:	f005 fc20 	bl	80075f4 <HAL_TIM_PWM_ConfigChannel>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001dba:	f000 f96d 	bl	8002098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dbe:	4803      	ldr	r0, [pc, #12]	@ (8001dcc <MX_TIM3_Init+0xac>)
 8001dc0:	f000 fb6a 	bl	8002498 <HAL_TIM_MspPostInit>

}
 8001dc4:	bf00      	nop
 8001dc6:	3728      	adds	r7, #40	@ 0x28
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000544 	.word	0x20000544
 8001dd0:	40000400 	.word	0x40000400

08001dd4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dd8:	4b14      	ldr	r3, [pc, #80]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001dda:	4a15      	ldr	r2, [pc, #84]	@ (8001e30 <MX_USART3_UART_Init+0x5c>)
 8001ddc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001dde:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001de0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001de4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001de6:	4b11      	ldr	r3, [pc, #68]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dec:	4b0f      	ldr	r3, [pc, #60]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001dfa:	220c      	movs	r2, #12
 8001dfc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e04:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e0a:	4b08      	ldr	r3, [pc, #32]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e16:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <MX_USART3_UART_Init+0x58>)
 8001e18:	f006 f8e2 	bl	8007fe0 <HAL_UART_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e22:	f000 f939 	bl	8002098 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000590 	.word	0x20000590
 8001e30:	40004800 	.word	0x40004800

08001e34 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001e38:	4b14      	ldr	r3, [pc, #80]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e3a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e3e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001e40:	4b12      	ldr	r3, [pc, #72]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e42:	2206      	movs	r2, #6
 8001e44:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001e46:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e48:	2202      	movs	r2, #2
 8001e4a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001e52:	4b0e      	ldr	r3, [pc, #56]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e54:	2202      	movs	r2, #2
 8001e56:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001e58:	4b0c      	ldr	r3, [pc, #48]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001e64:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001e6a:	4b08      	ldr	r3, [pc, #32]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001e70:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001e76:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e78:	f002 ff2b 	bl	8004cd2 <HAL_PCD_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001e82:	f000 f909 	bl	8002098 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000618 	.word	0x20000618

08001e90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08e      	sub	sp, #56	@ 0x38
 8001e94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
 8001ea4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ea6:	4b75      	ldr	r3, [pc, #468]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	4a74      	ldr	r2, [pc, #464]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001eac:	f043 0304 	orr.w	r3, r3, #4
 8001eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb2:	4b72      	ldr	r3, [pc, #456]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	f003 0304 	and.w	r3, r3, #4
 8001eba:	623b      	str	r3, [r7, #32]
 8001ebc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ebe:	4b6f      	ldr	r3, [pc, #444]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	4a6e      	ldr	r2, [pc, #440]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ec4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eca:	4b6c      	ldr	r3, [pc, #432]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ed2:	61fb      	str	r3, [r7, #28]
 8001ed4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	4b69      	ldr	r3, [pc, #420]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	4a68      	ldr	r2, [pc, #416]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee2:	4b66      	ldr	r3, [pc, #408]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	61bb      	str	r3, [r7, #24]
 8001eec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eee:	4b63      	ldr	r3, [pc, #396]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	4a62      	ldr	r2, [pc, #392]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001ef4:	f043 0302 	orr.w	r3, r3, #2
 8001ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efa:	4b60      	ldr	r3, [pc, #384]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	617b      	str	r3, [r7, #20]
 8001f04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f06:	4b5d      	ldr	r3, [pc, #372]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	4a5c      	ldr	r2, [pc, #368]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f0c:	f043 0320 	orr.w	r3, r3, #32
 8001f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f12:	4b5a      	ldr	r3, [pc, #360]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0320 	and.w	r3, r3, #32
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f1e:	4b57      	ldr	r3, [pc, #348]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a56      	ldr	r2, [pc, #344]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f24:	f043 0310 	orr.w	r3, r3, #16
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b54      	ldr	r3, [pc, #336]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0310 	and.w	r3, r3, #16
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f36:	4b51      	ldr	r3, [pc, #324]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a50      	ldr	r2, [pc, #320]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f3c:	f043 0308 	orr.w	r3, r3, #8
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b4e      	ldr	r3, [pc, #312]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a4a      	ldr	r2, [pc, #296]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b48      	ldr	r3, [pc, #288]	@ (800207c <MX_GPIO_Init+0x1ec>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f62:	607b      	str	r3, [r7, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001f66:	2200      	movs	r2, #0
 8001f68:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001f6c:	4844      	ldr	r0, [pc, #272]	@ (8002080 <MX_GPIO_Init+0x1f0>)
 8001f6e:	f001 fc3d 	bl	80037ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FAN_PIN_GPIO_Port, FAN_PIN_Pin, GPIO_PIN_RESET);
 8001f72:	2200      	movs	r2, #0
 8001f74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f78:	4842      	ldr	r0, [pc, #264]	@ (8002084 <MX_GPIO_Init+0x1f4>)
 8001f7a:	f001 fc37 	bl	80037ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2140      	movs	r1, #64	@ 0x40
 8001f82:	4841      	ldr	r0, [pc, #260]	@ (8002088 <MX_GPIO_Init+0x1f8>)
 8001f84:	f001 fc32 	bl	80037ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CS_GPIO_Port, BMP2_CS_Pin, GPIO_PIN_SET);
 8001f88:	2201      	movs	r2, #1
 8001f8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f8e:	483f      	ldr	r0, [pc, #252]	@ (800208c <MX_GPIO_Init+0x1fc>)
 8001f90:	f001 fc2c 	bl	80037ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001f94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001fa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4839      	ldr	r0, [pc, #228]	@ (8002090 <MX_GPIO_Init+0x200>)
 8001fac:	f001 fa72 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001fb0:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	482d      	ldr	r0, [pc, #180]	@ (8002080 <MX_GPIO_Init+0x1f0>)
 8001fca:	f001 fa63 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 8001fce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 8001fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	482c      	ldr	r0, [pc, #176]	@ (8002094 <MX_GPIO_Init+0x204>)
 8001fe4:	f001 fa56 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : FAN_PIN_Pin */
  GPIO_InitStruct.Pin = FAN_PIN_Pin;
 8001fe8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FAN_PIN_GPIO_Port, &GPIO_InitStruct);
 8001ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ffe:	4619      	mov	r1, r3
 8002000:	4820      	ldr	r0, [pc, #128]	@ (8002084 <MX_GPIO_Init+0x1f4>)
 8002002:	f001 fa47 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_UP_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8002006:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800200c:	2300      	movs	r3, #0
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002010:	2301      	movs	r3, #1
 8002012:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8002014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002018:	4619      	mov	r1, r3
 800201a:	481a      	ldr	r0, [pc, #104]	@ (8002084 <MX_GPIO_Init+0x1f4>)
 800201c:	f001 fa3a 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002020:	2340      	movs	r3, #64	@ 0x40
 8002022:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002024:	2301      	movs	r3, #1
 8002026:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202c:	2300      	movs	r3, #0
 800202e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002030:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002034:	4619      	mov	r1, r3
 8002036:	4814      	ldr	r0, [pc, #80]	@ (8002088 <MX_GPIO_Init+0x1f8>)
 8002038:	f001 fa2c 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002040:	2300      	movs	r3, #0
 8002042:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002048:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800204c:	4619      	mov	r1, r3
 800204e:	480e      	ldr	r0, [pc, #56]	@ (8002088 <MX_GPIO_Init+0x1f8>)
 8002050:	f001 fa20 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP2_CS_Pin */
  GPIO_InitStruct.Pin = BMP2_CS_Pin;
 8002054:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002058:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800205a:	2301      	movs	r3, #1
 800205c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205e:	2300      	movs	r3, #0
 8002060:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002062:	2300      	movs	r3, #0
 8002064:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BMP2_CS_GPIO_Port, &GPIO_InitStruct);
 8002066:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800206a:	4619      	mov	r1, r3
 800206c:	4807      	ldr	r0, [pc, #28]	@ (800208c <MX_GPIO_Init+0x1fc>)
 800206e:	f001 fa11 	bl	8003494 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002072:	bf00      	nop
 8002074:	3738      	adds	r7, #56	@ 0x38
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800
 8002080:	40020400 	.word	0x40020400
 8002084:	40021000 	.word	0x40021000
 8002088:	40021800 	.word	0x40021800
 800208c:	40020000 	.word	0x40020000
 8002090:	40020800 	.word	0x40020800
 8002094:	40021400 	.word	0x40021400

08002098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800209c:	b672      	cpsid	i
}
 800209e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a0:	bf00      	nop
 80020a2:	e7fd      	b.n	80020a0 <Error_Handler+0x8>

080020a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80020aa:	4b0f      	ldr	r3, [pc, #60]	@ (80020e8 <HAL_MspInit+0x44>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	4a0e      	ldr	r2, [pc, #56]	@ (80020e8 <HAL_MspInit+0x44>)
 80020b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b6:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <HAL_MspInit+0x44>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020be:	607b      	str	r3, [r7, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c2:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <HAL_MspInit+0x44>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	4a08      	ldr	r2, [pc, #32]	@ (80020e8 <HAL_MspInit+0x44>)
 80020c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ce:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <HAL_MspInit+0x44>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020d6:	603b      	str	r3, [r7, #0]
 80020d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	40023800 	.word	0x40023800

080020ec <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08e      	sub	sp, #56	@ 0x38
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	60da      	str	r2, [r3, #12]
 8002102:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a4e      	ldr	r2, [pc, #312]	@ (8002244 <HAL_ETH_MspInit+0x158>)
 800210a:	4293      	cmp	r3, r2
 800210c:	f040 8096 	bne.w	800223c <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002110:	4b4d      	ldr	r3, [pc, #308]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002114:	4a4c      	ldr	r2, [pc, #304]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002116:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800211a:	6313      	str	r3, [r2, #48]	@ 0x30
 800211c:	4b4a      	ldr	r3, [pc, #296]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002124:	623b      	str	r3, [r7, #32]
 8002126:	6a3b      	ldr	r3, [r7, #32]
 8002128:	4b47      	ldr	r3, [pc, #284]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	4a46      	ldr	r2, [pc, #280]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800212e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002132:	6313      	str	r3, [r2, #48]	@ 0x30
 8002134:	4b44      	ldr	r3, [pc, #272]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002138:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800213c:	61fb      	str	r3, [r7, #28]
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	4b41      	ldr	r3, [pc, #260]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002144:	4a40      	ldr	r2, [pc, #256]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002146:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800214a:	6313      	str	r3, [r2, #48]	@ 0x30
 800214c:	4b3e      	ldr	r3, [pc, #248]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800214e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002150:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002158:	4b3b      	ldr	r3, [pc, #236]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800215a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215c:	4a3a      	ldr	r2, [pc, #232]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800215e:	f043 0304 	orr.w	r3, r3, #4
 8002162:	6313      	str	r3, [r2, #48]	@ 0x30
 8002164:	4b38      	ldr	r3, [pc, #224]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002170:	4b35      	ldr	r3, [pc, #212]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	4a34      	ldr	r2, [pc, #208]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002176:	f043 0301 	orr.w	r3, r3, #1
 800217a:	6313      	str	r3, [r2, #48]	@ 0x30
 800217c:	4b32      	ldr	r3, [pc, #200]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	613b      	str	r3, [r7, #16]
 8002186:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002188:	4b2f      	ldr	r3, [pc, #188]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	4a2e      	ldr	r2, [pc, #184]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 800218e:	f043 0302 	orr.w	r3, r3, #2
 8002192:	6313      	str	r3, [r2, #48]	@ 0x30
 8002194:	4b2c      	ldr	r3, [pc, #176]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80021a0:	4b29      	ldr	r3, [pc, #164]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a4:	4a28      	ldr	r2, [pc, #160]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 80021a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ac:	4b26      	ldr	r3, [pc, #152]	@ (8002248 <HAL_ETH_MspInit+0x15c>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021b4:	60bb      	str	r3, [r7, #8]
 80021b6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80021b8:	2332      	movs	r3, #50	@ 0x32
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021bc:	2302      	movs	r3, #2
 80021be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80021c8:	230b      	movs	r3, #11
 80021ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d0:	4619      	mov	r1, r3
 80021d2:	481e      	ldr	r0, [pc, #120]	@ (800224c <HAL_ETH_MspInit+0x160>)
 80021d4:	f001 f95e 	bl	8003494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80021d8:	2386      	movs	r3, #134	@ 0x86
 80021da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021dc:	2302      	movs	r3, #2
 80021de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e4:	2303      	movs	r3, #3
 80021e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80021e8:	230b      	movs	r3, #11
 80021ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021f0:	4619      	mov	r1, r3
 80021f2:	4817      	ldr	r0, [pc, #92]	@ (8002250 <HAL_ETH_MspInit+0x164>)
 80021f4:	f001 f94e 	bl	8003494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80021f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002206:	2303      	movs	r3, #3
 8002208:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800220a:	230b      	movs	r3, #11
 800220c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800220e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002212:	4619      	mov	r1, r3
 8002214:	480f      	ldr	r0, [pc, #60]	@ (8002254 <HAL_ETH_MspInit+0x168>)
 8002216:	f001 f93d 	bl	8003494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800221a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800221e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002220:	2302      	movs	r3, #2
 8002222:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002228:	2303      	movs	r3, #3
 800222a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800222c:	230b      	movs	r3, #11
 800222e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002230:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002234:	4619      	mov	r1, r3
 8002236:	4808      	ldr	r0, [pc, #32]	@ (8002258 <HAL_ETH_MspInit+0x16c>)
 8002238:	f001 f92c 	bl	8003494 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800223c:	bf00      	nop
 800223e:	3738      	adds	r7, #56	@ 0x38
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40028000 	.word	0x40028000
 8002248:	40023800 	.word	0x40023800
 800224c:	40020800 	.word	0x40020800
 8002250:	40020000 	.word	0x40020000
 8002254:	40020400 	.word	0x40020400
 8002258:	40021800 	.word	0x40021800

0800225c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b0ae      	sub	sp, #184	@ 0xb8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002264:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	2290      	movs	r2, #144	@ 0x90
 800227a:	2100      	movs	r1, #0
 800227c:	4618      	mov	r0, r3
 800227e:	f007 ff38 	bl	800a0f2 <memset>
  if(hi2c->Instance==I2C1)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a2a      	ldr	r2, [pc, #168]	@ (8002330 <HAL_I2C_MspInit+0xd4>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d14c      	bne.n	8002326 <HAL_I2C_MspInit+0xca>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800228c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002290:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002292:	2300      	movs	r3, #0
 8002294:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002296:	f107 0314 	add.w	r3, r7, #20
 800229a:	4618      	mov	r0, r3
 800229c:	f003 fb88 	bl	80059b0 <HAL_RCCEx_PeriphCLKConfig>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80022a6:	f7ff fef7 	bl	8002098 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022aa:	4b22      	ldr	r3, [pc, #136]	@ (8002334 <HAL_I2C_MspInit+0xd8>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	4a21      	ldr	r2, [pc, #132]	@ (8002334 <HAL_I2C_MspInit+0xd8>)
 80022b0:	f043 0302 	orr.w	r3, r3, #2
 80022b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002334 <HAL_I2C_MspInit+0xd8>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022ca:	2312      	movs	r3, #18
 80022cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d6:	2303      	movs	r3, #3
 80022d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022dc:	2304      	movs	r3, #4
 80022de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022e6:	4619      	mov	r1, r3
 80022e8:	4813      	ldr	r0, [pc, #76]	@ (8002338 <HAL_I2C_MspInit+0xdc>)
 80022ea:	f001 f8d3 	bl	8003494 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022ee:	4b11      	ldr	r3, [pc, #68]	@ (8002334 <HAL_I2C_MspInit+0xd8>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	4a10      	ldr	r2, [pc, #64]	@ (8002334 <HAL_I2C_MspInit+0xd8>)
 80022f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002334 <HAL_I2C_MspInit+0xd8>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	201f      	movs	r0, #31
 800230c:	f000 fc9d 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002310:	201f      	movs	r0, #31
 8002312:	f000 fcb6 	bl	8002c82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2100      	movs	r1, #0
 800231a:	2020      	movs	r0, #32
 800231c:	f000 fc95 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002320:	2020      	movs	r0, #32
 8002322:	f000 fcae 	bl	8002c82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002326:	bf00      	nop
 8002328:	37b8      	adds	r7, #184	@ 0xb8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40005400 	.word	0x40005400
 8002334:	40023800 	.word	0x40023800
 8002338:	40020400 	.word	0x40020400

0800233c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	@ 0x30
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a37      	ldr	r2, [pc, #220]	@ (8002438 <HAL_SPI_MspInit+0xfc>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d168      	bne.n	8002430 <HAL_SPI_MspInit+0xf4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800235e:	4b37      	ldr	r3, [pc, #220]	@ (800243c <HAL_SPI_MspInit+0x100>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	4a36      	ldr	r2, [pc, #216]	@ (800243c <HAL_SPI_MspInit+0x100>)
 8002364:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002368:	6453      	str	r3, [r2, #68]	@ 0x44
 800236a:	4b34      	ldr	r3, [pc, #208]	@ (800243c <HAL_SPI_MspInit+0x100>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002372:	61bb      	str	r3, [r7, #24]
 8002374:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002376:	4b31      	ldr	r3, [pc, #196]	@ (800243c <HAL_SPI_MspInit+0x100>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237a:	4a30      	ldr	r2, [pc, #192]	@ (800243c <HAL_SPI_MspInit+0x100>)
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6313      	str	r3, [r2, #48]	@ 0x30
 8002382:	4b2e      	ldr	r3, [pc, #184]	@ (800243c <HAL_SPI_MspInit+0x100>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800238e:	4b2b      	ldr	r3, [pc, #172]	@ (800243c <HAL_SPI_MspInit+0x100>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	4a2a      	ldr	r2, [pc, #168]	@ (800243c <HAL_SPI_MspInit+0x100>)
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	6313      	str	r3, [r2, #48]	@ 0x30
 800239a:	4b28      	ldr	r3, [pc, #160]	@ (800243c <HAL_SPI_MspInit+0x100>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80023a6:	4b25      	ldr	r3, [pc, #148]	@ (800243c <HAL_SPI_MspInit+0x100>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	4a24      	ldr	r2, [pc, #144]	@ (800243c <HAL_SPI_MspInit+0x100>)
 80023ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b2:	4b22      	ldr	r3, [pc, #136]	@ (800243c <HAL_SPI_MspInit+0x100>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023be:	2320      	movs	r3, #32
 80023c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ca:	2303      	movs	r3, #3
 80023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023ce:	2305      	movs	r3, #5
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	4619      	mov	r1, r3
 80023d8:	4819      	ldr	r0, [pc, #100]	@ (8002440 <HAL_SPI_MspInit+0x104>)
 80023da:	f001 f85b 	bl	8003494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023de:	2380      	movs	r3, #128	@ 0x80
 80023e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e2:	2302      	movs	r3, #2
 80023e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ea:	2303      	movs	r3, #3
 80023ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023ee:	2305      	movs	r3, #5
 80023f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023f2:	f107 031c 	add.w	r3, r7, #28
 80023f6:	4619      	mov	r1, r3
 80023f8:	4812      	ldr	r0, [pc, #72]	@ (8002444 <HAL_SPI_MspInit+0x108>)
 80023fa:	f001 f84b 	bl	8003494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	2302      	movs	r3, #2
 8002406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800240c:	2303      	movs	r3, #3
 800240e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002410:	2305      	movs	r3, #5
 8002412:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002414:	f107 031c 	add.w	r3, r7, #28
 8002418:	4619      	mov	r1, r3
 800241a:	480b      	ldr	r0, [pc, #44]	@ (8002448 <HAL_SPI_MspInit+0x10c>)
 800241c:	f001 f83a 	bl	8003494 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002420:	2200      	movs	r2, #0
 8002422:	2100      	movs	r1, #0
 8002424:	2023      	movs	r0, #35	@ 0x23
 8002426:	f000 fc10 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800242a:	2023      	movs	r0, #35	@ 0x23
 800242c:	f000 fc29 	bl	8002c82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002430:	bf00      	nop
 8002432:	3730      	adds	r7, #48	@ 0x30
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40013000 	.word	0x40013000
 800243c:	40023800 	.word	0x40023800
 8002440:	40020000 	.word	0x40020000
 8002444:	40020c00 	.word	0x40020c00
 8002448:	40021800 	.word	0x40021800

0800244c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a0d      	ldr	r2, [pc, #52]	@ (8002490 <HAL_TIM_PWM_MspInit+0x44>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d113      	bne.n	8002486 <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800245e:	4b0d      	ldr	r3, [pc, #52]	@ (8002494 <HAL_TIM_PWM_MspInit+0x48>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	4a0c      	ldr	r2, [pc, #48]	@ (8002494 <HAL_TIM_PWM_MspInit+0x48>)
 8002464:	f043 0302 	orr.w	r3, r3, #2
 8002468:	6413      	str	r3, [r2, #64]	@ 0x40
 800246a:	4b0a      	ldr	r3, [pc, #40]	@ (8002494 <HAL_TIM_PWM_MspInit+0x48>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002476:	2200      	movs	r2, #0
 8002478:	2100      	movs	r1, #0
 800247a:	201d      	movs	r0, #29
 800247c:	f000 fbe5 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002480:	201d      	movs	r0, #29
 8002482:	f000 fbfe 	bl	8002c82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002486:	bf00      	nop
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40000400 	.word	0x40000400
 8002494:	40023800 	.word	0x40023800

08002498 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b088      	sub	sp, #32
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 030c 	add.w	r3, r7, #12
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a11      	ldr	r2, [pc, #68]	@ (80024fc <HAL_TIM_MspPostInit+0x64>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d11b      	bne.n	80024f2 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ba:	4b11      	ldr	r3, [pc, #68]	@ (8002500 <HAL_TIM_MspPostInit+0x68>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	4a10      	ldr	r2, [pc, #64]	@ (8002500 <HAL_TIM_MspPostInit+0x68>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002500 <HAL_TIM_MspPostInit+0x68>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	60bb      	str	r3, [r7, #8]
 80024d0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80024d2:	2340      	movs	r3, #64	@ 0x40
 80024d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d6:	2302      	movs	r3, #2
 80024d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024de:	2300      	movs	r3, #0
 80024e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024e2:	2302      	movs	r3, #2
 80024e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e6:	f107 030c 	add.w	r3, r7, #12
 80024ea:	4619      	mov	r1, r3
 80024ec:	4805      	ldr	r0, [pc, #20]	@ (8002504 <HAL_TIM_MspPostInit+0x6c>)
 80024ee:	f000 ffd1 	bl	8003494 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024f2:	bf00      	nop
 80024f4:	3720      	adds	r7, #32
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40000400 	.word	0x40000400
 8002500:	40023800 	.word	0x40023800
 8002504:	40020000 	.word	0x40020000

08002508 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b0ae      	sub	sp, #184	@ 0xb8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
 800251e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002520:	f107 0314 	add.w	r3, r7, #20
 8002524:	2290      	movs	r2, #144	@ 0x90
 8002526:	2100      	movs	r1, #0
 8002528:	4618      	mov	r0, r3
 800252a:	f007 fde2 	bl	800a0f2 <memset>
  if(huart->Instance==USART3)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a26      	ldr	r2, [pc, #152]	@ (80025cc <HAL_UART_MspInit+0xc4>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d144      	bne.n	80025c2 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002538:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800253c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800253e:	2300      	movs	r3, #0
 8002540:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002542:	f107 0314 	add.w	r3, r7, #20
 8002546:	4618      	mov	r0, r3
 8002548:	f003 fa32 	bl	80059b0 <HAL_RCCEx_PeriphCLKConfig>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002552:	f7ff fda1 	bl	8002098 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002556:	4b1e      	ldr	r3, [pc, #120]	@ (80025d0 <HAL_UART_MspInit+0xc8>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	4a1d      	ldr	r2, [pc, #116]	@ (80025d0 <HAL_UART_MspInit+0xc8>)
 800255c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002560:	6413      	str	r3, [r2, #64]	@ 0x40
 8002562:	4b1b      	ldr	r3, [pc, #108]	@ (80025d0 <HAL_UART_MspInit+0xc8>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800256e:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <HAL_UART_MspInit+0xc8>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	4a17      	ldr	r2, [pc, #92]	@ (80025d0 <HAL_UART_MspInit+0xc8>)
 8002574:	f043 0308 	orr.w	r3, r3, #8
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <HAL_UART_MspInit+0xc8>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002586:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800258a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258e:	2302      	movs	r3, #2
 8002590:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002594:	2300      	movs	r3, #0
 8002596:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259a:	2303      	movs	r3, #3
 800259c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025a0:	2307      	movs	r3, #7
 80025a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025a6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80025aa:	4619      	mov	r1, r3
 80025ac:	4809      	ldr	r0, [pc, #36]	@ (80025d4 <HAL_UART_MspInit+0xcc>)
 80025ae:	f000 ff71 	bl	8003494 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2100      	movs	r1, #0
 80025b6:	2027      	movs	r0, #39	@ 0x27
 80025b8:	f000 fb47 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80025bc:	2027      	movs	r0, #39	@ 0x27
 80025be:	f000 fb60 	bl	8002c82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80025c2:	bf00      	nop
 80025c4:	37b8      	adds	r7, #184	@ 0xb8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40004800 	.word	0x40004800
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40020c00 	.word	0x40020c00

080025d8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b0ae      	sub	sp, #184	@ 0xb8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025f0:	f107 0314 	add.w	r3, r7, #20
 80025f4:	2290      	movs	r2, #144	@ 0x90
 80025f6:	2100      	movs	r1, #0
 80025f8:	4618      	mov	r0, r3
 80025fa:	f007 fd7a 	bl	800a0f2 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002606:	d159      	bne.n	80026bc <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002608:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800260c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800260e:	2300      	movs	r3, #0
 8002610:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002614:	f107 0314 	add.w	r3, r7, #20
 8002618:	4618      	mov	r0, r3
 800261a:	f003 f9c9 	bl	80059b0 <HAL_RCCEx_PeriphCLKConfig>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002624:	f7ff fd38 	bl	8002098 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002628:	4b26      	ldr	r3, [pc, #152]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 800262a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262c:	4a25      	ldr	r2, [pc, #148]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	6313      	str	r3, [r2, #48]	@ 0x30
 8002634:	4b23      	ldr	r3, [pc, #140]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 8002636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002640:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002644:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002654:	2303      	movs	r3, #3
 8002656:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800265a:	230a      	movs	r3, #10
 800265c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002660:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002664:	4619      	mov	r1, r3
 8002666:	4818      	ldr	r0, [pc, #96]	@ (80026c8 <HAL_PCD_MspInit+0xf0>)
 8002668:	f000 ff14 	bl	8003494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800266c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002670:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002674:	2300      	movs	r3, #0
 8002676:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002680:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002684:	4619      	mov	r1, r3
 8002686:	4810      	ldr	r0, [pc, #64]	@ (80026c8 <HAL_PCD_MspInit+0xf0>)
 8002688:	f000 ff04 	bl	8003494 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800268c:	4b0d      	ldr	r3, [pc, #52]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 800268e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002690:	4a0c      	ldr	r2, [pc, #48]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 8002692:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002696:	6353      	str	r3, [r2, #52]	@ 0x34
 8002698:	4b0a      	ldr	r3, [pc, #40]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 800269a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800269c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4b07      	ldr	r3, [pc, #28]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 80026a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a8:	4a06      	ldr	r2, [pc, #24]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 80026aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026ae:	6453      	str	r3, [r2, #68]	@ 0x44
 80026b0:	4b04      	ldr	r3, [pc, #16]	@ (80026c4 <HAL_PCD_MspInit+0xec>)
 80026b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80026bc:	bf00      	nop
 80026be:	37b8      	adds	r7, #184	@ 0xb8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40020000 	.word	0x40020000

080026cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <NMI_Handler+0x4>

080026d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d8:	bf00      	nop
 80026da:	e7fd      	b.n	80026d8 <HardFault_Handler+0x4>

080026dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026e0:	bf00      	nop
 80026e2:	e7fd      	b.n	80026e0 <MemManage_Handler+0x4>

080026e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e8:	bf00      	nop
 80026ea:	e7fd      	b.n	80026e8 <BusFault_Handler+0x4>

080026ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026f0:	bf00      	nop
 80026f2:	e7fd      	b.n	80026f0 <UsageFault_Handler+0x4>

080026f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002722:	f000 f973 	bl	8002a0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002730:	4802      	ldr	r0, [pc, #8]	@ (800273c <TIM3_IRQHandler+0x10>)
 8002732:	f004 fe58 	bl	80073e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000544 	.word	0x20000544

08002740 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002744:	4802      	ldr	r0, [pc, #8]	@ (8002750 <I2C1_EV_IRQHandler+0x10>)
 8002746:	f001 fa1f 	bl	8003b88 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	2000048c 	.word	0x2000048c

08002754 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002758:	4802      	ldr	r0, [pc, #8]	@ (8002764 <I2C1_ER_IRQHandler+0x10>)
 800275a:	f001 fa2f 	bl	8003bbc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	2000048c 	.word	0x2000048c

08002768 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800276c:	4802      	ldr	r0, [pc, #8]	@ (8002778 <SPI1_IRQHandler+0x10>)
 800276e:	f004 fabf 	bl	8006cf0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	200004e0 	.word	0x200004e0

0800277c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002780:	4802      	ldr	r0, [pc, #8]	@ (800278c <USART3_IRQHandler+0x10>)
 8002782:	f005 fc7b 	bl	800807c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000590 	.word	0x20000590

08002790 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return 1;
 8002794:	2301      	movs	r3, #1
}
 8002796:	4618      	mov	r0, r3
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <_kill>:

int _kill(int pid, int sig)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027aa:	f007 fcf5 	bl	800a198 <__errno>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2216      	movs	r2, #22
 80027b2:	601a      	str	r2, [r3, #0]
  return -1;
 80027b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <_exit>:

void _exit (int status)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027c8:	f04f 31ff 	mov.w	r1, #4294967295
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f7ff ffe7 	bl	80027a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027d2:	bf00      	nop
 80027d4:	e7fd      	b.n	80027d2 <_exit+0x12>

080027d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b086      	sub	sp, #24
 80027da:	af00      	add	r7, sp, #0
 80027dc:	60f8      	str	r0, [r7, #12]
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	e00a      	b.n	80027fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027e8:	f3af 8000 	nop.w
 80027ec:	4601      	mov	r1, r0
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	1c5a      	adds	r2, r3, #1
 80027f2:	60ba      	str	r2, [r7, #8]
 80027f4:	b2ca      	uxtb	r2, r1
 80027f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	3301      	adds	r3, #1
 80027fc:	617b      	str	r3, [r7, #20]
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	429a      	cmp	r2, r3
 8002804:	dbf0      	blt.n	80027e8 <_read+0x12>
  }

  return len;
 8002806:	687b      	ldr	r3, [r7, #4]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	e009      	b.n	8002836 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	60ba      	str	r2, [r7, #8]
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	3301      	adds	r3, #1
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	429a      	cmp	r2, r3
 800283c:	dbf1      	blt.n	8002822 <_write+0x12>
  }
  return len;
 800283e:	687b      	ldr	r3, [r7, #4]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <_close>:

int _close(int file)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002850:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002854:	4618      	mov	r0, r3
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002870:	605a      	str	r2, [r3, #4]
  return 0;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <_isatty>:

int _isatty(int file)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002888:	2301      	movs	r3, #1
}
 800288a:	4618      	mov	r0, r3
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002896:	b480      	push	{r7}
 8002898:	b085      	sub	sp, #20
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028b8:	4a14      	ldr	r2, [pc, #80]	@ (800290c <_sbrk+0x5c>)
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <_sbrk+0x60>)
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028c4:	4b13      	ldr	r3, [pc, #76]	@ (8002914 <_sbrk+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d102      	bne.n	80028d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028cc:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <_sbrk+0x64>)
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <_sbrk+0x68>)
 80028d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <_sbrk+0x64>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d207      	bcs.n	80028f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028e0:	f007 fc5a 	bl	800a198 <__errno>
 80028e4:	4603      	mov	r3, r0
 80028e6:	220c      	movs	r2, #12
 80028e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ea:	f04f 33ff 	mov.w	r3, #4294967295
 80028ee:	e009      	b.n	8002904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <_sbrk+0x64>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028f6:	4b07      	ldr	r3, [pc, #28]	@ (8002914 <_sbrk+0x64>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4413      	add	r3, r2
 80028fe:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <_sbrk+0x64>)
 8002900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002902:	68fb      	ldr	r3, [r7, #12]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20080000 	.word	0x20080000
 8002910:	00000400 	.word	0x00000400
 8002914:	20000b00 	.word	0x20000b00
 8002918:	20000c58 	.word	0x20000c58

0800291c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002920:	4b06      	ldr	r3, [pc, #24]	@ (800293c <SystemInit+0x20>)
 8002922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002926:	4a05      	ldr	r2, [pc, #20]	@ (800293c <SystemInit+0x20>)
 8002928:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800292c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002930:	bf00      	nop
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002940:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002978 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002944:	f7ff ffea 	bl	800291c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002948:	480c      	ldr	r0, [pc, #48]	@ (800297c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800294a:	490d      	ldr	r1, [pc, #52]	@ (8002980 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800294c:	4a0d      	ldr	r2, [pc, #52]	@ (8002984 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800294e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002950:	e002      	b.n	8002958 <LoopCopyDataInit>

08002952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002956:	3304      	adds	r3, #4

08002958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800295a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800295c:	d3f9      	bcc.n	8002952 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800295e:	4a0a      	ldr	r2, [pc, #40]	@ (8002988 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002960:	4c0a      	ldr	r4, [pc, #40]	@ (800298c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002964:	e001      	b.n	800296a <LoopFillZerobss>

08002966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002968:	3204      	adds	r2, #4

0800296a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800296a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800296c:	d3fb      	bcc.n	8002966 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800296e:	f007 fc19 	bl	800a1a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002972:	f7ff f87e 	bl	8001a72 <main>
  bx  lr    
 8002976:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002978:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800297c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002980:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8002984:	0800c5ec 	.word	0x0800c5ec
  ldr r2, =_sbss
 8002988:	2000036c 	.word	0x2000036c
  ldr r4, =_ebss
 800298c:	20000c54 	.word	0x20000c54

08002990 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002990:	e7fe      	b.n	8002990 <ADC_IRQHandler>

08002992 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002996:	2003      	movs	r0, #3
 8002998:	f000 f94c 	bl	8002c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800299c:	2000      	movs	r0, #0
 800299e:	f000 f805 	bl	80029ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029a2:	f7ff fb7f 	bl	80020a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029b4:	4b12      	ldr	r3, [pc, #72]	@ (8002a00 <HAL_InitTick+0x54>)
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <HAL_InitTick+0x58>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	4619      	mov	r1, r3
 80029be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f967 	bl	8002c9e <HAL_SYSTICK_Config>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e00e      	b.n	80029f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b0f      	cmp	r3, #15
 80029de:	d80a      	bhi.n	80029f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029e0:	2200      	movs	r2, #0
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	f04f 30ff 	mov.w	r0, #4294967295
 80029e8:	f000 f92f 	bl	8002c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029ec:	4a06      	ldr	r2, [pc, #24]	@ (8002a08 <HAL_InitTick+0x5c>)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20000058 	.word	0x20000058
 8002a04:	20000060 	.word	0x20000060
 8002a08:	2000005c 	.word	0x2000005c

08002a0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <HAL_IncTick+0x20>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <HAL_IncTick+0x24>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	4a04      	ldr	r2, [pc, #16]	@ (8002a30 <HAL_IncTick+0x24>)
 8002a1e:	6013      	str	r3, [r2, #0]
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	20000060 	.word	0x20000060
 8002a30:	20000b04 	.word	0x20000b04

08002a34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  return uwTick;
 8002a38:	4b03      	ldr	r3, [pc, #12]	@ (8002a48 <HAL_GetTick+0x14>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	20000b04 	.word	0x20000b04

08002a4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a54:	f7ff ffee 	bl	8002a34 <HAL_GetTick>
 8002a58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a64:	d005      	beq.n	8002a72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a66:	4b0a      	ldr	r3, [pc, #40]	@ (8002a90 <HAL_Delay+0x44>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4413      	add	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a72:	bf00      	nop
 8002a74:	f7ff ffde 	bl	8002a34 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d8f7      	bhi.n	8002a74 <HAL_Delay+0x28>
  {
  }
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000060 	.word	0x20000060

08002a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad4 <__NVIC_SetPriorityGrouping+0x40>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002abc:	4b06      	ldr	r3, [pc, #24]	@ (8002ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ac2:	4a04      	ldr	r2, [pc, #16]	@ (8002ad4 <__NVIC_SetPriorityGrouping+0x40>)
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	60d3      	str	r3, [r2, #12]
}
 8002ac8:	bf00      	nop
 8002aca:	3714      	adds	r7, #20
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000ed00 	.word	0xe000ed00
 8002ad8:	05fa0000 	.word	0x05fa0000

08002adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae0:	4b04      	ldr	r3, [pc, #16]	@ (8002af4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	0a1b      	lsrs	r3, r3, #8
 8002ae6:	f003 0307 	and.w	r3, r3, #7
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	db0b      	blt.n	8002b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	f003 021f 	and.w	r2, r3, #31
 8002b10:	4907      	ldr	r1, [pc, #28]	@ (8002b30 <__NVIC_EnableIRQ+0x38>)
 8002b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b16:	095b      	lsrs	r3, r3, #5
 8002b18:	2001      	movs	r0, #1
 8002b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	e000e100 	.word	0xe000e100

08002b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	6039      	str	r1, [r7, #0]
 8002b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	db0a      	blt.n	8002b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	b2da      	uxtb	r2, r3
 8002b4c:	490c      	ldr	r1, [pc, #48]	@ (8002b80 <__NVIC_SetPriority+0x4c>)
 8002b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b52:	0112      	lsls	r2, r2, #4
 8002b54:	b2d2      	uxtb	r2, r2
 8002b56:	440b      	add	r3, r1
 8002b58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b5c:	e00a      	b.n	8002b74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	4908      	ldr	r1, [pc, #32]	@ (8002b84 <__NVIC_SetPriority+0x50>)
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	3b04      	subs	r3, #4
 8002b6c:	0112      	lsls	r2, r2, #4
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	440b      	add	r3, r1
 8002b72:	761a      	strb	r2, [r3, #24]
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	e000e100 	.word	0xe000e100
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b089      	sub	sp, #36	@ 0x24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f1c3 0307 	rsb	r3, r3, #7
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	bf28      	it	cs
 8002ba6:	2304      	movcs	r3, #4
 8002ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	3304      	adds	r3, #4
 8002bae:	2b06      	cmp	r3, #6
 8002bb0:	d902      	bls.n	8002bb8 <NVIC_EncodePriority+0x30>
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	3b03      	subs	r3, #3
 8002bb6:	e000      	b.n	8002bba <NVIC_EncodePriority+0x32>
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	401a      	ands	r2, r3
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bda:	43d9      	mvns	r1, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be0:	4313      	orrs	r3, r2
         );
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3724      	adds	r7, #36	@ 0x24
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c00:	d301      	bcc.n	8002c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c02:	2301      	movs	r3, #1
 8002c04:	e00f      	b.n	8002c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c06:	4a0a      	ldr	r2, [pc, #40]	@ (8002c30 <SysTick_Config+0x40>)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c0e:	210f      	movs	r1, #15
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295
 8002c14:	f7ff ff8e 	bl	8002b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c18:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <SysTick_Config+0x40>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c1e:	4b04      	ldr	r3, [pc, #16]	@ (8002c30 <SysTick_Config+0x40>)
 8002c20:	2207      	movs	r2, #7
 8002c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	e000e010 	.word	0xe000e010

08002c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff ff29 	bl	8002a94 <__NVIC_SetPriorityGrouping>
}
 8002c42:	bf00      	nop
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b086      	sub	sp, #24
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	4603      	mov	r3, r0
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c5c:	f7ff ff3e 	bl	8002adc <__NVIC_GetPriorityGrouping>
 8002c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	6978      	ldr	r0, [r7, #20]
 8002c68:	f7ff ff8e 	bl	8002b88 <NVIC_EncodePriority>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ff5d 	bl	8002b34 <__NVIC_SetPriority>
}
 8002c7a:	bf00      	nop
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	4603      	mov	r3, r0
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff31 	bl	8002af8 <__NVIC_EnableIRQ>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff ffa2 	bl	8002bf0 <SysTick_Config>
 8002cac:	4603      	mov	r3, r0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b084      	sub	sp, #16
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cc4:	f7ff feb6 	bl	8002a34 <HAL_GetTick>
 8002cc8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d008      	beq.n	8002ce8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2280      	movs	r2, #128	@ 0x80
 8002cda:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e052      	b.n	8002d8e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 0216 	bic.w	r2, r2, #22
 8002cf6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	695a      	ldr	r2, [r3, #20]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d06:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d103      	bne.n	8002d18 <HAL_DMA_Abort+0x62>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d007      	beq.n	8002d28 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 0208 	bic.w	r2, r2, #8
 8002d26:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0201 	bic.w	r2, r2, #1
 8002d36:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d38:	e013      	b.n	8002d62 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d3a:	f7ff fe7b 	bl	8002a34 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b05      	cmp	r3, #5
 8002d46:	d90c      	bls.n	8002d62 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2203      	movs	r2, #3
 8002d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e015      	b.n	8002d8e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1e4      	bne.n	8002d3a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d74:	223f      	movs	r2, #63	@ 0x3f
 8002d76:	409a      	lsls	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d004      	beq.n	8002db4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2280      	movs	r2, #128	@ 0x80
 8002dae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e00c      	b.n	8002dce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2205      	movs	r2, #5
 8002db8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0201 	bic.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002de8:	b2db      	uxtb	r3, r3
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
	...

08002df8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e086      	b.n	8002f18 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d106      	bne.n	8002e22 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2220      	movs	r2, #32
 8002e18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7ff f965 	bl	80020ec <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e22:	4b3f      	ldr	r3, [pc, #252]	@ (8002f20 <HAL_ETH_Init+0x128>)
 8002e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e26:	4a3e      	ldr	r2, [pc, #248]	@ (8002f20 <HAL_ETH_Init+0x128>)
 8002e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f20 <HAL_ETH_Init+0x128>)
 8002e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e36:	60bb      	str	r3, [r7, #8]
 8002e38:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002e3a:	4b3a      	ldr	r3, [pc, #232]	@ (8002f24 <HAL_ETH_Init+0x12c>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	4a39      	ldr	r2, [pc, #228]	@ (8002f24 <HAL_ETH_Init+0x12c>)
 8002e40:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e44:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002e46:	4b37      	ldr	r3, [pc, #220]	@ (8002f24 <HAL_ETH_Init+0x12c>)
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	4935      	ldr	r1, [pc, #212]	@ (8002f24 <HAL_ETH_Init+0x12c>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002e54:	4b33      	ldr	r3, [pc, #204]	@ (8002f24 <HAL_ETH_Init+0x12c>)
 8002e56:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	f043 0301 	orr.w	r3, r3, #1
 8002e6a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e70:	f7ff fde0 	bl	8002a34 <HAL_GetTick>
 8002e74:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002e76:	e011      	b.n	8002e9c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002e78:	f7ff fddc 	bl	8002a34 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002e86:	d909      	bls.n	8002e9c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	22e0      	movs	r2, #224	@ 0xe0
 8002e94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e03d      	b.n	8002f18 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1e4      	bne.n	8002e78 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f97a 	bl	80031a8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 fa25 	bl	8003304 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 fa7b 	bl	80033b6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 f9e3 	bl	8003294 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002edc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	4b0f      	ldr	r3, [pc, #60]	@ (8002f28 <HAL_ETH_Init+0x130>)
 8002eec:	430b      	orrs	r3, r1
 8002eee:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002f02:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2210      	movs	r2, #16
 8002f12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40023800 	.word	0x40023800
 8002f24:	40013800 	.word	0x40013800
 8002f28:	00020060 	.word	0x00020060

08002f2c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	4b53      	ldr	r3, [pc, #332]	@ (8003090 <ETH_SetMACConfig+0x164>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	7b9b      	ldrb	r3, [r3, #14]
 8002f4a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	7c12      	ldrb	r2, [r2, #16]
 8002f50:	2a00      	cmp	r2, #0
 8002f52:	d102      	bne.n	8002f5a <ETH_SetMACConfig+0x2e>
 8002f54:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002f58:	e000      	b.n	8002f5c <ETH_SetMACConfig+0x30>
 8002f5a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002f5c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	7c52      	ldrb	r2, [r2, #17]
 8002f62:	2a00      	cmp	r2, #0
 8002f64:	d102      	bne.n	8002f6c <ETH_SetMACConfig+0x40>
 8002f66:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002f6a:	e000      	b.n	8002f6e <ETH_SetMACConfig+0x42>
 8002f6c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002f6e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002f74:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	7fdb      	ldrb	r3, [r3, #31]
 8002f7a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002f7c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002f82:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	7f92      	ldrb	r2, [r2, #30]
 8002f88:	2a00      	cmp	r2, #0
 8002f8a:	d102      	bne.n	8002f92 <ETH_SetMACConfig+0x66>
 8002f8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f90:	e000      	b.n	8002f94 <ETH_SetMACConfig+0x68>
 8002f92:	2200      	movs	r2, #0
                        macconf->Speed |
 8002f94:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	7f1b      	ldrb	r3, [r3, #28]
 8002f9a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002f9c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002fa2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	791b      	ldrb	r3, [r3, #4]
 8002fa8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002faa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002fb2:	2a00      	cmp	r2, #0
 8002fb4:	d102      	bne.n	8002fbc <ETH_SetMACConfig+0x90>
 8002fb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fba:	e000      	b.n	8002fbe <ETH_SetMACConfig+0x92>
 8002fbc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002fbe:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	7bdb      	ldrb	r3, [r3, #15]
 8002fc4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002fc6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002fcc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002fd4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	68fa      	ldr	r2, [r7, #12]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fee:	2001      	movs	r0, #1
 8002ff0:	f7ff fd2c 	bl	8002a4c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800300a:	4013      	ands	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003012:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800301a:	2a00      	cmp	r2, #0
 800301c:	d101      	bne.n	8003022 <ETH_SetMACConfig+0xf6>
 800301e:	2280      	movs	r2, #128	@ 0x80
 8003020:	e000      	b.n	8003024 <ETH_SetMACConfig+0xf8>
 8003022:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003024:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800302a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003032:	2a01      	cmp	r2, #1
 8003034:	d101      	bne.n	800303a <ETH_SetMACConfig+0x10e>
 8003036:	2208      	movs	r2, #8
 8003038:	e000      	b.n	800303c <ETH_SetMACConfig+0x110>
 800303a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800303c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003044:	2a01      	cmp	r2, #1
 8003046:	d101      	bne.n	800304c <ETH_SetMACConfig+0x120>
 8003048:	2204      	movs	r2, #4
 800304a:	e000      	b.n	800304e <ETH_SetMACConfig+0x122>
 800304c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800304e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003056:	2a01      	cmp	r2, #1
 8003058:	d101      	bne.n	800305e <ETH_SetMACConfig+0x132>
 800305a:	2202      	movs	r2, #2
 800305c:	e000      	b.n	8003060 <ETH_SetMACConfig+0x134>
 800305e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003060:	4313      	orrs	r3, r2
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	4313      	orrs	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003078:	2001      	movs	r0, #1
 800307a:	f7ff fce7 	bl	8002a4c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	619a      	str	r2, [r3, #24]
}
 8003086:	bf00      	nop
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	fd20810f 	.word	0xfd20810f

08003094 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4b3d      	ldr	r3, [pc, #244]	@ (80031a4 <ETH_SetDMAConfig+0x110>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	7b1b      	ldrb	r3, [r3, #12]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d102      	bne.n	80030c0 <ETH_SetDMAConfig+0x2c>
 80030ba:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80030be:	e000      	b.n	80030c2 <ETH_SetDMAConfig+0x2e>
 80030c0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	7b5b      	ldrb	r3, [r3, #13]
 80030c6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80030c8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	7f52      	ldrb	r2, [r2, #29]
 80030ce:	2a00      	cmp	r2, #0
 80030d0:	d102      	bne.n	80030d8 <ETH_SetDMAConfig+0x44>
 80030d2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80030d6:	e000      	b.n	80030da <ETH_SetDMAConfig+0x46>
 80030d8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80030da:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	7b9b      	ldrb	r3, [r3, #14]
 80030e0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80030e2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80030e8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	7f1b      	ldrb	r3, [r3, #28]
 80030ee:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80030f0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	7f9b      	ldrb	r3, [r3, #30]
 80030f6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80030f8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80030fe:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003106:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003108:	4313      	orrs	r3, r2
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	4313      	orrs	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003118:	461a      	mov	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800312a:	2001      	movs	r0, #1
 800312c:	f7ff fc8e 	bl	8002a4c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003138:	461a      	mov	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	791b      	ldrb	r3, [r3, #4]
 8003142:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003148:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800314e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003154:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800315c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800315e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003164:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003166:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800316c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003176:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800317a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003188:	2001      	movs	r0, #1
 800318a:	f7ff fc5f 	bl	8002a4c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003196:	461a      	mov	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6013      	str	r3, [r2, #0]
}
 800319c:	bf00      	nop
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	f8de3f23 	.word	0xf8de3f23

080031a8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b0a6      	sub	sp, #152	@ 0x98
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80031b0:	2301      	movs	r3, #1
 80031b2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80031bc:	2300      	movs	r3, #0
 80031be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80031c6:	2301      	movs	r3, #1
 80031c8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80031cc:	2300      	movs	r3, #0
 80031ce:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80031d2:	2301      	movs	r3, #1
 80031d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80031d8:	2301      	movs	r3, #1
 80031da:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80031e4:	2300      	movs	r3, #0
 80031e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80031ea:	2300      	movs	r3, #0
 80031ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80031ee:	2300      	movs	r3, #0
 80031f0:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80031f8:	2300      	movs	r3, #0
 80031fa:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80031fe:	2300      	movs	r3, #0
 8003200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003204:	2300      	movs	r3, #0
 8003206:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800320a:	2300      	movs	r3, #0
 800320c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003210:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003214:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003216:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800321a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800321c:	2300      	movs	r3, #0
 800321e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003222:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003226:	4619      	mov	r1, r3
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f7ff fe7f 	bl	8002f2c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800322e:	2301      	movs	r3, #1
 8003230:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003232:	2301      	movs	r3, #1
 8003234:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800323c:	2301      	movs	r3, #1
 800323e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003240:	2300      	movs	r3, #0
 8003242:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003244:	2300      	movs	r3, #0
 8003246:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800324a:	2300      	movs	r3, #0
 800324c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003250:	2300      	movs	r3, #0
 8003252:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003254:	2301      	movs	r3, #1
 8003256:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800325a:	2301      	movs	r3, #1
 800325c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800325e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003262:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003264:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003268:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800326a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800326e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003270:	2301      	movs	r3, #1
 8003272:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003276:	2300      	movs	r3, #0
 8003278:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800327e:	f107 0308 	add.w	r3, r7, #8
 8003282:	4619      	mov	r1, r3
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff05 	bl	8003094 <ETH_SetDMAConfig>
}
 800328a:	bf00      	nop
 800328c:	3798      	adds	r7, #152	@ 0x98
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003294:	b480      	push	{r7}
 8003296:	b087      	sub	sp, #28
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3305      	adds	r3, #5
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	021b      	lsls	r3, r3, #8
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	3204      	adds	r2, #4
 80032ac:	7812      	ldrb	r2, [r2, #0]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80032b2:	68ba      	ldr	r2, [r7, #8]
 80032b4:	4b11      	ldr	r3, [pc, #68]	@ (80032fc <ETH_MACAddressConfig+0x68>)
 80032b6:	4413      	add	r3, r2
 80032b8:	461a      	mov	r2, r3
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3303      	adds	r3, #3
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	061a      	lsls	r2, r3, #24
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3302      	adds	r3, #2
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	041b      	lsls	r3, r3, #16
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3301      	adds	r3, #1
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	021b      	lsls	r3, r3, #8
 80032d8:	4313      	orrs	r3, r2
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	7812      	ldrb	r2, [r2, #0]
 80032de:	4313      	orrs	r3, r2
 80032e0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80032e2:	68ba      	ldr	r2, [r7, #8]
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <ETH_MACAddressConfig+0x6c>)
 80032e6:	4413      	add	r3, r2
 80032e8:	461a      	mov	r2, r3
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	6013      	str	r3, [r2, #0]
}
 80032ee:	bf00      	nop
 80032f0:	371c      	adds	r7, #28
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40028040 	.word	0x40028040
 8003300:	40028044 	.word	0x40028044

08003304 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800330c:	2300      	movs	r3, #0
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	e03e      	b.n	8003390 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68d9      	ldr	r1, [r3, #12]
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	4613      	mov	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4413      	add	r3, r2
 800331e:	00db      	lsls	r3, r3, #3
 8003320:	440b      	add	r3, r1
 8003322:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2200      	movs	r2, #0
 8003328:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	2200      	movs	r2, #0
 800332e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	2200      	movs	r2, #0
 8003334:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	2200      	movs	r2, #0
 800333a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800333c:	68b9      	ldr	r1, [r7, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	3206      	adds	r2, #6
 8003344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2b02      	cmp	r3, #2
 8003358:	d80c      	bhi.n	8003374 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68d9      	ldr	r1, [r3, #12]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	1c5a      	adds	r2, r3, #1
 8003362:	4613      	mov	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	440b      	add	r3, r1
 800336c:	461a      	mov	r2, r3
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	60da      	str	r2, [r3, #12]
 8003372:	e004      	b.n	800337e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	461a      	mov	r2, r3
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	3301      	adds	r3, #1
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2b03      	cmp	r3, #3
 8003394:	d9bd      	bls.n	8003312 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033a8:	611a      	str	r2, [r3, #16]
}
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b085      	sub	sp, #20
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	e048      	b.n	8003456 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6919      	ldr	r1, [r3, #16]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	4613      	mov	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	440b      	add	r3, r1
 80033d4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	2200      	movs	r2, #0
 80033e0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	2200      	movs	r2, #0
 80033e6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	2200      	movs	r2, #0
 80033ec:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2200      	movs	r2, #0
 80033f2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	2200      	movs	r2, #0
 80033f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003400:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800341a:	68b9      	ldr	r1, [r7, #8]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	3212      	adds	r2, #18
 8003422:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2b02      	cmp	r3, #2
 800342a:	d80c      	bhi.n	8003446 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6919      	ldr	r1, [r3, #16]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	1c5a      	adds	r2, r3, #1
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	440b      	add	r3, r1
 800343e:	461a      	mov	r2, r3
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	60da      	str	r2, [r3, #12]
 8003444:	e004      	b.n	8003450 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	461a      	mov	r2, r3
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	3301      	adds	r3, #1
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2b03      	cmp	r3, #3
 800345a:	d9b3      	bls.n	80033c4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691a      	ldr	r2, [r3, #16]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003486:	60da      	str	r2, [r3, #12]
}
 8003488:	bf00      	nop
 800348a:	3714      	adds	r7, #20
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	@ 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800349e:	2300      	movs	r3, #0
 80034a0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80034ae:	2300      	movs	r3, #0
 80034b0:	61fb      	str	r3, [r7, #28]
 80034b2:	e175      	b.n	80037a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80034b4:	2201      	movs	r2, #1
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4013      	ands	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	f040 8164 	bne.w	800379a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d005      	beq.n	80034ea <HAL_GPIO_Init+0x56>
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d130      	bne.n	800354c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	2203      	movs	r2, #3
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43db      	mvns	r3, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4013      	ands	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4313      	orrs	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003520:	2201      	movs	r2, #1
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 0201 	and.w	r2, r3, #1
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b03      	cmp	r3, #3
 8003556:	d017      	beq.n	8003588 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	2203      	movs	r2, #3
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d123      	bne.n	80035dc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	08da      	lsrs	r2, r3, #3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3208      	adds	r2, #8
 800359c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	220f      	movs	r2, #15
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	08da      	lsrs	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3208      	adds	r2, #8
 80035d6:	69b9      	ldr	r1, [r7, #24]
 80035d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	2203      	movs	r2, #3
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4013      	ands	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0203 	and.w	r2, r3, #3
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 80be 	beq.w	800379a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800361e:	4b66      	ldr	r3, [pc, #408]	@ (80037b8 <HAL_GPIO_Init+0x324>)
 8003620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003622:	4a65      	ldr	r2, [pc, #404]	@ (80037b8 <HAL_GPIO_Init+0x324>)
 8003624:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003628:	6453      	str	r3, [r2, #68]	@ 0x44
 800362a:	4b63      	ldr	r3, [pc, #396]	@ (80037b8 <HAL_GPIO_Init+0x324>)
 800362c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003636:	4a61      	ldr	r2, [pc, #388]	@ (80037bc <HAL_GPIO_Init+0x328>)
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	089b      	lsrs	r3, r3, #2
 800363c:	3302      	adds	r3, #2
 800363e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003642:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f003 0303 	and.w	r3, r3, #3
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	220f      	movs	r2, #15
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4013      	ands	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a58      	ldr	r2, [pc, #352]	@ (80037c0 <HAL_GPIO_Init+0x32c>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d037      	beq.n	80036d2 <HAL_GPIO_Init+0x23e>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a57      	ldr	r2, [pc, #348]	@ (80037c4 <HAL_GPIO_Init+0x330>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d031      	beq.n	80036ce <HAL_GPIO_Init+0x23a>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a56      	ldr	r2, [pc, #344]	@ (80037c8 <HAL_GPIO_Init+0x334>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d02b      	beq.n	80036ca <HAL_GPIO_Init+0x236>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a55      	ldr	r2, [pc, #340]	@ (80037cc <HAL_GPIO_Init+0x338>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d025      	beq.n	80036c6 <HAL_GPIO_Init+0x232>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a54      	ldr	r2, [pc, #336]	@ (80037d0 <HAL_GPIO_Init+0x33c>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d01f      	beq.n	80036c2 <HAL_GPIO_Init+0x22e>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a53      	ldr	r2, [pc, #332]	@ (80037d4 <HAL_GPIO_Init+0x340>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d019      	beq.n	80036be <HAL_GPIO_Init+0x22a>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a52      	ldr	r2, [pc, #328]	@ (80037d8 <HAL_GPIO_Init+0x344>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d013      	beq.n	80036ba <HAL_GPIO_Init+0x226>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a51      	ldr	r2, [pc, #324]	@ (80037dc <HAL_GPIO_Init+0x348>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00d      	beq.n	80036b6 <HAL_GPIO_Init+0x222>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a50      	ldr	r2, [pc, #320]	@ (80037e0 <HAL_GPIO_Init+0x34c>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d007      	beq.n	80036b2 <HAL_GPIO_Init+0x21e>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a4f      	ldr	r2, [pc, #316]	@ (80037e4 <HAL_GPIO_Init+0x350>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d101      	bne.n	80036ae <HAL_GPIO_Init+0x21a>
 80036aa:	2309      	movs	r3, #9
 80036ac:	e012      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036ae:	230a      	movs	r3, #10
 80036b0:	e010      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036b2:	2308      	movs	r3, #8
 80036b4:	e00e      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036b6:	2307      	movs	r3, #7
 80036b8:	e00c      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036ba:	2306      	movs	r3, #6
 80036bc:	e00a      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036be:	2305      	movs	r3, #5
 80036c0:	e008      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036c2:	2304      	movs	r3, #4
 80036c4:	e006      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036c6:	2303      	movs	r3, #3
 80036c8:	e004      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e002      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036ce:	2301      	movs	r3, #1
 80036d0:	e000      	b.n	80036d4 <HAL_GPIO_Init+0x240>
 80036d2:	2300      	movs	r3, #0
 80036d4:	69fa      	ldr	r2, [r7, #28]
 80036d6:	f002 0203 	and.w	r2, r2, #3
 80036da:	0092      	lsls	r2, r2, #2
 80036dc:	4093      	lsls	r3, r2
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80036e4:	4935      	ldr	r1, [pc, #212]	@ (80037bc <HAL_GPIO_Init+0x328>)
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	089b      	lsrs	r3, r3, #2
 80036ea:	3302      	adds	r3, #2
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036f2:	4b3d      	ldr	r3, [pc, #244]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	43db      	mvns	r3, r3
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	4013      	ands	r3, r2
 8003700:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	4313      	orrs	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003716:	4a34      	ldr	r2, [pc, #208]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800371c:	4b32      	ldr	r3, [pc, #200]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	43db      	mvns	r3, r3
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	4013      	ands	r3, r2
 800372a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003740:	4a29      	ldr	r2, [pc, #164]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003746:	4b28      	ldr	r3, [pc, #160]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	43db      	mvns	r3, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4013      	ands	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d003      	beq.n	800376a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	4313      	orrs	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800376a:	4a1f      	ldr	r2, [pc, #124]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003770:	4b1d      	ldr	r3, [pc, #116]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	43db      	mvns	r3, r3
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	4013      	ands	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	4313      	orrs	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003794:	4a14      	ldr	r2, [pc, #80]	@ (80037e8 <HAL_GPIO_Init+0x354>)
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	3301      	adds	r3, #1
 800379e:	61fb      	str	r3, [r7, #28]
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	2b0f      	cmp	r3, #15
 80037a4:	f67f ae86 	bls.w	80034b4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80037a8:	bf00      	nop
 80037aa:	bf00      	nop
 80037ac:	3724      	adds	r7, #36	@ 0x24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40023800 	.word	0x40023800
 80037bc:	40013800 	.word	0x40013800
 80037c0:	40020000 	.word	0x40020000
 80037c4:	40020400 	.word	0x40020400
 80037c8:	40020800 	.word	0x40020800
 80037cc:	40020c00 	.word	0x40020c00
 80037d0:	40021000 	.word	0x40021000
 80037d4:	40021400 	.word	0x40021400
 80037d8:	40021800 	.word	0x40021800
 80037dc:	40021c00 	.word	0x40021c00
 80037e0:	40022000 	.word	0x40022000
 80037e4:	40022400 	.word	0x40022400
 80037e8:	40013c00 	.word	0x40013c00

080037ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	807b      	strh	r3, [r7, #2]
 80037f8:	4613      	mov	r3, r2
 80037fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037fc:	787b      	ldrb	r3, [r7, #1]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d003      	beq.n	800380a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003802:	887a      	ldrh	r2, [r7, #2]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003808:	e003      	b.n	8003812 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800380a:	887b      	ldrh	r3, [r7, #2]
 800380c:	041a      	lsls	r2, r3, #16
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	619a      	str	r2, [r3, #24]
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e08b      	b.n	800394a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d106      	bne.n	800384c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7fe fd08 	bl	800225c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2224      	movs	r2, #36	@ 0x24
 8003850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0201 	bic.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003870:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003880:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d107      	bne.n	800389a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689a      	ldr	r2, [r3, #8]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003896:	609a      	str	r2, [r3, #8]
 8003898:	e006      	b.n	80038a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80038a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d108      	bne.n	80038c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038be:	605a      	str	r2, [r3, #4]
 80038c0:	e007      	b.n	80038d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685a      	ldr	r2, [r3, #4]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <HAL_I2C_Init+0x134>)
 80038de:	430b      	orrs	r3, r1
 80038e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69d9      	ldr	r1, [r3, #28]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a1a      	ldr	r2, [r3, #32]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	430a      	orrs	r2, r1
 800391a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0201 	orr.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2220      	movs	r2, #32
 8003936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	02008000 	.word	0x02008000

08003958 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af02      	add	r7, sp, #8
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	607a      	str	r2, [r7, #4]
 8003962:	461a      	mov	r2, r3
 8003964:	460b      	mov	r3, r1
 8003966:	817b      	strh	r3, [r7, #10]
 8003968:	4613      	mov	r3, r2
 800396a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b20      	cmp	r3, #32
 8003976:	f040 80fd 	bne.w	8003b74 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_I2C_Master_Transmit+0x30>
 8003984:	2302      	movs	r3, #2
 8003986:	e0f6      	b.n	8003b76 <HAL_I2C_Master_Transmit+0x21e>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003990:	f7ff f850 	bl	8002a34 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	2319      	movs	r3, #25
 800399c:	2201      	movs	r2, #1
 800399e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 feab 	bl	80046fe <I2C_WaitOnFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e0e1      	b.n	8003b76 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2221      	movs	r2, #33	@ 0x21
 80039b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2210      	movs	r2, #16
 80039be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	893a      	ldrh	r2, [r7, #8]
 80039d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039de:	b29b      	uxth	r3, r3
 80039e0:	2bff      	cmp	r3, #255	@ 0xff
 80039e2:	d906      	bls.n	80039f2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	22ff      	movs	r2, #255	@ 0xff
 80039e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80039ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039ee:	617b      	str	r3, [r7, #20]
 80039f0:	e007      	b.n	8003a02 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80039fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a00:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d024      	beq.n	8003a54 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0e:	781a      	ldrb	r2, [r3, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a32:	3b01      	subs	r3, #1
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	3301      	adds	r3, #1
 8003a42:	b2da      	uxtb	r2, r3
 8003a44:	8979      	ldrh	r1, [r7, #10]
 8003a46:	4b4e      	ldr	r3, [pc, #312]	@ (8003b80 <HAL_I2C_Master_Transmit+0x228>)
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f001 f819 	bl	8004a84 <I2C_TransferConfig>
 8003a52:	e066      	b.n	8003b22 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a58:	b2da      	uxtb	r2, r3
 8003a5a:	8979      	ldrh	r1, [r7, #10]
 8003a5c:	4b48      	ldr	r3, [pc, #288]	@ (8003b80 <HAL_I2C_Master_Transmit+0x228>)
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f001 f80e 	bl	8004a84 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003a68:	e05b      	b.n	8003b22 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	6a39      	ldr	r1, [r7, #32]
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 fe9e 	bl	80047b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e07b      	b.n	8003b76 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a82:	781a      	ldrb	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8e:	1c5a      	adds	r2, r3, #1
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d034      	beq.n	8003b22 <HAL_I2C_Master_Transmit+0x1ca>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d130      	bne.n	8003b22 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2180      	movs	r1, #128	@ 0x80
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 fe17 	bl	80046fe <I2C_WaitOnFlagUntilTimeout>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e04d      	b.n	8003b76 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	2bff      	cmp	r3, #255	@ 0xff
 8003ae2:	d90e      	bls.n	8003b02 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	22ff      	movs	r2, #255	@ 0xff
 8003ae8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	8979      	ldrh	r1, [r7, #10]
 8003af2:	2300      	movs	r3, #0
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 ffc2 	bl	8004a84 <I2C_TransferConfig>
 8003b00:	e00f      	b.n	8003b22 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	8979      	ldrh	r1, [r7, #10]
 8003b14:	2300      	movs	r3, #0
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f000 ffb1 	bl	8004a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d19e      	bne.n	8003a6a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	6a39      	ldr	r1, [r7, #32]
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 fe84 	bl	800483e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e01a      	b.n	8003b76 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2220      	movs	r2, #32
 8003b46:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6859      	ldr	r1, [r3, #4]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	4b0c      	ldr	r3, [pc, #48]	@ (8003b84 <HAL_I2C_Master_Transmit+0x22c>)
 8003b54:	400b      	ands	r3, r1
 8003b56:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b70:	2300      	movs	r3, #0
 8003b72:	e000      	b.n	8003b76 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003b74:	2302      	movs	r3, #2
  }
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	80002000 	.word	0x80002000
 8003b84:	fe00e800 	.word	0xfe00e800

08003b88 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bac:	68ba      	ldr	r2, [r7, #8]
 8003bae:	68f9      	ldr	r1, [r7, #12]
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	4798      	blx	r3
  }
}
 8003bb4:	bf00      	nop
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d010      	beq.n	8003c02 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	09db      	lsrs	r3, r3, #7
 8003be4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00a      	beq.n	8003c02 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf0:	f043 0201 	orr.w	r2, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c00:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	0a9b      	lsrs	r3, r3, #10
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d010      	beq.n	8003c30 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	09db      	lsrs	r3, r3, #7
 8003c12:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00a      	beq.n	8003c30 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1e:	f043 0208 	orr.w	r2, r3, #8
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c2e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	0a5b      	lsrs	r3, r3, #9
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d010      	beq.n	8003c5e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	09db      	lsrs	r3, r3, #7
 8003c40:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00a      	beq.n	8003c5e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4c:	f043 0202 	orr.w	r2, r3, #2
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c5c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c62:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f003 030b 	and.w	r3, r3, #11
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d003      	beq.n	8003c76 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003c6e:	68f9      	ldr	r1, [r7, #12]
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 fbeb 	bl	800444c <I2C_ITError>
  }
}
 8003c76:	bf00      	nop
 8003c78:	3718      	adds	r7, #24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b083      	sub	sp, #12
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	70fb      	strb	r3, [r7, #3]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003cb6:	bf00      	nop
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b086      	sub	sp, #24
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	60f8      	str	r0, [r7, #12]
 8003d06:	60b9      	str	r1, [r7, #8]
 8003d08:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d101      	bne.n	8003d22 <I2C_Slave_ISR_IT+0x24>
 8003d1e:	2302      	movs	r3, #2
 8003d20:	e0ed      	b.n	8003efe <I2C_Slave_ISR_IT+0x200>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	095b      	lsrs	r3, r3, #5
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00a      	beq.n	8003d4c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	095b      	lsrs	r3, r3, #5
 8003d3a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d004      	beq.n	8003d4c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003d42:	6939      	ldr	r1, [r7, #16]
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f9c1 	bl	80040cc <I2C_ITSlaveCplt>
 8003d4a:	e0d3      	b.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	091b      	lsrs	r3, r3, #4
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d04d      	beq.n	8003df4 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	091b      	lsrs	r3, r3, #4
 8003d5c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d047      	beq.n	8003df4 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d128      	bne.n	8003dc0 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b28      	cmp	r3, #40	@ 0x28
 8003d78:	d108      	bne.n	8003d8c <I2C_Slave_ISR_IT+0x8e>
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d80:	d104      	bne.n	8003d8c <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003d82:	6939      	ldr	r1, [r7, #16]
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f000 fb0b 	bl	80043a0 <I2C_ITListenCplt>
 8003d8a:	e032      	b.n	8003df2 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b29      	cmp	r3, #41	@ 0x29
 8003d96:	d10e      	bne.n	8003db6 <I2C_Slave_ISR_IT+0xb8>
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d9e:	d00a      	beq.n	8003db6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2210      	movs	r2, #16
 8003da6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 fc66 	bl	800467a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f000 f92d 	bl	800400e <I2C_ITSlaveSeqCplt>
 8003db4:	e01d      	b.n	8003df2 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2210      	movs	r2, #16
 8003dbc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003dbe:	e096      	b.n	8003eee <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2210      	movs	r2, #16
 8003dc6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dcc:	f043 0204 	orr.w	r2, r3, #4
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d004      	beq.n	8003de4 <I2C_Slave_ISR_IT+0xe6>
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003de0:	f040 8085 	bne.w	8003eee <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de8:	4619      	mov	r1, r3
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 fb2e 	bl	800444c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003df0:	e07d      	b.n	8003eee <I2C_Slave_ISR_IT+0x1f0>
 8003df2:	e07c      	b.n	8003eee <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	089b      	lsrs	r3, r3, #2
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d030      	beq.n	8003e62 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	089b      	lsrs	r3, r3, #2
 8003e04:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d02a      	beq.n	8003e62 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d018      	beq.n	8003e48 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d14f      	bne.n	8003ef2 <I2C_Slave_ISR_IT+0x1f4>
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e58:	d04b      	beq.n	8003ef2 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 f8d7 	bl	800400e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003e60:	e047      	b.n	8003ef2 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	08db      	lsrs	r3, r3, #3
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00a      	beq.n	8003e84 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	08db      	lsrs	r3, r3, #3
 8003e72:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d004      	beq.n	8003e84 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003e7a:	6939      	ldr	r1, [r7, #16]
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	f000 f842 	bl	8003f06 <I2C_ITAddrCplt>
 8003e82:	e037      	b.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	085b      	lsrs	r3, r3, #1
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d031      	beq.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	085b      	lsrs	r3, r3, #1
 8003e94:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d02b      	beq.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d018      	beq.n	8003ed8 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eaa:	781a      	ldrb	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003ed6:	e00d      	b.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ede:	d002      	beq.n	8003ee6 <I2C_Slave_ISR_IT+0x1e8>
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d106      	bne.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 f891 	bl	800400e <I2C_ITSlaveSeqCplt>
 8003eec:	e002      	b.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8003eee:	bf00      	nop
 8003ef0:	e000      	b.n	8003ef4 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003ef2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b084      	sub	sp, #16
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
 8003f0e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003f1c:	2b28      	cmp	r3, #40	@ 0x28
 8003f1e:	d16a      	bne.n	8003ff6 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	0c1b      	lsrs	r3, r3, #16
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	0c1b      	lsrs	r3, r3, #16
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003f3e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f4c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003f5a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d138      	bne.n	8003fd6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003f64:	897b      	ldrh	r3, [r7, #10]
 8003f66:	09db      	lsrs	r3, r3, #7
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	89bb      	ldrh	r3, [r7, #12]
 8003f6c:	4053      	eors	r3, r2
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	f003 0306 	and.w	r3, r3, #6
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d11c      	bne.n	8003fb2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003f78:	897b      	ldrh	r3, [r7, #10]
 8003f7a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f80:	1c5a      	adds	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d13b      	bne.n	8004006 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2208      	movs	r2, #8
 8003f9a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fa4:	89ba      	ldrh	r2, [r7, #12]
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
 8003fa8:	4619      	mov	r1, r3
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7ff fe7b 	bl	8003ca6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003fb0:	e029      	b.n	8004006 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003fb2:	893b      	ldrh	r3, [r7, #8]
 8003fb4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003fb6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fd94 	bl	8004ae8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fc8:	89ba      	ldrh	r2, [r7, #12]
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7ff fe69 	bl	8003ca6 <HAL_I2C_AddrCallback>
}
 8003fd4:	e017      	b.n	8004006 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003fd6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 fd84 	bl	8004ae8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fe8:	89ba      	ldrh	r2, [r7, #12]
 8003fea:	7bfb      	ldrb	r3, [r7, #15]
 8003fec:	4619      	mov	r1, r3
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7ff fe59 	bl	8003ca6 <HAL_I2C_AddrCallback>
}
 8003ff4:	e007      	b.n	8004006 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2208      	movs	r2, #8
 8003ffc:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004006:	bf00      	nop
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b084      	sub	sp, #16
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	0b9b      	lsrs	r3, r3, #14
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d008      	beq.n	8004044 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	e00d      	b.n	8004060 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	0bdb      	lsrs	r3, r3, #15
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b00      	cmp	r3, #0
 800404e:	d007      	beq.n	8004060 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800405e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b29      	cmp	r3, #41	@ 0x29
 800406a:	d112      	bne.n	8004092 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2228      	movs	r2, #40	@ 0x28
 8004070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2221      	movs	r2, #33	@ 0x21
 8004078:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800407a:	2101      	movs	r1, #1
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fd33 	bl	8004ae8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7ff fdf7 	bl	8003c7e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004090:	e017      	b.n	80040c2 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b2a      	cmp	r3, #42	@ 0x2a
 800409c:	d111      	bne.n	80040c2 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2228      	movs	r2, #40	@ 0x28
 80040a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2222      	movs	r2, #34	@ 0x22
 80040aa:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80040ac:	2102      	movs	r1, #2
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 fd1a 	bl	8004ae8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f7ff fde8 	bl	8003c92 <HAL_I2C_SlaveRxCpltCallback>
}
 80040c2:	bf00      	nop
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ee:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2220      	movs	r2, #32
 80040f6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80040f8:	7afb      	ldrb	r3, [r7, #11]
 80040fa:	2b21      	cmp	r3, #33	@ 0x21
 80040fc:	d002      	beq.n	8004104 <I2C_ITSlaveCplt+0x38>
 80040fe:	7afb      	ldrb	r3, [r7, #11]
 8004100:	2b29      	cmp	r3, #41	@ 0x29
 8004102:	d108      	bne.n	8004116 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004104:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fced 	bl	8004ae8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2221      	movs	r2, #33	@ 0x21
 8004112:	631a      	str	r2, [r3, #48]	@ 0x30
 8004114:	e019      	b.n	800414a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004116:	7afb      	ldrb	r3, [r7, #11]
 8004118:	2b22      	cmp	r3, #34	@ 0x22
 800411a:	d002      	beq.n	8004122 <I2C_ITSlaveCplt+0x56>
 800411c:	7afb      	ldrb	r3, [r7, #11]
 800411e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004120:	d108      	bne.n	8004134 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004122:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fcde 	bl	8004ae8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2222      	movs	r2, #34	@ 0x22
 8004130:	631a      	str	r2, [r3, #48]	@ 0x30
 8004132:	e00a      	b.n	800414a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004134:	7afb      	ldrb	r3, [r7, #11]
 8004136:	2b28      	cmp	r3, #40	@ 0x28
 8004138:	d107      	bne.n	800414a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800413a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 fcd2 	bl	8004ae8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004158:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6859      	ldr	r1, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	4b8c      	ldr	r3, [pc, #560]	@ (8004398 <I2C_ITSlaveCplt+0x2cc>)
 8004166:	400b      	ands	r3, r1
 8004168:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fa85 	bl	800467a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	0b9b      	lsrs	r3, r3, #14
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	d013      	beq.n	80041a4 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800418a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004190:	2b00      	cmp	r3, #0
 8004192:	d020      	beq.n	80041d6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	b29a      	uxth	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041a2:	e018      	b.n	80041d6 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	0bdb      	lsrs	r3, r3, #15
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d012      	beq.n	80041d6 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041be:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d006      	beq.n	80041d6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	089b      	lsrs	r3, r3, #2
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d020      	beq.n	8004224 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f023 0304 	bic.w	r3, r3, #4
 80041e8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	b2d2      	uxtb	r2, r2
 80041f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00c      	beq.n	8004224 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800420e:	3b01      	subs	r3, #1
 8004210:	b29a      	uxth	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421a:	b29b      	uxth	r3, r3
 800421c:	3b01      	subs	r3, #1
 800421e:	b29a      	uxth	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d005      	beq.n	800423a <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004232:	f043 0204 	orr.w	r2, r3, #4
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	091b      	lsrs	r3, r3, #4
 800423e:	f003 0301 	and.w	r3, r3, #1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d04a      	beq.n	80042dc <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800424e:	2b00      	cmp	r3, #0
 8004250:	d044      	beq.n	80042dc <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004256:	b29b      	uxth	r3, r3
 8004258:	2b00      	cmp	r3, #0
 800425a:	d128      	bne.n	80042ae <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b28      	cmp	r3, #40	@ 0x28
 8004266:	d108      	bne.n	800427a <I2C_ITSlaveCplt+0x1ae>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800426e:	d104      	bne.n	800427a <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004270:	6979      	ldr	r1, [r7, #20]
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 f894 	bl	80043a0 <I2C_ITListenCplt>
 8004278:	e030      	b.n	80042dc <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b29      	cmp	r3, #41	@ 0x29
 8004284:	d10e      	bne.n	80042a4 <I2C_ITSlaveCplt+0x1d8>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800428c:	d00a      	beq.n	80042a4 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2210      	movs	r2, #16
 8004294:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f9ef 	bl	800467a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f7ff feb6 	bl	800400e <I2C_ITSlaveSeqCplt>
 80042a2:	e01b      	b.n	80042dc <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2210      	movs	r2, #16
 80042aa:	61da      	str	r2, [r3, #28]
 80042ac:	e016      	b.n	80042dc <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2210      	movs	r2, #16
 80042b4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ba:	f043 0204 	orr.w	r2, r3, #4
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <I2C_ITSlaveCplt+0x204>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042ce:	d105      	bne.n	80042dc <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d4:	4619      	mov	r1, r3
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f8b8 	bl	800444c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d010      	beq.n	8004314 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f6:	4619      	mov	r1, r3
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 f8a7 	bl	800444c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b28      	cmp	r3, #40	@ 0x28
 8004308:	d141      	bne.n	800438e <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800430a:	6979      	ldr	r1, [r7, #20]
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 f847 	bl	80043a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004312:	e03c      	b.n	800438e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004318:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800431c:	d014      	beq.n	8004348 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff fe75 	bl	800400e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a1d      	ldr	r2, [pc, #116]	@ (800439c <I2C_ITSlaveCplt+0x2d0>)
 8004328:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2220      	movs	r2, #32
 800432e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f7ff fcbe 	bl	8003cc2 <HAL_I2C_ListenCpltCallback>
}
 8004346:	e022      	b.n	800438e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b22      	cmp	r3, #34	@ 0x22
 8004352:	d10e      	bne.n	8004372 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7ff fc91 	bl	8003c92 <HAL_I2C_SlaveRxCpltCallback>
}
 8004370:	e00d      	b.n	800438e <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f7ff fc78 	bl	8003c7e <HAL_I2C_SlaveTxCpltCallback>
}
 800438e:	bf00      	nop
 8004390:	3718      	adds	r7, #24
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	fe00e800 	.word	0xfe00e800
 800439c:	ffff0000 	.word	0xffff0000

080043a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a26      	ldr	r2, [pc, #152]	@ (8004448 <I2C_ITListenCplt+0xa8>)
 80043ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2220      	movs	r2, #32
 80043ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	089b      	lsrs	r3, r3, #2
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d022      	beq.n	800441e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d012      	beq.n	800441e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004416:	f043 0204 	orr.w	r2, r3, #4
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800441e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 fb60 	bl	8004ae8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2210      	movs	r2, #16
 800442e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f7ff fc42 	bl	8003cc2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800443e:	bf00      	nop
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	ffff0000 	.word	0xffff0000

0800444c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800445c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a6d      	ldr	r2, [pc, #436]	@ (8004620 <I2C_ITError+0x1d4>)
 800446a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800447e:	7bfb      	ldrb	r3, [r7, #15]
 8004480:	2b28      	cmp	r3, #40	@ 0x28
 8004482:	d005      	beq.n	8004490 <I2C_ITError+0x44>
 8004484:	7bfb      	ldrb	r3, [r7, #15]
 8004486:	2b29      	cmp	r3, #41	@ 0x29
 8004488:	d002      	beq.n	8004490 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800448a:	7bfb      	ldrb	r3, [r7, #15]
 800448c:	2b2a      	cmp	r3, #42	@ 0x2a
 800448e:	d10b      	bne.n	80044a8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004490:	2103      	movs	r1, #3
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 fb28 	bl	8004ae8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2228      	movs	r2, #40	@ 0x28
 800449c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a60      	ldr	r2, [pc, #384]	@ (8004624 <I2C_ITError+0x1d8>)
 80044a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80044a6:	e030      	b.n	800450a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80044a8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 fb1b 	bl	8004ae8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f8e1 	bl	800467a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	2b60      	cmp	r3, #96	@ 0x60
 80044c2:	d01f      	beq.n	8004504 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	f003 0320 	and.w	r3, r3, #32
 80044d6:	2b20      	cmp	r3, #32
 80044d8:	d114      	bne.n	8004504 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	f003 0310 	and.w	r3, r3, #16
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d109      	bne.n	80044fc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2210      	movs	r2, #16
 80044ee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f4:	f043 0204 	orr.w	r2, r3, #4
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2220      	movs	r2, #32
 8004502:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004514:	2b00      	cmp	r3, #0
 8004516:	d039      	beq.n	800458c <I2C_ITError+0x140>
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b11      	cmp	r3, #17
 800451c:	d002      	beq.n	8004524 <I2C_ITError+0xd8>
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b21      	cmp	r3, #33	@ 0x21
 8004522:	d133      	bne.n	800458c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800452e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004532:	d107      	bne.n	8004544 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004542:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004548:	4618      	mov	r0, r3
 800454a:	f7fe fc46 	bl	8002dda <HAL_DMA_GetState>
 800454e:	4603      	mov	r3, r0
 8004550:	2b01      	cmp	r3, #1
 8004552:	d017      	beq.n	8004584 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004558:	4a33      	ldr	r2, [pc, #204]	@ (8004628 <I2C_ITError+0x1dc>)
 800455a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004568:	4618      	mov	r0, r3
 800456a:	f7fe fc14 	bl	8002d96 <HAL_DMA_Abort_IT>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d04d      	beq.n	8004610 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800457e:	4610      	mov	r0, r2
 8004580:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004582:	e045      	b.n	8004610 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 f851 	bl	800462c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800458a:	e041      	b.n	8004610 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004590:	2b00      	cmp	r3, #0
 8004592:	d039      	beq.n	8004608 <I2C_ITError+0x1bc>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b12      	cmp	r3, #18
 8004598:	d002      	beq.n	80045a0 <I2C_ITError+0x154>
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2b22      	cmp	r3, #34	@ 0x22
 800459e:	d133      	bne.n	8004608 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045ae:	d107      	bne.n	80045c0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045be:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7fe fc08 	bl	8002dda <HAL_DMA_GetState>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d017      	beq.n	8004600 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d4:	4a14      	ldr	r2, [pc, #80]	@ (8004628 <I2C_ITError+0x1dc>)
 80045d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7fe fbd6 	bl	8002d96 <HAL_DMA_Abort_IT>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d011      	beq.n	8004614 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80045fa:	4610      	mov	r0, r2
 80045fc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045fe:	e009      	b.n	8004614 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f000 f813 	bl	800462c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004606:	e005      	b.n	8004614 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 f80f 	bl	800462c <I2C_TreatErrorCallback>
  }
}
 800460e:	e002      	b.n	8004616 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004610:	bf00      	nop
 8004612:	e000      	b.n	8004616 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004614:	bf00      	nop
}
 8004616:	bf00      	nop
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	ffff0000 	.word	0xffff0000
 8004624:	08003cff 	.word	0x08003cff
 8004628:	080046c3 	.word	0x080046c3

0800462c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800463a:	b2db      	uxtb	r3, r3
 800463c:	2b60      	cmp	r3, #96	@ 0x60
 800463e:	d10e      	bne.n	800465e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2220      	movs	r2, #32
 8004644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7ff fb47 	bl	8003cea <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800465c:	e009      	b.n	8004672 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7ff fb32 	bl	8003cd6 <HAL_I2C_ErrorCallback>
}
 8004672:	bf00      	nop
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b02      	cmp	r3, #2
 800468e:	d103      	bne.n	8004698 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2200      	movs	r2, #0
 8004696:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d007      	beq.n	80046b6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	699a      	ldr	r2, [r3, #24]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0201 	orr.w	r2, r2, #1
 80046b4:	619a      	str	r2, [r3, #24]
  }
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr

080046c2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b084      	sub	sp, #16
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046dc:	2200      	movs	r2, #0
 80046de:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ec:	2200      	movs	r2, #0
 80046ee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f7ff ff9b 	bl	800462c <I2C_TreatErrorCallback>
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b084      	sub	sp, #16
 8004702:	af00      	add	r7, sp, #0
 8004704:	60f8      	str	r0, [r7, #12]
 8004706:	60b9      	str	r1, [r7, #8]
 8004708:	603b      	str	r3, [r7, #0]
 800470a:	4613      	mov	r3, r2
 800470c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800470e:	e03b      	b.n	8004788 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	6839      	ldr	r1, [r7, #0]
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 f8d5 	bl	80048c4 <I2C_IsErrorOccurred>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e041      	b.n	80047a8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472a:	d02d      	beq.n	8004788 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800472c:	f7fe f982 	bl	8002a34 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	429a      	cmp	r2, r3
 800473a:	d302      	bcc.n	8004742 <I2C_WaitOnFlagUntilTimeout+0x44>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d122      	bne.n	8004788 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	699a      	ldr	r2, [r3, #24]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	4013      	ands	r3, r2
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	429a      	cmp	r2, r3
 8004750:	bf0c      	ite	eq
 8004752:	2301      	moveq	r3, #1
 8004754:	2300      	movne	r3, #0
 8004756:	b2db      	uxtb	r3, r3
 8004758:	461a      	mov	r2, r3
 800475a:	79fb      	ldrb	r3, [r7, #7]
 800475c:	429a      	cmp	r2, r3
 800475e:	d113      	bne.n	8004788 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004764:	f043 0220 	orr.w	r2, r3, #32
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2220      	movs	r2, #32
 8004770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e00f      	b.n	80047a8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	699a      	ldr	r2, [r3, #24]
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	4013      	ands	r3, r2
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	429a      	cmp	r2, r3
 8004796:	bf0c      	ite	eq
 8004798:	2301      	moveq	r3, #1
 800479a:	2300      	movne	r3, #0
 800479c:	b2db      	uxtb	r3, r3
 800479e:	461a      	mov	r2, r3
 80047a0:	79fb      	ldrb	r3, [r7, #7]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d0b4      	beq.n	8004710 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047bc:	e033      	b.n	8004826 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	68b9      	ldr	r1, [r7, #8]
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 f87e 	bl	80048c4 <I2C_IsErrorOccurred>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e031      	b.n	8004836 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d8:	d025      	beq.n	8004826 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047da:	f7fe f92b 	bl	8002a34 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d302      	bcc.n	80047f0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d11a      	bne.n	8004826 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d013      	beq.n	8004826 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004802:	f043 0220 	orr.w	r2, r3, #32
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2220      	movs	r2, #32
 800480e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e007      	b.n	8004836 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b02      	cmp	r3, #2
 8004832:	d1c4      	bne.n	80047be <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b084      	sub	sp, #16
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800484a:	e02f      	b.n	80048ac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	68b9      	ldr	r1, [r7, #8]
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 f837 	bl	80048c4 <I2C_IsErrorOccurred>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d001      	beq.n	8004860 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e02d      	b.n	80048bc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004860:	f7fe f8e8 	bl	8002a34 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	429a      	cmp	r2, r3
 800486e:	d302      	bcc.n	8004876 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d11a      	bne.n	80048ac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b20      	cmp	r3, #32
 8004882:	d013      	beq.n	80048ac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004888:	f043 0220 	orr.w	r2, r3, #32
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2220      	movs	r2, #32
 8004894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e007      	b.n	80048bc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	f003 0320 	and.w	r3, r3, #32
 80048b6:	2b20      	cmp	r3, #32
 80048b8:	d1c8      	bne.n	800484c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3710      	adds	r7, #16
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08a      	sub	sp, #40	@ 0x28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80048de:	2300      	movs	r3, #0
 80048e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	f003 0310 	and.w	r3, r3, #16
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d068      	beq.n	80049c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2210      	movs	r2, #16
 80048f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048f8:	e049      	b.n	800498e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004900:	d045      	beq.n	800498e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004902:	f7fe f897 	bl	8002a34 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	429a      	cmp	r2, r3
 8004910:	d302      	bcc.n	8004918 <I2C_IsErrorOccurred+0x54>
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d13a      	bne.n	800498e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004922:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800492a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800493a:	d121      	bne.n	8004980 <I2C_IsErrorOccurred+0xbc>
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004942:	d01d      	beq.n	8004980 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004944:	7cfb      	ldrb	r3, [r7, #19]
 8004946:	2b20      	cmp	r3, #32
 8004948:	d01a      	beq.n	8004980 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004958:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800495a:	f7fe f86b 	bl	8002a34 <HAL_GetTick>
 800495e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004960:	e00e      	b.n	8004980 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004962:	f7fe f867 	bl	8002a34 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	2b19      	cmp	r3, #25
 800496e:	d907      	bls.n	8004980 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	f043 0320 	orr.w	r3, r3, #32
 8004976:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800497e:	e006      	b.n	800498e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b20      	cmp	r3, #32
 800498c:	d1e9      	bne.n	8004962 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b20      	cmp	r3, #32
 800499a:	d003      	beq.n	80049a4 <I2C_IsErrorOccurred+0xe0>
 800499c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0aa      	beq.n	80048fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80049a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d103      	bne.n	80049b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2220      	movs	r2, #32
 80049b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	f043 0304 	orr.w	r3, r3, #4
 80049ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	f043 0301 	orr.w	r3, r3, #1
 80049da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00b      	beq.n	8004a0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	f043 0308 	orr.w	r3, r3, #8
 80049fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00b      	beq.n	8004a30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	f043 0302 	orr.w	r3, r3, #2
 8004a1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004a30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d01c      	beq.n	8004a72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f7ff fe1e 	bl	800467a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6859      	ldr	r1, [r3, #4]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	4b0d      	ldr	r3, [pc, #52]	@ (8004a80 <I2C_IsErrorOccurred+0x1bc>)
 8004a4a:	400b      	ands	r3, r1
 8004a4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004a72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3728      	adds	r7, #40	@ 0x28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	fe00e800 	.word	0xfe00e800

08004a84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	607b      	str	r3, [r7, #4]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	817b      	strh	r3, [r7, #10]
 8004a92:	4613      	mov	r3, r2
 8004a94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a96:	897b      	ldrh	r3, [r7, #10]
 8004a98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a9c:	7a7b      	ldrb	r3, [r7, #9]
 8004a9e:	041b      	lsls	r3, r3, #16
 8004aa0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aa4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ab2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	6a3b      	ldr	r3, [r7, #32]
 8004abc:	0d5b      	lsrs	r3, r3, #21
 8004abe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004ac2:	4b08      	ldr	r3, [pc, #32]	@ (8004ae4 <I2C_TransferConfig+0x60>)
 8004ac4:	430b      	orrs	r3, r1
 8004ac6:	43db      	mvns	r3, r3
 8004ac8:	ea02 0103 	and.w	r1, r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	03ff63ff 	.word	0x03ff63ff

08004ae8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	460b      	mov	r3, r1
 8004af2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004af8:	887b      	ldrh	r3, [r7, #2]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00f      	beq.n	8004b22 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004b08:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b16:	2b28      	cmp	r3, #40	@ 0x28
 8004b18:	d003      	beq.n	8004b22 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004b20:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004b22:	887b      	ldrh	r3, [r7, #2]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00f      	beq.n	8004b4c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004b32:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b40:	2b28      	cmp	r3, #40	@ 0x28
 8004b42:	d003      	beq.n	8004b4c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004b4a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	da03      	bge.n	8004b5c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004b5a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004b5c:	887b      	ldrh	r3, [r7, #2]
 8004b5e:	2b10      	cmp	r3, #16
 8004b60:	d103      	bne.n	8004b6a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004b68:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004b6a:	887b      	ldrh	r3, [r7, #2]
 8004b6c:	2b20      	cmp	r3, #32
 8004b6e:	d103      	bne.n	8004b78 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f043 0320 	orr.w	r3, r3, #32
 8004b76:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004b78:	887b      	ldrh	r3, [r7, #2]
 8004b7a:	2b40      	cmp	r3, #64	@ 0x40
 8004b7c:	d103      	bne.n	8004b86 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b84:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6819      	ldr	r1, [r3, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	43da      	mvns	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	400a      	ands	r2, r1
 8004b96:	601a      	str	r2, [r3, #0]
}
 8004b98:	bf00      	nop
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b20      	cmp	r3, #32
 8004bb8:	d138      	bne.n	8004c2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d101      	bne.n	8004bc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	e032      	b.n	8004c2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2224      	movs	r2, #36	@ 0x24
 8004bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 0201 	bic.w	r2, r2, #1
 8004be6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004bf6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6819      	ldr	r1, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	e000      	b.n	8004c2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c2c:	2302      	movs	r3, #2
  }
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b085      	sub	sp, #20
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
 8004c42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	d139      	bne.n	8004cc4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d101      	bne.n	8004c5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	e033      	b.n	8004cc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2224      	movs	r2, #36	@ 0x24
 8004c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0201 	bic.w	r2, r2, #1
 8004c7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004c8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	021b      	lsls	r3, r3, #8
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	e000      	b.n	8004cc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004cc4:	2302      	movs	r3, #2
  }
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3714      	adds	r7, #20
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b086      	sub	sp, #24
 8004cd6:	af02      	add	r7, sp, #8
 8004cd8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e108      	b.n	8004ef6 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d106      	bne.n	8004d04 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f7fd fc6a 	bl	80025d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2203      	movs	r2, #3
 8004d08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d12:	d102      	bne.n	8004d1a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f004 f9ee 	bl	8009100 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6818      	ldr	r0, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	7c1a      	ldrb	r2, [r3, #16]
 8004d2c:	f88d 2000 	strb.w	r2, [sp]
 8004d30:	3304      	adds	r3, #4
 8004d32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d34:	f004 f98a 	bl	800904c <USB_CoreInit>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d005      	beq.n	8004d4a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2202      	movs	r2, #2
 8004d42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e0d5      	b.n	8004ef6 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2100      	movs	r1, #0
 8004d50:	4618      	mov	r0, r3
 8004d52:	f004 f9e6 	bl	8009122 <USB_SetCurrentMode>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d005      	beq.n	8004d68 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e0c6      	b.n	8004ef6 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d68:	2300      	movs	r3, #0
 8004d6a:	73fb      	strb	r3, [r7, #15]
 8004d6c:	e04a      	b.n	8004e04 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004d6e:	7bfa      	ldrb	r2, [r7, #15]
 8004d70:	6879      	ldr	r1, [r7, #4]
 8004d72:	4613      	mov	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	440b      	add	r3, r1
 8004d7c:	3315      	adds	r3, #21
 8004d7e:	2201      	movs	r2, #1
 8004d80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004d82:	7bfa      	ldrb	r2, [r7, #15]
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	4613      	mov	r3, r2
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	4413      	add	r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	440b      	add	r3, r1
 8004d90:	3314      	adds	r3, #20
 8004d92:	7bfa      	ldrb	r2, [r7, #15]
 8004d94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d96:	7bfa      	ldrb	r2, [r7, #15]
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
 8004d9a:	b298      	uxth	r0, r3
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	00db      	lsls	r3, r3, #3
 8004da2:	4413      	add	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	440b      	add	r3, r1
 8004da8:	332e      	adds	r3, #46	@ 0x2e
 8004daa:	4602      	mov	r2, r0
 8004dac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004dae:	7bfa      	ldrb	r2, [r7, #15]
 8004db0:	6879      	ldr	r1, [r7, #4]
 8004db2:	4613      	mov	r3, r2
 8004db4:	00db      	lsls	r3, r3, #3
 8004db6:	4413      	add	r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	440b      	add	r3, r1
 8004dbc:	3318      	adds	r3, #24
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004dc2:	7bfa      	ldrb	r2, [r7, #15]
 8004dc4:	6879      	ldr	r1, [r7, #4]
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	4413      	add	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	440b      	add	r3, r1
 8004dd0:	331c      	adds	r3, #28
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004dd6:	7bfa      	ldrb	r2, [r7, #15]
 8004dd8:	6879      	ldr	r1, [r7, #4]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	00db      	lsls	r3, r3, #3
 8004dde:	4413      	add	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	440b      	add	r3, r1
 8004de4:	3320      	adds	r3, #32
 8004de6:	2200      	movs	r2, #0
 8004de8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004dea:	7bfa      	ldrb	r2, [r7, #15]
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	4613      	mov	r3, r2
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	4413      	add	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	440b      	add	r3, r1
 8004df8:	3324      	adds	r3, #36	@ 0x24
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dfe:	7bfb      	ldrb	r3, [r7, #15]
 8004e00:	3301      	adds	r3, #1
 8004e02:	73fb      	strb	r3, [r7, #15]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	791b      	ldrb	r3, [r3, #4]
 8004e08:	7bfa      	ldrb	r2, [r7, #15]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d3af      	bcc.n	8004d6e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e0e:	2300      	movs	r3, #0
 8004e10:	73fb      	strb	r3, [r7, #15]
 8004e12:	e044      	b.n	8004e9e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004e14:	7bfa      	ldrb	r2, [r7, #15]
 8004e16:	6879      	ldr	r1, [r7, #4]
 8004e18:	4613      	mov	r3, r2
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	4413      	add	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	440b      	add	r3, r1
 8004e22:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004e26:	2200      	movs	r2, #0
 8004e28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004e2a:	7bfa      	ldrb	r2, [r7, #15]
 8004e2c:	6879      	ldr	r1, [r7, #4]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	00db      	lsls	r3, r3, #3
 8004e32:	4413      	add	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	440b      	add	r3, r1
 8004e38:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004e3c:	7bfa      	ldrb	r2, [r7, #15]
 8004e3e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e40:	7bfa      	ldrb	r2, [r7, #15]
 8004e42:	6879      	ldr	r1, [r7, #4]
 8004e44:	4613      	mov	r3, r2
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	4413      	add	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	440b      	add	r3, r1
 8004e4e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e52:	2200      	movs	r2, #0
 8004e54:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e56:	7bfa      	ldrb	r2, [r7, #15]
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	00db      	lsls	r3, r3, #3
 8004e5e:	4413      	add	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	440b      	add	r3, r1
 8004e64:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004e68:	2200      	movs	r2, #0
 8004e6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e6c:	7bfa      	ldrb	r2, [r7, #15]
 8004e6e:	6879      	ldr	r1, [r7, #4]
 8004e70:	4613      	mov	r3, r2
 8004e72:	00db      	lsls	r3, r3, #3
 8004e74:	4413      	add	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	440b      	add	r3, r1
 8004e7a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004e7e:	2200      	movs	r2, #0
 8004e80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e82:	7bfa      	ldrb	r2, [r7, #15]
 8004e84:	6879      	ldr	r1, [r7, #4]
 8004e86:	4613      	mov	r3, r2
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	4413      	add	r3, r2
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	440b      	add	r3, r1
 8004e90:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e98:	7bfb      	ldrb	r3, [r7, #15]
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	73fb      	strb	r3, [r7, #15]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	791b      	ldrb	r3, [r3, #4]
 8004ea2:	7bfa      	ldrb	r2, [r7, #15]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d3b5      	bcc.n	8004e14 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6818      	ldr	r0, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	7c1a      	ldrb	r2, [r3, #16]
 8004eb0:	f88d 2000 	strb.w	r2, [sp]
 8004eb4:	3304      	adds	r3, #4
 8004eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004eb8:	f004 f980 	bl	80091bc <USB_DevInit>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d005      	beq.n	8004ece <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2202      	movs	r2, #2
 8004ec6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e013      	b.n	8004ef6 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	7b1b      	ldrb	r3, [r3, #12]
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d102      	bne.n	8004eea <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 f80b 	bl	8004f00 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f004 fb3b 	bl	800956a <USB_DevDisconnect>

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
	...

08004f00 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004f2e:	4b05      	ldr	r3, [pc, #20]	@ (8004f44 <HAL_PCDEx_ActivateLPM+0x44>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3714      	adds	r7, #20
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	10000003 	.word	0x10000003

08004f48 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f4c:	4b05      	ldr	r3, [pc, #20]	@ (8004f64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a04      	ldr	r2, [pc, #16]	@ (8004f64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f56:	6013      	str	r3, [r2, #0]
}
 8004f58:	bf00      	nop
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	40007000 	.word	0x40007000

08004f68 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004f72:	4b23      	ldr	r3, [pc, #140]	@ (8005000 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f76:	4a22      	ldr	r2, [pc, #136]	@ (8005000 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f7e:	4b20      	ldr	r3, [pc, #128]	@ (8005000 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f86:	603b      	str	r3, [r7, #0]
 8004f88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8005004 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8005004 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f94:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f96:	f7fd fd4d 	bl	8002a34 <HAL_GetTick>
 8004f9a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004f9c:	e009      	b.n	8004fb2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004f9e:	f7fd fd49 	bl	8002a34 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fac:	d901      	bls.n	8004fb2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e022      	b.n	8004ff8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004fb2:	4b14      	ldr	r3, [pc, #80]	@ (8005004 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fbe:	d1ee      	bne.n	8004f9e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004fc0:	4b10      	ldr	r3, [pc, #64]	@ (8005004 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a0f      	ldr	r2, [pc, #60]	@ (8005004 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fcc:	f7fd fd32 	bl	8002a34 <HAL_GetTick>
 8004fd0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004fd2:	e009      	b.n	8004fe8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004fd4:	f7fd fd2e 	bl	8002a34 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fe2:	d901      	bls.n	8004fe8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e007      	b.n	8004ff8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004fe8:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ff0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ff4:	d1ee      	bne.n	8004fd4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3708      	adds	r7, #8
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40023800 	.word	0x40023800
 8005004:	40007000 	.word	0x40007000

08005008 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005010:	2300      	movs	r3, #0
 8005012:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e29b      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 8087 	beq.w	800513a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800502c:	4b96      	ldr	r3, [pc, #600]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 030c 	and.w	r3, r3, #12
 8005034:	2b04      	cmp	r3, #4
 8005036:	d00c      	beq.n	8005052 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005038:	4b93      	ldr	r3, [pc, #588]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f003 030c 	and.w	r3, r3, #12
 8005040:	2b08      	cmp	r3, #8
 8005042:	d112      	bne.n	800506a <HAL_RCC_OscConfig+0x62>
 8005044:	4b90      	ldr	r3, [pc, #576]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800504c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005050:	d10b      	bne.n	800506a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005052:	4b8d      	ldr	r3, [pc, #564]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d06c      	beq.n	8005138 <HAL_RCC_OscConfig+0x130>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d168      	bne.n	8005138 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e275      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005072:	d106      	bne.n	8005082 <HAL_RCC_OscConfig+0x7a>
 8005074:	4b84      	ldr	r3, [pc, #528]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a83      	ldr	r2, [pc, #524]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 800507a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800507e:	6013      	str	r3, [r2, #0]
 8005080:	e02e      	b.n	80050e0 <HAL_RCC_OscConfig+0xd8>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d10c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x9c>
 800508a:	4b7f      	ldr	r3, [pc, #508]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a7e      	ldr	r2, [pc, #504]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005090:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005094:	6013      	str	r3, [r2, #0]
 8005096:	4b7c      	ldr	r3, [pc, #496]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a7b      	ldr	r2, [pc, #492]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 800509c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	e01d      	b.n	80050e0 <HAL_RCC_OscConfig+0xd8>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050ac:	d10c      	bne.n	80050c8 <HAL_RCC_OscConfig+0xc0>
 80050ae:	4b76      	ldr	r3, [pc, #472]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a75      	ldr	r2, [pc, #468]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	4b73      	ldr	r3, [pc, #460]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a72      	ldr	r2, [pc, #456]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	e00b      	b.n	80050e0 <HAL_RCC_OscConfig+0xd8>
 80050c8:	4b6f      	ldr	r3, [pc, #444]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a6e      	ldr	r2, [pc, #440]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050d2:	6013      	str	r3, [r2, #0]
 80050d4:	4b6c      	ldr	r3, [pc, #432]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a6b      	ldr	r2, [pc, #428]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80050da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d013      	beq.n	8005110 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e8:	f7fd fca4 	bl	8002a34 <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050f0:	f7fd fca0 	bl	8002a34 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b64      	cmp	r3, #100	@ 0x64
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e229      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005102:	4b61      	ldr	r3, [pc, #388]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0f0      	beq.n	80050f0 <HAL_RCC_OscConfig+0xe8>
 800510e:	e014      	b.n	800513a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005110:	f7fd fc90 	bl	8002a34 <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005116:	e008      	b.n	800512a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005118:	f7fd fc8c 	bl	8002a34 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b64      	cmp	r3, #100	@ 0x64
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e215      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800512a:	4b57      	ldr	r3, [pc, #348]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1f0      	bne.n	8005118 <HAL_RCC_OscConfig+0x110>
 8005136:	e000      	b.n	800513a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d069      	beq.n	800521a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005146:	4b50      	ldr	r3, [pc, #320]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 030c 	and.w	r3, r3, #12
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005152:	4b4d      	ldr	r3, [pc, #308]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 030c 	and.w	r3, r3, #12
 800515a:	2b08      	cmp	r3, #8
 800515c:	d11c      	bne.n	8005198 <HAL_RCC_OscConfig+0x190>
 800515e:	4b4a      	ldr	r3, [pc, #296]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d116      	bne.n	8005198 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800516a:	4b47      	ldr	r3, [pc, #284]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d005      	beq.n	8005182 <HAL_RCC_OscConfig+0x17a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d001      	beq.n	8005182 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e1e9      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005182:	4b41      	ldr	r3, [pc, #260]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	493d      	ldr	r1, [pc, #244]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005192:	4313      	orrs	r3, r2
 8005194:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005196:	e040      	b.n	800521a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d023      	beq.n	80051e8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051a0:	4b39      	ldr	r3, [pc, #228]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a38      	ldr	r2, [pc, #224]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80051a6:	f043 0301 	orr.w	r3, r3, #1
 80051aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ac:	f7fd fc42 	bl	8002a34 <HAL_GetTick>
 80051b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051b2:	e008      	b.n	80051c6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051b4:	f7fd fc3e 	bl	8002a34 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e1c7      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c6:	4b30      	ldr	r3, [pc, #192]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d0f0      	beq.n	80051b4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051d2:	4b2d      	ldr	r3, [pc, #180]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	4929      	ldr	r1, [pc, #164]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	600b      	str	r3, [r1, #0]
 80051e6:	e018      	b.n	800521a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051e8:	4b27      	ldr	r3, [pc, #156]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a26      	ldr	r2, [pc, #152]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 80051ee:	f023 0301 	bic.w	r3, r3, #1
 80051f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f4:	f7fd fc1e 	bl	8002a34 <HAL_GetTick>
 80051f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051fa:	e008      	b.n	800520e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051fc:	f7fd fc1a 	bl	8002a34 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d901      	bls.n	800520e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e1a3      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800520e:	4b1e      	ldr	r3, [pc, #120]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0302 	and.w	r3, r3, #2
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1f0      	bne.n	80051fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d038      	beq.n	8005298 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d019      	beq.n	8005262 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800522e:	4b16      	ldr	r3, [pc, #88]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005232:	4a15      	ldr	r2, [pc, #84]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005234:	f043 0301 	orr.w	r3, r3, #1
 8005238:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800523a:	f7fd fbfb 	bl	8002a34 <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005240:	e008      	b.n	8005254 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005242:	f7fd fbf7 	bl	8002a34 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d901      	bls.n	8005254 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e180      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005254:	4b0c      	ldr	r3, [pc, #48]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005256:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0f0      	beq.n	8005242 <HAL_RCC_OscConfig+0x23a>
 8005260:	e01a      	b.n	8005298 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005262:	4b09      	ldr	r3, [pc, #36]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005266:	4a08      	ldr	r2, [pc, #32]	@ (8005288 <HAL_RCC_OscConfig+0x280>)
 8005268:	f023 0301 	bic.w	r3, r3, #1
 800526c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800526e:	f7fd fbe1 	bl	8002a34 <HAL_GetTick>
 8005272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005274:	e00a      	b.n	800528c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005276:	f7fd fbdd 	bl	8002a34 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	2b02      	cmp	r3, #2
 8005282:	d903      	bls.n	800528c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e166      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
 8005288:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800528c:	4b92      	ldr	r3, [pc, #584]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800528e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1ee      	bne.n	8005276 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0304 	and.w	r3, r3, #4
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80a4 	beq.w	80053ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052a6:	4b8c      	ldr	r3, [pc, #560]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10d      	bne.n	80052ce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80052b2:	4b89      	ldr	r3, [pc, #548]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80052b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b6:	4a88      	ldr	r2, [pc, #544]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80052b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80052be:	4b86      	ldr	r3, [pc, #536]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80052c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052c6:	60bb      	str	r3, [r7, #8]
 80052c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052ca:	2301      	movs	r3, #1
 80052cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052ce:	4b83      	ldr	r3, [pc, #524]	@ (80054dc <HAL_RCC_OscConfig+0x4d4>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d118      	bne.n	800530c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80052da:	4b80      	ldr	r3, [pc, #512]	@ (80054dc <HAL_RCC_OscConfig+0x4d4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a7f      	ldr	r2, [pc, #508]	@ (80054dc <HAL_RCC_OscConfig+0x4d4>)
 80052e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052e6:	f7fd fba5 	bl	8002a34 <HAL_GetTick>
 80052ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052ec:	e008      	b.n	8005300 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ee:	f7fd fba1 	bl	8002a34 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b64      	cmp	r3, #100	@ 0x64
 80052fa:	d901      	bls.n	8005300 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e12a      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005300:	4b76      	ldr	r3, [pc, #472]	@ (80054dc <HAL_RCC_OscConfig+0x4d4>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005308:	2b00      	cmp	r3, #0
 800530a:	d0f0      	beq.n	80052ee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d106      	bne.n	8005322 <HAL_RCC_OscConfig+0x31a>
 8005314:	4b70      	ldr	r3, [pc, #448]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005318:	4a6f      	ldr	r2, [pc, #444]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800531a:	f043 0301 	orr.w	r3, r3, #1
 800531e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005320:	e02d      	b.n	800537e <HAL_RCC_OscConfig+0x376>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10c      	bne.n	8005344 <HAL_RCC_OscConfig+0x33c>
 800532a:	4b6b      	ldr	r3, [pc, #428]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800532c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800532e:	4a6a      	ldr	r2, [pc, #424]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005330:	f023 0301 	bic.w	r3, r3, #1
 8005334:	6713      	str	r3, [r2, #112]	@ 0x70
 8005336:	4b68      	ldr	r3, [pc, #416]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533a:	4a67      	ldr	r2, [pc, #412]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800533c:	f023 0304 	bic.w	r3, r3, #4
 8005340:	6713      	str	r3, [r2, #112]	@ 0x70
 8005342:	e01c      	b.n	800537e <HAL_RCC_OscConfig+0x376>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	2b05      	cmp	r3, #5
 800534a:	d10c      	bne.n	8005366 <HAL_RCC_OscConfig+0x35e>
 800534c:	4b62      	ldr	r3, [pc, #392]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800534e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005350:	4a61      	ldr	r2, [pc, #388]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005352:	f043 0304 	orr.w	r3, r3, #4
 8005356:	6713      	str	r3, [r2, #112]	@ 0x70
 8005358:	4b5f      	ldr	r3, [pc, #380]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800535a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800535c:	4a5e      	ldr	r2, [pc, #376]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800535e:	f043 0301 	orr.w	r3, r3, #1
 8005362:	6713      	str	r3, [r2, #112]	@ 0x70
 8005364:	e00b      	b.n	800537e <HAL_RCC_OscConfig+0x376>
 8005366:	4b5c      	ldr	r3, [pc, #368]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536a:	4a5b      	ldr	r2, [pc, #364]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800536c:	f023 0301 	bic.w	r3, r3, #1
 8005370:	6713      	str	r3, [r2, #112]	@ 0x70
 8005372:	4b59      	ldr	r3, [pc, #356]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005376:	4a58      	ldr	r2, [pc, #352]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005378:	f023 0304 	bic.w	r3, r3, #4
 800537c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d015      	beq.n	80053b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005386:	f7fd fb55 	bl	8002a34 <HAL_GetTick>
 800538a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800538c:	e00a      	b.n	80053a4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800538e:	f7fd fb51 	bl	8002a34 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	f241 3288 	movw	r2, #5000	@ 0x1388
 800539c:	4293      	cmp	r3, r2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e0d8      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053a4:	4b4c      	ldr	r3, [pc, #304]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80053a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0ee      	beq.n	800538e <HAL_RCC_OscConfig+0x386>
 80053b0:	e014      	b.n	80053dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b2:	f7fd fb3f 	bl	8002a34 <HAL_GetTick>
 80053b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053b8:	e00a      	b.n	80053d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ba:	f7fd fb3b 	bl	8002a34 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e0c2      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053d0:	4b41      	ldr	r3, [pc, #260]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80053d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1ee      	bne.n	80053ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053dc:	7dfb      	ldrb	r3, [r7, #23]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d105      	bne.n	80053ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053e2:	4b3d      	ldr	r3, [pc, #244]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80053e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e6:	4a3c      	ldr	r2, [pc, #240]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80053e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053ec:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 80ae 	beq.w	8005554 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053f8:	4b37      	ldr	r3, [pc, #220]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f003 030c 	and.w	r3, r3, #12
 8005400:	2b08      	cmp	r3, #8
 8005402:	d06d      	beq.n	80054e0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	2b02      	cmp	r3, #2
 800540a:	d14b      	bne.n	80054a4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800540c:	4b32      	ldr	r3, [pc, #200]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a31      	ldr	r2, [pc, #196]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005412:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005416:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005418:	f7fd fb0c 	bl	8002a34 <HAL_GetTick>
 800541c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800541e:	e008      	b.n	8005432 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005420:	f7fd fb08 	bl	8002a34 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e091      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005432:	4b29      	ldr	r3, [pc, #164]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1f0      	bne.n	8005420 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	69da      	ldr	r2, [r3, #28]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544c:	019b      	lsls	r3, r3, #6
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005454:	085b      	lsrs	r3, r3, #1
 8005456:	3b01      	subs	r3, #1
 8005458:	041b      	lsls	r3, r3, #16
 800545a:	431a      	orrs	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005460:	061b      	lsls	r3, r3, #24
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005468:	071b      	lsls	r3, r3, #28
 800546a:	491b      	ldr	r1, [pc, #108]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 800546c:	4313      	orrs	r3, r2
 800546e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005470:	4b19      	ldr	r3, [pc, #100]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a18      	ldr	r2, [pc, #96]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005476:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800547a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800547c:	f7fd fada 	bl	8002a34 <HAL_GetTick>
 8005480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005482:	e008      	b.n	8005496 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005484:	f7fd fad6 	bl	8002a34 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b02      	cmp	r3, #2
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e05f      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005496:	4b10      	ldr	r3, [pc, #64]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d0f0      	beq.n	8005484 <HAL_RCC_OscConfig+0x47c>
 80054a2:	e057      	b.n	8005554 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a4:	4b0c      	ldr	r3, [pc, #48]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a0b      	ldr	r2, [pc, #44]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80054aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b0:	f7fd fac0 	bl	8002a34 <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054b8:	f7fd fabc 	bl	8002a34 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e045      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ca:	4b03      	ldr	r3, [pc, #12]	@ (80054d8 <HAL_RCC_OscConfig+0x4d0>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1f0      	bne.n	80054b8 <HAL_RCC_OscConfig+0x4b0>
 80054d6:	e03d      	b.n	8005554 <HAL_RCC_OscConfig+0x54c>
 80054d8:	40023800 	.word	0x40023800
 80054dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80054e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005560 <HAL_RCC_OscConfig+0x558>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d030      	beq.n	8005550 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d129      	bne.n	8005550 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005506:	429a      	cmp	r2, r3
 8005508:	d122      	bne.n	8005550 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005510:	4013      	ands	r3, r2
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005516:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005518:	4293      	cmp	r3, r2
 800551a:	d119      	bne.n	8005550 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	085b      	lsrs	r3, r3, #1
 8005528:	3b01      	subs	r3, #1
 800552a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800552c:	429a      	cmp	r2, r3
 800552e:	d10f      	bne.n	8005550 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800553c:	429a      	cmp	r2, r3
 800553e:	d107      	bne.n	8005550 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800554c:	429a      	cmp	r2, r3
 800554e:	d001      	beq.n	8005554 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e000      	b.n	8005556 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3718      	adds	r7, #24
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	40023800 	.word	0x40023800

08005564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800556e:	2300      	movs	r3, #0
 8005570:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e0d0      	b.n	800571e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800557c:	4b6a      	ldr	r3, [pc, #424]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 030f 	and.w	r3, r3, #15
 8005584:	683a      	ldr	r2, [r7, #0]
 8005586:	429a      	cmp	r2, r3
 8005588:	d910      	bls.n	80055ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800558a:	4b67      	ldr	r3, [pc, #412]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f023 020f 	bic.w	r2, r3, #15
 8005592:	4965      	ldr	r1, [pc, #404]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	4313      	orrs	r3, r2
 8005598:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800559a:	4b63      	ldr	r3, [pc, #396]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 030f 	and.w	r3, r3, #15
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d001      	beq.n	80055ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e0b8      	b.n	800571e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0302 	and.w	r3, r3, #2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d020      	beq.n	80055fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0304 	and.w	r3, r3, #4
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d005      	beq.n	80055d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055c4:	4b59      	ldr	r3, [pc, #356]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	4a58      	ldr	r2, [pc, #352]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80055ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80055ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0308 	and.w	r3, r3, #8
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d005      	beq.n	80055e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055dc:	4b53      	ldr	r3, [pc, #332]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	4a52      	ldr	r2, [pc, #328]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80055e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055e8:	4b50      	ldr	r3, [pc, #320]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	494d      	ldr	r1, [pc, #308]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d040      	beq.n	8005688 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d107      	bne.n	800561e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560e:	4b47      	ldr	r3, [pc, #284]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d115      	bne.n	8005646 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e07f      	b.n	800571e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	2b02      	cmp	r3, #2
 8005624:	d107      	bne.n	8005636 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005626:	4b41      	ldr	r3, [pc, #260]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d109      	bne.n	8005646 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e073      	b.n	800571e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005636:	4b3d      	ldr	r3, [pc, #244]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e06b      	b.n	800571e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005646:	4b39      	ldr	r3, [pc, #228]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f023 0203 	bic.w	r2, r3, #3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	4936      	ldr	r1, [pc, #216]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005654:	4313      	orrs	r3, r2
 8005656:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005658:	f7fd f9ec 	bl	8002a34 <HAL_GetTick>
 800565c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800565e:	e00a      	b.n	8005676 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005660:	f7fd f9e8 	bl	8002a34 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566e:	4293      	cmp	r3, r2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e053      	b.n	800571e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005676:	4b2d      	ldr	r3, [pc, #180]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f003 020c 	and.w	r2, r3, #12
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	429a      	cmp	r2, r3
 8005686:	d1eb      	bne.n	8005660 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005688:	4b27      	ldr	r3, [pc, #156]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 030f 	and.w	r3, r3, #15
 8005690:	683a      	ldr	r2, [r7, #0]
 8005692:	429a      	cmp	r2, r3
 8005694:	d210      	bcs.n	80056b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005696:	4b24      	ldr	r3, [pc, #144]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f023 020f 	bic.w	r2, r3, #15
 800569e:	4922      	ldr	r1, [pc, #136]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a6:	4b20      	ldr	r3, [pc, #128]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 030f 	and.w	r3, r3, #15
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d001      	beq.n	80056b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e032      	b.n	800571e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0304 	and.w	r3, r3, #4
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d008      	beq.n	80056d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056c4:	4b19      	ldr	r3, [pc, #100]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	4916      	ldr	r1, [pc, #88]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0308 	and.w	r3, r3, #8
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d009      	beq.n	80056f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80056e2:	4b12      	ldr	r3, [pc, #72]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	00db      	lsls	r3, r3, #3
 80056f0:	490e      	ldr	r1, [pc, #56]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056f6:	f000 f821 	bl	800573c <HAL_RCC_GetSysClockFreq>
 80056fa:	4602      	mov	r2, r0
 80056fc:	4b0b      	ldr	r3, [pc, #44]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	091b      	lsrs	r3, r3, #4
 8005702:	f003 030f 	and.w	r3, r3, #15
 8005706:	490a      	ldr	r1, [pc, #40]	@ (8005730 <HAL_RCC_ClockConfig+0x1cc>)
 8005708:	5ccb      	ldrb	r3, [r1, r3]
 800570a:	fa22 f303 	lsr.w	r3, r2, r3
 800570e:	4a09      	ldr	r2, [pc, #36]	@ (8005734 <HAL_RCC_ClockConfig+0x1d0>)
 8005710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005712:	4b09      	ldr	r3, [pc, #36]	@ (8005738 <HAL_RCC_ClockConfig+0x1d4>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4618      	mov	r0, r3
 8005718:	f7fd f948 	bl	80029ac <HAL_InitTick>

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	40023c00 	.word	0x40023c00
 800572c:	40023800 	.word	0x40023800
 8005730:	0800c24c 	.word	0x0800c24c
 8005734:	20000058 	.word	0x20000058
 8005738:	2000005c 	.word	0x2000005c

0800573c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800573c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005740:	b094      	sub	sp, #80	@ 0x50
 8005742:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005744:	2300      	movs	r3, #0
 8005746:	647b      	str	r3, [r7, #68]	@ 0x44
 8005748:	2300      	movs	r3, #0
 800574a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800574c:	2300      	movs	r3, #0
 800574e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005750:	2300      	movs	r3, #0
 8005752:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005754:	4b79      	ldr	r3, [pc, #484]	@ (800593c <HAL_RCC_GetSysClockFreq+0x200>)
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f003 030c 	and.w	r3, r3, #12
 800575c:	2b08      	cmp	r3, #8
 800575e:	d00d      	beq.n	800577c <HAL_RCC_GetSysClockFreq+0x40>
 8005760:	2b08      	cmp	r3, #8
 8005762:	f200 80e1 	bhi.w	8005928 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <HAL_RCC_GetSysClockFreq+0x34>
 800576a:	2b04      	cmp	r3, #4
 800576c:	d003      	beq.n	8005776 <HAL_RCC_GetSysClockFreq+0x3a>
 800576e:	e0db      	b.n	8005928 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005770:	4b73      	ldr	r3, [pc, #460]	@ (8005940 <HAL_RCC_GetSysClockFreq+0x204>)
 8005772:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005774:	e0db      	b.n	800592e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005776:	4b73      	ldr	r3, [pc, #460]	@ (8005944 <HAL_RCC_GetSysClockFreq+0x208>)
 8005778:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800577a:	e0d8      	b.n	800592e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800577c:	4b6f      	ldr	r3, [pc, #444]	@ (800593c <HAL_RCC_GetSysClockFreq+0x200>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005784:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005786:	4b6d      	ldr	r3, [pc, #436]	@ (800593c <HAL_RCC_GetSysClockFreq+0x200>)
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d063      	beq.n	800585a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005792:	4b6a      	ldr	r3, [pc, #424]	@ (800593c <HAL_RCC_GetSysClockFreq+0x200>)
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	099b      	lsrs	r3, r3, #6
 8005798:	2200      	movs	r2, #0
 800579a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800579c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800579e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80057a6:	2300      	movs	r3, #0
 80057a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80057aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80057ae:	4622      	mov	r2, r4
 80057b0:	462b      	mov	r3, r5
 80057b2:	f04f 0000 	mov.w	r0, #0
 80057b6:	f04f 0100 	mov.w	r1, #0
 80057ba:	0159      	lsls	r1, r3, #5
 80057bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057c0:	0150      	lsls	r0, r2, #5
 80057c2:	4602      	mov	r2, r0
 80057c4:	460b      	mov	r3, r1
 80057c6:	4621      	mov	r1, r4
 80057c8:	1a51      	subs	r1, r2, r1
 80057ca:	6139      	str	r1, [r7, #16]
 80057cc:	4629      	mov	r1, r5
 80057ce:	eb63 0301 	sbc.w	r3, r3, r1
 80057d2:	617b      	str	r3, [r7, #20]
 80057d4:	f04f 0200 	mov.w	r2, #0
 80057d8:	f04f 0300 	mov.w	r3, #0
 80057dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057e0:	4659      	mov	r1, fp
 80057e2:	018b      	lsls	r3, r1, #6
 80057e4:	4651      	mov	r1, sl
 80057e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057ea:	4651      	mov	r1, sl
 80057ec:	018a      	lsls	r2, r1, #6
 80057ee:	4651      	mov	r1, sl
 80057f0:	ebb2 0801 	subs.w	r8, r2, r1
 80057f4:	4659      	mov	r1, fp
 80057f6:	eb63 0901 	sbc.w	r9, r3, r1
 80057fa:	f04f 0200 	mov.w	r2, #0
 80057fe:	f04f 0300 	mov.w	r3, #0
 8005802:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005806:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800580a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800580e:	4690      	mov	r8, r2
 8005810:	4699      	mov	r9, r3
 8005812:	4623      	mov	r3, r4
 8005814:	eb18 0303 	adds.w	r3, r8, r3
 8005818:	60bb      	str	r3, [r7, #8]
 800581a:	462b      	mov	r3, r5
 800581c:	eb49 0303 	adc.w	r3, r9, r3
 8005820:	60fb      	str	r3, [r7, #12]
 8005822:	f04f 0200 	mov.w	r2, #0
 8005826:	f04f 0300 	mov.w	r3, #0
 800582a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800582e:	4629      	mov	r1, r5
 8005830:	024b      	lsls	r3, r1, #9
 8005832:	4621      	mov	r1, r4
 8005834:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005838:	4621      	mov	r1, r4
 800583a:	024a      	lsls	r2, r1, #9
 800583c:	4610      	mov	r0, r2
 800583e:	4619      	mov	r1, r3
 8005840:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005842:	2200      	movs	r2, #0
 8005844:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005846:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005848:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800584c:	f7fa fd50 	bl	80002f0 <__aeabi_uldivmod>
 8005850:	4602      	mov	r2, r0
 8005852:	460b      	mov	r3, r1
 8005854:	4613      	mov	r3, r2
 8005856:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005858:	e058      	b.n	800590c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800585a:	4b38      	ldr	r3, [pc, #224]	@ (800593c <HAL_RCC_GetSysClockFreq+0x200>)
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	099b      	lsrs	r3, r3, #6
 8005860:	2200      	movs	r2, #0
 8005862:	4618      	mov	r0, r3
 8005864:	4611      	mov	r1, r2
 8005866:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800586a:	623b      	str	r3, [r7, #32]
 800586c:	2300      	movs	r3, #0
 800586e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005870:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005874:	4642      	mov	r2, r8
 8005876:	464b      	mov	r3, r9
 8005878:	f04f 0000 	mov.w	r0, #0
 800587c:	f04f 0100 	mov.w	r1, #0
 8005880:	0159      	lsls	r1, r3, #5
 8005882:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005886:	0150      	lsls	r0, r2, #5
 8005888:	4602      	mov	r2, r0
 800588a:	460b      	mov	r3, r1
 800588c:	4641      	mov	r1, r8
 800588e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005892:	4649      	mov	r1, r9
 8005894:	eb63 0b01 	sbc.w	fp, r3, r1
 8005898:	f04f 0200 	mov.w	r2, #0
 800589c:	f04f 0300 	mov.w	r3, #0
 80058a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80058a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80058a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058ac:	ebb2 040a 	subs.w	r4, r2, sl
 80058b0:	eb63 050b 	sbc.w	r5, r3, fp
 80058b4:	f04f 0200 	mov.w	r2, #0
 80058b8:	f04f 0300 	mov.w	r3, #0
 80058bc:	00eb      	lsls	r3, r5, #3
 80058be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058c2:	00e2      	lsls	r2, r4, #3
 80058c4:	4614      	mov	r4, r2
 80058c6:	461d      	mov	r5, r3
 80058c8:	4643      	mov	r3, r8
 80058ca:	18e3      	adds	r3, r4, r3
 80058cc:	603b      	str	r3, [r7, #0]
 80058ce:	464b      	mov	r3, r9
 80058d0:	eb45 0303 	adc.w	r3, r5, r3
 80058d4:	607b      	str	r3, [r7, #4]
 80058d6:	f04f 0200 	mov.w	r2, #0
 80058da:	f04f 0300 	mov.w	r3, #0
 80058de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058e2:	4629      	mov	r1, r5
 80058e4:	028b      	lsls	r3, r1, #10
 80058e6:	4621      	mov	r1, r4
 80058e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058ec:	4621      	mov	r1, r4
 80058ee:	028a      	lsls	r2, r1, #10
 80058f0:	4610      	mov	r0, r2
 80058f2:	4619      	mov	r1, r3
 80058f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058f6:	2200      	movs	r2, #0
 80058f8:	61bb      	str	r3, [r7, #24]
 80058fa:	61fa      	str	r2, [r7, #28]
 80058fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005900:	f7fa fcf6 	bl	80002f0 <__aeabi_uldivmod>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	4613      	mov	r3, r2
 800590a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800590c:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <HAL_RCC_GetSysClockFreq+0x200>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	0c1b      	lsrs	r3, r3, #16
 8005912:	f003 0303 	and.w	r3, r3, #3
 8005916:	3301      	adds	r3, #1
 8005918:	005b      	lsls	r3, r3, #1
 800591a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800591c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800591e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005920:	fbb2 f3f3 	udiv	r3, r2, r3
 8005924:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005926:	e002      	b.n	800592e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005928:	4b05      	ldr	r3, [pc, #20]	@ (8005940 <HAL_RCC_GetSysClockFreq+0x204>)
 800592a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800592c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800592e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005930:	4618      	mov	r0, r3
 8005932:	3750      	adds	r7, #80	@ 0x50
 8005934:	46bd      	mov	sp, r7
 8005936:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800593a:	bf00      	nop
 800593c:	40023800 	.word	0x40023800
 8005940:	00f42400 	.word	0x00f42400
 8005944:	007a1200 	.word	0x007a1200

08005948 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005948:	b480      	push	{r7}
 800594a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800594c:	4b03      	ldr	r3, [pc, #12]	@ (800595c <HAL_RCC_GetHCLKFreq+0x14>)
 800594e:	681b      	ldr	r3, [r3, #0]
}
 8005950:	4618      	mov	r0, r3
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	20000058 	.word	0x20000058

08005960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005964:	f7ff fff0 	bl	8005948 <HAL_RCC_GetHCLKFreq>
 8005968:	4602      	mov	r2, r0
 800596a:	4b05      	ldr	r3, [pc, #20]	@ (8005980 <HAL_RCC_GetPCLK1Freq+0x20>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	0a9b      	lsrs	r3, r3, #10
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	4903      	ldr	r1, [pc, #12]	@ (8005984 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005976:	5ccb      	ldrb	r3, [r1, r3]
 8005978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800597c:	4618      	mov	r0, r3
 800597e:	bd80      	pop	{r7, pc}
 8005980:	40023800 	.word	0x40023800
 8005984:	0800c25c 	.word	0x0800c25c

08005988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800598c:	f7ff ffdc 	bl	8005948 <HAL_RCC_GetHCLKFreq>
 8005990:	4602      	mov	r2, r0
 8005992:	4b05      	ldr	r3, [pc, #20]	@ (80059a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	0b5b      	lsrs	r3, r3, #13
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	4903      	ldr	r1, [pc, #12]	@ (80059ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800599e:	5ccb      	ldrb	r3, [r1, r3]
 80059a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	40023800 	.word	0x40023800
 80059ac:	0800c25c 	.word	0x0800c25c

080059b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b088      	sub	sp, #32
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80059b8:	2300      	movs	r3, #0
 80059ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80059bc:	2300      	movs	r3, #0
 80059be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80059c0:	2300      	movs	r3, #0
 80059c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80059c4:	2300      	movs	r3, #0
 80059c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0301 	and.w	r3, r3, #1
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d012      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80059d8:	4b69      	ldr	r3, [pc, #420]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	4a68      	ldr	r2, [pc, #416]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80059e2:	6093      	str	r3, [r2, #8]
 80059e4:	4b66      	ldr	r3, [pc, #408]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ec:	4964      	ldr	r1, [pc, #400]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80059fa:	2301      	movs	r3, #1
 80059fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d017      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a10:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a18:	4959      	ldr	r1, [pc, #356]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a28:	d101      	bne.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005a36:	2301      	movs	r3, #1
 8005a38:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d017      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005a46:	4b4e      	ldr	r3, [pc, #312]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a4c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a54:	494a      	ldr	r1, [pc, #296]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a64:	d101      	bne.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005a66:	2301      	movs	r3, #1
 8005a68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005a72:	2301      	movs	r3, #1
 8005a74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005a82:	2301      	movs	r3, #1
 8005a84:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0320 	and.w	r3, r3, #32
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f000 808b 	beq.w	8005baa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a94:	4b3a      	ldr	r3, [pc, #232]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a98:	4a39      	ldr	r2, [pc, #228]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005aa0:	4b37      	ldr	r3, [pc, #220]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aa8:	60bb      	str	r3, [r7, #8]
 8005aaa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005aac:	4b35      	ldr	r3, [pc, #212]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a34      	ldr	r2, [pc, #208]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ab6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ab8:	f7fc ffbc 	bl	8002a34 <HAL_GetTick>
 8005abc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ac0:	f7fc ffb8 	bl	8002a34 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b64      	cmp	r3, #100	@ 0x64
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e38f      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0f0      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ade:	4b28      	ldr	r3, [pc, #160]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ae6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d035      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d02e      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005afc:	4b20      	ldr	r3, [pc, #128]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b06:	4b1e      	ldr	r3, [pc, #120]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b10:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b12:	4b1b      	ldr	r3, [pc, #108]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b16:	4a1a      	ldr	r2, [pc, #104]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b1c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005b1e:	4a18      	ldr	r2, [pc, #96]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005b24:	4b16      	ldr	r3, [pc, #88]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d114      	bne.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b30:	f7fc ff80 	bl	8002a34 <HAL_GetTick>
 8005b34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b36:	e00a      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b38:	f7fc ff7c 	bl	8002a34 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d901      	bls.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e351      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d0ee      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b66:	d111      	bne.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005b68:	4b05      	ldr	r3, [pc, #20]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005b74:	4b04      	ldr	r3, [pc, #16]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005b76:	400b      	ands	r3, r1
 8005b78:	4901      	ldr	r1, [pc, #4]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	608b      	str	r3, [r1, #8]
 8005b7e:	e00b      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005b80:	40023800 	.word	0x40023800
 8005b84:	40007000 	.word	0x40007000
 8005b88:	0ffffcff 	.word	0x0ffffcff
 8005b8c:	4bac      	ldr	r3, [pc, #688]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	4aab      	ldr	r2, [pc, #684]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b92:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005b96:	6093      	str	r3, [r2, #8]
 8005b98:	4ba9      	ldr	r3, [pc, #676]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ba4:	49a6      	ldr	r1, [pc, #664]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d010      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005bb6:	4ba2      	ldr	r3, [pc, #648]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bbc:	4aa0      	ldr	r2, [pc, #640]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005bc6:	4b9e      	ldr	r3, [pc, #632]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bc8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd0:	499b      	ldr	r1, [pc, #620]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00a      	beq.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005be4:	4b96      	ldr	r3, [pc, #600]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bf2:	4993      	ldr	r1, [pc, #588]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00a      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c06:	4b8e      	ldr	r3, [pc, #568]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c14:	498a      	ldr	r1, [pc, #552]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00a      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c28:	4b85      	ldr	r3, [pc, #532]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c36:	4982      	ldr	r1, [pc, #520]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00a      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c4a:	4b7d      	ldr	r3, [pc, #500]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c58:	4979      	ldr	r1, [pc, #484]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d00a      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c6c:	4b74      	ldr	r3, [pc, #464]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c72:	f023 0203 	bic.w	r2, r3, #3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7a:	4971      	ldr	r1, [pc, #452]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00a      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c8e:	4b6c      	ldr	r3, [pc, #432]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c94:	f023 020c 	bic.w	r2, r3, #12
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c9c:	4968      	ldr	r1, [pc, #416]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00a      	beq.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cb0:	4b63      	ldr	r3, [pc, #396]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cb6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cbe:	4960      	ldr	r1, [pc, #384]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00a      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005cd2:	4b5b      	ldr	r3, [pc, #364]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ce0:	4957      	ldr	r1, [pc, #348]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d00a      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005cf4:	4b52      	ldr	r3, [pc, #328]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cfa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d02:	494f      	ldr	r1, [pc, #316]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d04:	4313      	orrs	r3, r2
 8005d06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00a      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005d16:	4b4a      	ldr	r3, [pc, #296]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d1c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d24:	4946      	ldr	r1, [pc, #280]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00a      	beq.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005d38:	4b41      	ldr	r3, [pc, #260]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d3e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d46:	493e      	ldr	r1, [pc, #248]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d00a      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005d5a:	4b39      	ldr	r3, [pc, #228]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d60:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d68:	4935      	ldr	r1, [pc, #212]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00a      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005d7c:	4b30      	ldr	r3, [pc, #192]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d82:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d8a:	492d      	ldr	r1, [pc, #180]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d011      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005d9e:	4b28      	ldr	r3, [pc, #160]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dac:	4924      	ldr	r1, [pc, #144]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005db8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dbc:	d101      	bne.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0308 	and.w	r3, r3, #8
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dde:	4b18      	ldr	r3, [pc, #96]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005de4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dec:	4914      	ldr	r1, [pc, #80]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00b      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005e00:	4b0f      	ldr	r3, [pc, #60]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e06:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e10:	490b      	ldr	r1, [pc, #44]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00f      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005e24:	4b06      	ldr	r3, [pc, #24]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e2a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e34:	4902      	ldr	r1, [pc, #8]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005e3c:	e002      	b.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005e3e:	bf00      	nop
 8005e40:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00b      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005e50:	4b8a      	ldr	r3, [pc, #552]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e56:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e60:	4986      	ldr	r1, [pc, #536]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00b      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005e74:	4b81      	ldr	r3, [pc, #516]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e7a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e84:	497d      	ldr	r1, [pc, #500]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d006      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	f000 80d6 	beq.w	800604c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005ea0:	4b76      	ldr	r3, [pc, #472]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a75      	ldr	r2, [pc, #468]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ea6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005eaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eac:	f7fc fdc2 	bl	8002a34 <HAL_GetTick>
 8005eb0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005eb4:	f7fc fdbe 	bl	8002a34 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b64      	cmp	r3, #100	@ 0x64
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e195      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ec6:	4b6d      	ldr	r3, [pc, #436]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f0      	bne.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d021      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d11d      	bne.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005ee6:	4b65      	ldr	r3, [pc, #404]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005eec:	0c1b      	lsrs	r3, r3, #16
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ef4:	4b61      	ldr	r3, [pc, #388]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ef6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005efa:	0e1b      	lsrs	r3, r3, #24
 8005efc:	f003 030f 	and.w	r3, r3, #15
 8005f00:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	019a      	lsls	r2, r3, #6
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	041b      	lsls	r3, r3, #16
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	061b      	lsls	r3, r3, #24
 8005f12:	431a      	orrs	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	071b      	lsls	r3, r3, #28
 8005f1a:	4958      	ldr	r1, [pc, #352]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d004      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f36:	d00a      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d02e      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f4c:	d129      	bne.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f54:	0c1b      	lsrs	r3, r3, #16
 8005f56:	f003 0303 	and.w	r3, r3, #3
 8005f5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005f5c:	4b47      	ldr	r3, [pc, #284]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f62:	0f1b      	lsrs	r3, r3, #28
 8005f64:	f003 0307 	and.w	r3, r3, #7
 8005f68:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	019a      	lsls	r2, r3, #6
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	041b      	lsls	r3, r3, #16
 8005f74:	431a      	orrs	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	061b      	lsls	r3, r3, #24
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	071b      	lsls	r3, r3, #28
 8005f82:	493e      	ldr	r1, [pc, #248]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005f8a:	4b3c      	ldr	r3, [pc, #240]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f90:	f023 021f 	bic.w	r2, r3, #31
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	4938      	ldr	r1, [pc, #224]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d01d      	beq.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005fae:	4b33      	ldr	r3, [pc, #204]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fb4:	0e1b      	lsrs	r3, r3, #24
 8005fb6:	f003 030f 	and.w	r3, r3, #15
 8005fba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005fbc:	4b2f      	ldr	r3, [pc, #188]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fc2:	0f1b      	lsrs	r3, r3, #28
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	019a      	lsls	r2, r3, #6
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	041b      	lsls	r3, r3, #16
 8005fd6:	431a      	orrs	r2, r3
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	061b      	lsls	r3, r3, #24
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	071b      	lsls	r3, r3, #28
 8005fe2:	4926      	ldr	r1, [pc, #152]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d011      	beq.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	019a      	lsls	r2, r3, #6
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	041b      	lsls	r3, r3, #16
 8006002:	431a      	orrs	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	061b      	lsls	r3, r3, #24
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	071b      	lsls	r3, r3, #28
 8006012:	491a      	ldr	r1, [pc, #104]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006014:	4313      	orrs	r3, r2
 8006016:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800601a:	4b18      	ldr	r3, [pc, #96]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a17      	ldr	r2, [pc, #92]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006020:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006024:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006026:	f7fc fd05 	bl	8002a34 <HAL_GetTick>
 800602a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800602c:	e008      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800602e:	f7fc fd01 	bl	8002a34 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	2b64      	cmp	r3, #100	@ 0x64
 800603a:	d901      	bls.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e0d8      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006040:	4b0e      	ldr	r3, [pc, #56]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0f0      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	2b01      	cmp	r3, #1
 8006050:	f040 80ce 	bne.w	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006054:	4b09      	ldr	r3, [pc, #36]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a08      	ldr	r2, [pc, #32]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800605a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800605e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006060:	f7fc fce8 	bl	8002a34 <HAL_GetTick>
 8006064:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006066:	e00b      	b.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006068:	f7fc fce4 	bl	8002a34 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b64      	cmp	r3, #100	@ 0x64
 8006074:	d904      	bls.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e0bb      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800607a:	bf00      	nop
 800607c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006080:	4b5e      	ldr	r3, [pc, #376]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006088:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800608c:	d0ec      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d009      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d02e      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d12a      	bne.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80060b6:	4b51      	ldr	r3, [pc, #324]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060bc:	0c1b      	lsrs	r3, r3, #16
 80060be:	f003 0303 	and.w	r3, r3, #3
 80060c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80060c4:	4b4d      	ldr	r3, [pc, #308]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ca:	0f1b      	lsrs	r3, r3, #28
 80060cc:	f003 0307 	and.w	r3, r3, #7
 80060d0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	019a      	lsls	r2, r3, #6
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	041b      	lsls	r3, r3, #16
 80060dc:	431a      	orrs	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	061b      	lsls	r3, r3, #24
 80060e4:	431a      	orrs	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	071b      	lsls	r3, r3, #28
 80060ea:	4944      	ldr	r1, [pc, #272]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060ec:	4313      	orrs	r3, r2
 80060ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80060f2:	4b42      	ldr	r3, [pc, #264]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060f8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006100:	3b01      	subs	r3, #1
 8006102:	021b      	lsls	r3, r3, #8
 8006104:	493d      	ldr	r1, [pc, #244]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006106:	4313      	orrs	r3, r2
 8006108:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d022      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800611c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006120:	d11d      	bne.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006122:	4b36      	ldr	r3, [pc, #216]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006128:	0e1b      	lsrs	r3, r3, #24
 800612a:	f003 030f 	and.w	r3, r3, #15
 800612e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006130:	4b32      	ldr	r3, [pc, #200]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006136:	0f1b      	lsrs	r3, r3, #28
 8006138:	f003 0307 	and.w	r3, r3, #7
 800613c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	019a      	lsls	r2, r3, #6
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	041b      	lsls	r3, r3, #16
 800614a:	431a      	orrs	r2, r3
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	061b      	lsls	r3, r3, #24
 8006150:	431a      	orrs	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	071b      	lsls	r3, r3, #28
 8006156:	4929      	ldr	r1, [pc, #164]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006158:	4313      	orrs	r3, r2
 800615a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0308 	and.w	r3, r3, #8
 8006166:	2b00      	cmp	r3, #0
 8006168:	d028      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800616a:	4b24      	ldr	r3, [pc, #144]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800616c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006170:	0e1b      	lsrs	r3, r3, #24
 8006172:	f003 030f 	and.w	r3, r3, #15
 8006176:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006178:	4b20      	ldr	r3, [pc, #128]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800617a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800617e:	0c1b      	lsrs	r3, r3, #16
 8006180:	f003 0303 	and.w	r3, r3, #3
 8006184:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	019a      	lsls	r2, r3, #6
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	041b      	lsls	r3, r3, #16
 8006190:	431a      	orrs	r2, r3
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	061b      	lsls	r3, r3, #24
 8006196:	431a      	orrs	r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	69db      	ldr	r3, [r3, #28]
 800619c:	071b      	lsls	r3, r3, #28
 800619e:	4917      	ldr	r1, [pc, #92]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80061a6:	4b15      	ldr	r3, [pc, #84]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80061a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	4911      	ldr	r1, [pc, #68]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80061b6:	4313      	orrs	r3, r2
 80061b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80061bc:	4b0f      	ldr	r3, [pc, #60]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a0e      	ldr	r2, [pc, #56]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80061c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061c8:	f7fc fc34 	bl	8002a34 <HAL_GetTick>
 80061cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80061ce:	e008      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80061d0:	f7fc fc30 	bl	8002a34 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	2b64      	cmp	r3, #100	@ 0x64
 80061dc:	d901      	bls.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e007      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80061e2:	4b06      	ldr	r3, [pc, #24]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061ee:	d1ef      	bne.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3720      	adds	r7, #32
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	40023800 	.word	0x40023800

08006200 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d101      	bne.n	8006212 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e09d      	b.n	800634e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006216:	2b00      	cmp	r3, #0
 8006218:	d108      	bne.n	800622c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006222:	d009      	beq.n	8006238 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	61da      	str	r2, [r3, #28]
 800622a:	e005      	b.n	8006238 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d106      	bne.n	8006258 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7fc f872 	bl	800233c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800626e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006278:	d902      	bls.n	8006280 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800627a:	2300      	movs	r3, #0
 800627c:	60fb      	str	r3, [r7, #12]
 800627e:	e002      	b.n	8006286 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006280:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006284:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800628e:	d007      	beq.n	80062a0 <HAL_SPI_Init+0xa0>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006298:	d002      	beq.n	80062a0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80062b0:	431a      	orrs	r2, r3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	431a      	orrs	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	695b      	ldr	r3, [r3, #20]
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	431a      	orrs	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062ce:	431a      	orrs	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062d8:	431a      	orrs	r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a1b      	ldr	r3, [r3, #32]
 80062de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062e2:	ea42 0103 	orr.w	r1, r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	0c1b      	lsrs	r3, r3, #16
 80062fc:	f003 0204 	and.w	r2, r3, #4
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006304:	f003 0310 	and.w	r3, r3, #16
 8006308:	431a      	orrs	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800630e:	f003 0308 	and.w	r3, r3, #8
 8006312:	431a      	orrs	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800631c:	ea42 0103 	orr.w	r1, r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	430a      	orrs	r2, r1
 800632c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	69da      	ldr	r2, [r3, #28]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800633c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b088      	sub	sp, #32
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	603b      	str	r3, [r7, #0]
 8006362:	4613      	mov	r3, r2
 8006364:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006366:	f7fc fb65 	bl	8002a34 <HAL_GetTick>
 800636a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800636c:	88fb      	ldrh	r3, [r7, #6]
 800636e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006376:	b2db      	uxtb	r3, r3
 8006378:	2b01      	cmp	r3, #1
 800637a:	d001      	beq.n	8006380 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800637c:	2302      	movs	r3, #2
 800637e:	e15c      	b.n	800663a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d002      	beq.n	800638c <HAL_SPI_Transmit+0x36>
 8006386:	88fb      	ldrh	r3, [r7, #6]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e154      	b.n	800663a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006396:	2b01      	cmp	r3, #1
 8006398:	d101      	bne.n	800639e <HAL_SPI_Transmit+0x48>
 800639a:	2302      	movs	r3, #2
 800639c:	e14d      	b.n	800663a <HAL_SPI_Transmit+0x2e4>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2203      	movs	r2, #3
 80063aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	88fa      	ldrh	r2, [r7, #6]
 80063be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	88fa      	ldrh	r2, [r7, #6]
 80063c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063f0:	d10f      	bne.n	8006412 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006400:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006410:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800641c:	2b40      	cmp	r3, #64	@ 0x40
 800641e:	d007      	beq.n	8006430 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800642e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006438:	d952      	bls.n	80064e0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <HAL_SPI_Transmit+0xf2>
 8006442:	8b7b      	ldrh	r3, [r7, #26]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d145      	bne.n	80064d4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800644c:	881a      	ldrh	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006458:	1c9a      	adds	r2, r3, #2
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006462:	b29b      	uxth	r3, r3
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800646c:	e032      	b.n	80064d4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f003 0302 	and.w	r3, r3, #2
 8006478:	2b02      	cmp	r3, #2
 800647a:	d112      	bne.n	80064a2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006480:	881a      	ldrh	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648c:	1c9a      	adds	r2, r3, #2
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006496:	b29b      	uxth	r3, r3
 8006498:	3b01      	subs	r3, #1
 800649a:	b29a      	uxth	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064a0:	e018      	b.n	80064d4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064a2:	f7fc fac7 	bl	8002a34 <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d803      	bhi.n	80064ba <HAL_SPI_Transmit+0x164>
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b8:	d102      	bne.n	80064c0 <HAL_SPI_Transmit+0x16a>
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d109      	bne.n	80064d4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e0b2      	b.n	800663a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064d8:	b29b      	uxth	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1c7      	bne.n	800646e <HAL_SPI_Transmit+0x118>
 80064de:	e083      	b.n	80065e8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d002      	beq.n	80064ee <HAL_SPI_Transmit+0x198>
 80064e8:	8b7b      	ldrh	r3, [r7, #26]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d177      	bne.n	80065de <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d912      	bls.n	800651e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064fc:	881a      	ldrh	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006508:	1c9a      	adds	r2, r3, #2
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006512:	b29b      	uxth	r3, r3
 8006514:	3b02      	subs	r3, #2
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800651c:	e05f      	b.n	80065de <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	330c      	adds	r3, #12
 8006528:	7812      	ldrb	r2, [r2, #0]
 800652a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006530:	1c5a      	adds	r2, r3, #1
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800653a:	b29b      	uxth	r3, r3
 800653c:	3b01      	subs	r3, #1
 800653e:	b29a      	uxth	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006544:	e04b      	b.n	80065de <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b02      	cmp	r3, #2
 8006552:	d12b      	bne.n	80065ac <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006558:	b29b      	uxth	r3, r3
 800655a:	2b01      	cmp	r3, #1
 800655c:	d912      	bls.n	8006584 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006562:	881a      	ldrh	r2, [r3, #0]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656e:	1c9a      	adds	r2, r3, #2
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006578:	b29b      	uxth	r3, r3
 800657a:	3b02      	subs	r3, #2
 800657c:	b29a      	uxth	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006582:	e02c      	b.n	80065de <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	330c      	adds	r3, #12
 800658e:	7812      	ldrb	r2, [r2, #0]
 8006590:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006596:	1c5a      	adds	r2, r3, #1
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	3b01      	subs	r3, #1
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065aa:	e018      	b.n	80065de <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065ac:	f7fc fa42 	bl	8002a34 <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d803      	bhi.n	80065c4 <HAL_SPI_Transmit+0x26e>
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c2:	d102      	bne.n	80065ca <HAL_SPI_Transmit+0x274>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d109      	bne.n	80065de <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2201      	movs	r2, #1
 80065ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80065da:	2303      	movs	r3, #3
 80065dc:	e02d      	b.n	800663a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1ae      	bne.n	8006546 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065e8:	69fa      	ldr	r2, [r7, #28]
 80065ea:	6839      	ldr	r1, [r7, #0]
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f000 fe39 	bl	8007264 <SPI_EndRxTxTransaction>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d002      	beq.n	80065fe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2220      	movs	r2, #32
 80065fc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10a      	bne.n	800661c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006606:	2300      	movs	r3, #0
 8006608:	617b      	str	r3, [r7, #20]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	617b      	str	r3, [r7, #20]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	617b      	str	r3, [r7, #20]
 800661a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2200      	movs	r2, #0
 8006628:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e000      	b.n	800663a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006638:	2300      	movs	r3, #0
  }
}
 800663a:	4618      	mov	r0, r3
 800663c:	3720      	adds	r7, #32
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b088      	sub	sp, #32
 8006646:	af02      	add	r7, sp, #8
 8006648:	60f8      	str	r0, [r7, #12]
 800664a:	60b9      	str	r1, [r7, #8]
 800664c:	603b      	str	r3, [r7, #0]
 800664e:	4613      	mov	r3, r2
 8006650:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006658:	b2db      	uxtb	r3, r3
 800665a:	2b01      	cmp	r3, #1
 800665c:	d001      	beq.n	8006662 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800665e:	2302      	movs	r3, #2
 8006660:	e123      	b.n	80068aa <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <HAL_SPI_Receive+0x2c>
 8006668:	88fb      	ldrh	r3, [r7, #6]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d101      	bne.n	8006672 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e11b      	b.n	80068aa <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800667a:	d112      	bne.n	80066a2 <HAL_SPI_Receive+0x60>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d10e      	bne.n	80066a2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2204      	movs	r2, #4
 8006688:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800668c:	88fa      	ldrh	r2, [r7, #6]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	4613      	mov	r3, r2
 8006694:	68ba      	ldr	r2, [r7, #8]
 8006696:	68b9      	ldr	r1, [r7, #8]
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 f90a 	bl	80068b2 <HAL_SPI_TransmitReceive>
 800669e:	4603      	mov	r3, r0
 80066a0:	e103      	b.n	80068aa <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066a2:	f7fc f9c7 	bl	8002a34 <HAL_GetTick>
 80066a6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d101      	bne.n	80066b6 <HAL_SPI_Receive+0x74>
 80066b2:	2302      	movs	r3, #2
 80066b4:	e0f9      	b.n	80068aa <HAL_SPI_Receive+0x268>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2204      	movs	r2, #4
 80066c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	88fa      	ldrh	r2, [r7, #6]
 80066d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	88fa      	ldrh	r2, [r7, #6]
 80066de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2200      	movs	r2, #0
 80066ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006708:	d908      	bls.n	800671c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	685a      	ldr	r2, [r3, #4]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006718:	605a      	str	r2, [r3, #4]
 800671a:	e007      	b.n	800672c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800672a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006734:	d10f      	bne.n	8006756 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006744:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006754:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006760:	2b40      	cmp	r3, #64	@ 0x40
 8006762:	d007      	beq.n	8006774 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006772:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800677c:	d875      	bhi.n	800686a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800677e:	e037      	b.n	80067f0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	2b01      	cmp	r3, #1
 800678c:	d117      	bne.n	80067be <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f103 020c 	add.w	r2, r3, #12
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	7812      	ldrb	r2, [r2, #0]
 800679c:	b2d2      	uxtb	r2, r2
 800679e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a4:	1c5a      	adds	r2, r3, #1
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	3b01      	subs	r3, #1
 80067b4:	b29a      	uxth	r2, r3
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80067bc:	e018      	b.n	80067f0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067be:	f7fc f939 	bl	8002a34 <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	683a      	ldr	r2, [r7, #0]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d803      	bhi.n	80067d6 <HAL_SPI_Receive+0x194>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d4:	d102      	bne.n	80067dc <HAL_SPI_Receive+0x19a>
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d109      	bne.n	80067f0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e05c      	b.n	80068aa <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1c1      	bne.n	8006780 <HAL_SPI_Receive+0x13e>
 80067fc:	e03b      	b.n	8006876 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b01      	cmp	r3, #1
 800680a:	d115      	bne.n	8006838 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68da      	ldr	r2, [r3, #12]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006816:	b292      	uxth	r2, r2
 8006818:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681e:	1c9a      	adds	r2, r3, #2
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800682a:	b29b      	uxth	r3, r3
 800682c:	3b01      	subs	r3, #1
 800682e:	b29a      	uxth	r2, r3
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006836:	e018      	b.n	800686a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006838:	f7fc f8fc 	bl	8002a34 <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	429a      	cmp	r2, r3
 8006846:	d803      	bhi.n	8006850 <HAL_SPI_Receive+0x20e>
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684e:	d102      	bne.n	8006856 <HAL_SPI_Receive+0x214>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d109      	bne.n	800686a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e01f      	b.n	80068aa <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006870:	b29b      	uxth	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1c3      	bne.n	80067fe <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	6839      	ldr	r1, [r7, #0]
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f000 fc76 	bl	800716c <SPI_EndRxTransaction>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d002      	beq.n	800688c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2220      	movs	r2, #32
 800688a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d001      	beq.n	80068a8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e000      	b.n	80068aa <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80068a8:	2300      	movs	r3, #0
  }
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b08a      	sub	sp, #40	@ 0x28
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	60f8      	str	r0, [r7, #12]
 80068ba:	60b9      	str	r1, [r7, #8]
 80068bc:	607a      	str	r2, [r7, #4]
 80068be:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068c0:	2301      	movs	r3, #1
 80068c2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068c4:	f7fc f8b6 	bl	8002a34 <HAL_GetTick>
 80068c8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068d0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80068d8:	887b      	ldrh	r3, [r7, #2]
 80068da:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80068dc:	887b      	ldrh	r3, [r7, #2]
 80068de:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80068e0:	7ffb      	ldrb	r3, [r7, #31]
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d00c      	beq.n	8006900 <HAL_SPI_TransmitReceive+0x4e>
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068ec:	d106      	bne.n	80068fc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d102      	bne.n	80068fc <HAL_SPI_TransmitReceive+0x4a>
 80068f6:	7ffb      	ldrb	r3, [r7, #31]
 80068f8:	2b04      	cmp	r3, #4
 80068fa:	d001      	beq.n	8006900 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80068fc:	2302      	movs	r3, #2
 80068fe:	e1f3      	b.n	8006ce8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d005      	beq.n	8006912 <HAL_SPI_TransmitReceive+0x60>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <HAL_SPI_TransmitReceive+0x60>
 800690c:	887b      	ldrh	r3, [r7, #2]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e1e8      	b.n	8006ce8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800691c:	2b01      	cmp	r3, #1
 800691e:	d101      	bne.n	8006924 <HAL_SPI_TransmitReceive+0x72>
 8006920:	2302      	movs	r3, #2
 8006922:	e1e1      	b.n	8006ce8 <HAL_SPI_TransmitReceive+0x436>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006932:	b2db      	uxtb	r3, r3
 8006934:	2b04      	cmp	r3, #4
 8006936:	d003      	beq.n	8006940 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2205      	movs	r2, #5
 800693c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	887a      	ldrh	r2, [r7, #2]
 8006950:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	887a      	ldrh	r2, [r7, #2]
 8006958:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	68ba      	ldr	r2, [r7, #8]
 8006960:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	887a      	ldrh	r2, [r7, #2]
 8006966:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	887a      	ldrh	r2, [r7, #2]
 800696c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006982:	d802      	bhi.n	800698a <HAL_SPI_TransmitReceive+0xd8>
 8006984:	8abb      	ldrh	r3, [r7, #20]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d908      	bls.n	800699c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	685a      	ldr	r2, [r3, #4]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006998:	605a      	str	r2, [r3, #4]
 800699a:	e007      	b.n	80069ac <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80069aa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b6:	2b40      	cmp	r3, #64	@ 0x40
 80069b8:	d007      	beq.n	80069ca <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069d2:	f240 8083 	bls.w	8006adc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d002      	beq.n	80069e4 <HAL_SPI_TransmitReceive+0x132>
 80069de:	8afb      	ldrh	r3, [r7, #22]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d16f      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e8:	881a      	ldrh	r2, [r3, #0]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f4:	1c9a      	adds	r2, r3, #2
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a08:	e05c      	b.n	8006ac4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f003 0302 	and.w	r3, r3, #2
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d11b      	bne.n	8006a50 <HAL_SPI_TransmitReceive+0x19e>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d016      	beq.n	8006a50 <HAL_SPI_TransmitReceive+0x19e>
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d113      	bne.n	8006a50 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2c:	881a      	ldrh	r2, [r3, #0]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a38:	1c9a      	adds	r2, r3, #2
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	3b01      	subs	r3, #1
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d11c      	bne.n	8006a98 <HAL_SPI_TransmitReceive+0x1e6>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d016      	beq.n	8006a98 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68da      	ldr	r2, [r3, #12]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a74:	b292      	uxth	r2, r2
 8006a76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7c:	1c9a      	adds	r2, r3, #2
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a94:	2301      	movs	r3, #1
 8006a96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a98:	f7fb ffcc 	bl	8002a34 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	6a3b      	ldr	r3, [r7, #32]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d80d      	bhi.n	8006ac4 <HAL_SPI_TransmitReceive+0x212>
 8006aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aae:	d009      	beq.n	8006ac4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	e111      	b.n	8006ce8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d19d      	bne.n	8006a0a <HAL_SPI_TransmitReceive+0x158>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d197      	bne.n	8006a0a <HAL_SPI_TransmitReceive+0x158>
 8006ada:	e0e5      	b.n	8006ca8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d003      	beq.n	8006aec <HAL_SPI_TransmitReceive+0x23a>
 8006ae4:	8afb      	ldrh	r3, [r7, #22]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	f040 80d1 	bne.w	8006c8e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d912      	bls.n	8006b1c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afa:	881a      	ldrh	r2, [r3, #0]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b06:	1c9a      	adds	r2, r3, #2
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	3b02      	subs	r3, #2
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b1a:	e0b8      	b.n	8006c8e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	330c      	adds	r3, #12
 8006b26:	7812      	ldrb	r2, [r2, #0]
 8006b28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b42:	e0a4      	b.n	8006c8e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d134      	bne.n	8006bbc <HAL_SPI_TransmitReceive+0x30a>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d02f      	beq.n	8006bbc <HAL_SPI_TransmitReceive+0x30a>
 8006b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d12c      	bne.n	8006bbc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d912      	bls.n	8006b92 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b70:	881a      	ldrh	r2, [r3, #0]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b7c:	1c9a      	adds	r2, r3, #2
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	3b02      	subs	r3, #2
 8006b8a:	b29a      	uxth	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b90:	e012      	b.n	8006bb8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	7812      	ldrb	r2, [r2, #0]
 8006b9e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba4:	1c5a      	adds	r2, r3, #1
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d148      	bne.n	8006c5c <HAL_SPI_TransmitReceive+0x3aa>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d042      	beq.n	8006c5c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d923      	bls.n	8006c2a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bec:	b292      	uxth	r2, r2
 8006bee:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf4:	1c9a      	adds	r2, r3, #2
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	3b02      	subs	r3, #2
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d81f      	bhi.n	8006c58 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685a      	ldr	r2, [r3, #4]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006c26:	605a      	str	r2, [r3, #4]
 8006c28:	e016      	b.n	8006c58 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f103 020c 	add.w	r2, r3, #12
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c36:	7812      	ldrb	r2, [r2, #0]
 8006c38:	b2d2      	uxtb	r2, r2
 8006c3a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c5c:	f7fb feea 	bl	8002a34 <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	6a3b      	ldr	r3, [r7, #32]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d803      	bhi.n	8006c74 <HAL_SPI_TransmitReceive+0x3c2>
 8006c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c72:	d102      	bne.n	8006c7a <HAL_SPI_TransmitReceive+0x3c8>
 8006c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d109      	bne.n	8006c8e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e02c      	b.n	8006ce8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f47f af55 	bne.w	8006b44 <HAL_SPI_TransmitReceive+0x292>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f47f af4e 	bne.w	8006b44 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ca8:	6a3a      	ldr	r2, [r7, #32]
 8006caa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f000 fad9 	bl	8007264 <SPI_EndRxTxTransaction>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d008      	beq.n	8006cca <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e00e      	b.n	8006ce8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d001      	beq.n	8006ce6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e000      	b.n	8006ce8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
  }
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3728      	adds	r7, #40	@ 0x28
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b088      	sub	sp, #32
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	099b      	lsrs	r3, r3, #6
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d10f      	bne.n	8006d34 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00a      	beq.n	8006d34 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	099b      	lsrs	r3, r3, #6
 8006d22:	f003 0301 	and.w	r3, r3, #1
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d004      	beq.n	8006d34 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	4798      	blx	r3
    return;
 8006d32:	e0d7      	b.n	8006ee4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	085b      	lsrs	r3, r3, #1
 8006d38:	f003 0301 	and.w	r3, r3, #1
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00a      	beq.n	8006d56 <HAL_SPI_IRQHandler+0x66>
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	09db      	lsrs	r3, r3, #7
 8006d44:	f003 0301 	and.w	r3, r3, #1
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d004      	beq.n	8006d56 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	4798      	blx	r3
    return;
 8006d54:	e0c6      	b.n	8006ee4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	095b      	lsrs	r3, r3, #5
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d10c      	bne.n	8006d7c <HAL_SPI_IRQHandler+0x8c>
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	099b      	lsrs	r3, r3, #6
 8006d66:	f003 0301 	and.w	r3, r3, #1
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d106      	bne.n	8006d7c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	0a1b      	lsrs	r3, r3, #8
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 80b4 	beq.w	8006ee4 <HAL_SPI_IRQHandler+0x1f4>
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	095b      	lsrs	r3, r3, #5
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f000 80ad 	beq.w	8006ee4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	099b      	lsrs	r3, r3, #6
 8006d8e:	f003 0301 	and.w	r3, r3, #1
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d023      	beq.n	8006dde <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	2b03      	cmp	r3, #3
 8006da0:	d011      	beq.n	8006dc6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006da6:	f043 0204 	orr.w	r2, r3, #4
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dae:	2300      	movs	r3, #0
 8006db0:	617b      	str	r3, [r7, #20]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	617b      	str	r3, [r7, #20]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	617b      	str	r3, [r7, #20]
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	e00b      	b.n	8006dde <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	613b      	str	r3, [r7, #16]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	613b      	str	r3, [r7, #16]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	613b      	str	r3, [r7, #16]
 8006dda:	693b      	ldr	r3, [r7, #16]
        return;
 8006ddc:	e082      	b.n	8006ee4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	095b      	lsrs	r3, r3, #5
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d014      	beq.n	8006e14 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dee:	f043 0201 	orr.w	r2, r3, #1
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006df6:	2300      	movs	r3, #0
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	60fb      	str	r3, [r7, #12]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e10:	601a      	str	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	0a1b      	lsrs	r3, r3, #8
 8006e18:	f003 0301 	and.w	r3, r3, #1
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00c      	beq.n	8006e3a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e24:	f043 0208 	orr.w	r2, r3, #8
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	60bb      	str	r3, [r7, #8]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	60bb      	str	r3, [r7, #8]
 8006e38:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d04f      	beq.n	8006ee2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	685a      	ldr	r2, [r3, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e50:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	f003 0302 	and.w	r3, r3, #2
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d104      	bne.n	8006e6e <HAL_SPI_IRQHandler+0x17e>
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d034      	beq.n	8006ed8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	685a      	ldr	r2, [r3, #4]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f022 0203 	bic.w	r2, r2, #3
 8006e7c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d011      	beq.n	8006eaa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e8a:	4a18      	ldr	r2, [pc, #96]	@ (8006eec <HAL_SPI_IRQHandler+0x1fc>)
 8006e8c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fb ff7f 	bl	8002d96 <HAL_DMA_Abort_IT>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d005      	beq.n	8006eaa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ea2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d016      	beq.n	8006ee0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8006eec <HAL_SPI_IRQHandler+0x1fc>)
 8006eb8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7fb ff69 	bl	8002d96 <HAL_DMA_Abort_IT>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00a      	beq.n	8006ee0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ece:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006ed6:	e003      	b.n	8006ee0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 f809 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006ede:	e000      	b.n	8006ee2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006ee0:	bf00      	nop
    return;
 8006ee2:	bf00      	nop
  }
}
 8006ee4:	3720      	adds	r7, #32
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	08006f05 	.word	0x08006f05

08006ef0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f10:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006f20:	68f8      	ldr	r0, [r7, #12]
 8006f22:	f7ff ffe5 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f26:	bf00      	nop
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
	...

08006f30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b088      	sub	sp, #32
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	603b      	str	r3, [r7, #0]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f40:	f7fb fd78 	bl	8002a34 <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f48:	1a9b      	subs	r3, r3, r2
 8006f4a:	683a      	ldr	r2, [r7, #0]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f50:	f7fb fd70 	bl	8002a34 <HAL_GetTick>
 8006f54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f56:	4b39      	ldr	r3, [pc, #228]	@ (800703c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	015b      	lsls	r3, r3, #5
 8006f5c:	0d1b      	lsrs	r3, r3, #20
 8006f5e:	69fa      	ldr	r2, [r7, #28]
 8006f60:	fb02 f303 	mul.w	r3, r2, r3
 8006f64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f66:	e055      	b.n	8007014 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6e:	d051      	beq.n	8007014 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f70:	f7fb fd60 	bl	8002a34 <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	69fa      	ldr	r2, [r7, #28]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d902      	bls.n	8006f86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d13d      	bne.n	8007002 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	685a      	ldr	r2, [r3, #4]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006f94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f9e:	d111      	bne.n	8006fc4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fa8:	d004      	beq.n	8006fb4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fb2:	d107      	bne.n	8006fc4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fcc:	d10f      	bne.n	8006fee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fdc:	601a      	str	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006fec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e018      	b.n	8007034 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d102      	bne.n	800700e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	61fb      	str	r3, [r7, #28]
 800700c:	e002      	b.n	8007014 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	3b01      	subs	r3, #1
 8007012:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	4013      	ands	r3, r2
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	429a      	cmp	r2, r3
 8007022:	bf0c      	ite	eq
 8007024:	2301      	moveq	r3, #1
 8007026:	2300      	movne	r3, #0
 8007028:	b2db      	uxtb	r3, r3
 800702a:	461a      	mov	r2, r3
 800702c:	79fb      	ldrb	r3, [r7, #7]
 800702e:	429a      	cmp	r2, r3
 8007030:	d19a      	bne.n	8006f68 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3720      	adds	r7, #32
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	20000058 	.word	0x20000058

08007040 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b08a      	sub	sp, #40	@ 0x28
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
 800704c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800704e:	2300      	movs	r3, #0
 8007050:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007052:	f7fb fcef 	bl	8002a34 <HAL_GetTick>
 8007056:	4602      	mov	r2, r0
 8007058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705a:	1a9b      	subs	r3, r3, r2
 800705c:	683a      	ldr	r2, [r7, #0]
 800705e:	4413      	add	r3, r2
 8007060:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007062:	f7fb fce7 	bl	8002a34 <HAL_GetTick>
 8007066:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	330c      	adds	r3, #12
 800706e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007070:	4b3d      	ldr	r3, [pc, #244]	@ (8007168 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	4613      	mov	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	4413      	add	r3, r2
 800707a:	00da      	lsls	r2, r3, #3
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	0d1b      	lsrs	r3, r3, #20
 8007080:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007082:	fb02 f303 	mul.w	r3, r2, r3
 8007086:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007088:	e061      	b.n	800714e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007090:	d107      	bne.n	80070a2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d104      	bne.n	80070a2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	b2db      	uxtb	r3, r3
 800709e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80070a0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a8:	d051      	beq.n	800714e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070aa:	f7fb fcc3 	bl	8002a34 <HAL_GetTick>
 80070ae:	4602      	mov	r2, r0
 80070b0:	6a3b      	ldr	r3, [r7, #32]
 80070b2:	1ad3      	subs	r3, r2, r3
 80070b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d902      	bls.n	80070c0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80070ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d13d      	bne.n	800713c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070d8:	d111      	bne.n	80070fe <SPI_WaitFifoStateUntilTimeout+0xbe>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070e2:	d004      	beq.n	80070ee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070ec:	d107      	bne.n	80070fe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007102:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007106:	d10f      	bne.n	8007128 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007126:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007138:	2303      	movs	r3, #3
 800713a:	e011      	b.n	8007160 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d102      	bne.n	8007148 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8007142:	2300      	movs	r3, #0
 8007144:	627b      	str	r3, [r7, #36]	@ 0x24
 8007146:	e002      	b.n	800714e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	3b01      	subs	r3, #1
 800714c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689a      	ldr	r2, [r3, #8]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	4013      	ands	r3, r2
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	429a      	cmp	r2, r3
 800715c:	d195      	bne.n	800708a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3728      	adds	r7, #40	@ 0x28
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	20000058 	.word	0x20000058

0800716c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b088      	sub	sp, #32
 8007170:	af02      	add	r7, sp, #8
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007180:	d111      	bne.n	80071a6 <SPI_EndRxTransaction+0x3a>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800718a:	d004      	beq.n	8007196 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007194:	d107      	bne.n	80071a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071a4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071ae:	d112      	bne.n	80071d6 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	9300      	str	r3, [sp, #0]
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2200      	movs	r2, #0
 80071b8:	2180      	movs	r1, #128	@ 0x80
 80071ba:	68f8      	ldr	r0, [r7, #12]
 80071bc:	f7ff feb8 	bl	8006f30 <SPI_WaitFlagStateUntilTimeout>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d021      	beq.n	800720a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ca:	f043 0220 	orr.w	r2, r3, #32
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e03d      	b.n	8007252 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80071d6:	4b21      	ldr	r3, [pc, #132]	@ (800725c <SPI_EndRxTransaction+0xf0>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a21      	ldr	r2, [pc, #132]	@ (8007260 <SPI_EndRxTransaction+0xf4>)
 80071dc:	fba2 2303 	umull	r2, r3, r2, r3
 80071e0:	0d5b      	lsrs	r3, r3, #21
 80071e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80071e6:	fb02 f303 	mul.w	r3, r2, r3
 80071ea:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	3b01      	subs	r3, #1
 80071f6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007202:	2b80      	cmp	r3, #128	@ 0x80
 8007204:	d0f2      	beq.n	80071ec <SPI_EndRxTransaction+0x80>
 8007206:	e000      	b.n	800720a <SPI_EndRxTransaction+0x9e>
        break;
 8007208:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007212:	d11d      	bne.n	8007250 <SPI_EndRxTransaction+0xe4>
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800721c:	d004      	beq.n	8007228 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007226:	d113      	bne.n	8007250 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	2200      	movs	r2, #0
 8007230:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f7ff ff03 	bl	8007040 <SPI_WaitFifoStateUntilTimeout>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d007      	beq.n	8007250 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007244:	f043 0220 	orr.w	r2, r3, #32
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e000      	b.n	8007252 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3718      	adds	r7, #24
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	20000058 	.word	0x20000058
 8007260:	165e9f81 	.word	0x165e9f81

08007264 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b088      	sub	sp, #32
 8007268:	af02      	add	r7, sp, #8
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	2200      	movs	r2, #0
 8007278:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	f7ff fedf 	bl	8007040 <SPI_WaitFifoStateUntilTimeout>
 8007282:	4603      	mov	r3, r0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d007      	beq.n	8007298 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800728c:	f043 0220 	orr.w	r2, r3, #32
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007294:	2303      	movs	r3, #3
 8007296:	e046      	b.n	8007326 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007298:	4b25      	ldr	r3, [pc, #148]	@ (8007330 <SPI_EndRxTxTransaction+0xcc>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a25      	ldr	r2, [pc, #148]	@ (8007334 <SPI_EndRxTxTransaction+0xd0>)
 800729e:	fba2 2303 	umull	r2, r3, r2, r3
 80072a2:	0d5b      	lsrs	r3, r3, #21
 80072a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80072a8:	fb02 f303 	mul.w	r3, r2, r3
 80072ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072b6:	d112      	bne.n	80072de <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	2200      	movs	r2, #0
 80072c0:	2180      	movs	r1, #128	@ 0x80
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f7ff fe34 	bl	8006f30 <SPI_WaitFlagStateUntilTimeout>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d016      	beq.n	80072fc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072d2:	f043 0220 	orr.w	r2, r3, #32
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e023      	b.n	8007326 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00a      	beq.n	80072fa <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072f4:	2b80      	cmp	r3, #128	@ 0x80
 80072f6:	d0f2      	beq.n	80072de <SPI_EndRxTxTransaction+0x7a>
 80072f8:	e000      	b.n	80072fc <SPI_EndRxTxTransaction+0x98>
        break;
 80072fa:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	2200      	movs	r2, #0
 8007304:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f7ff fe99 	bl	8007040 <SPI_WaitFifoStateUntilTimeout>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d007      	beq.n	8007324 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007318:	f043 0220 	orr.w	r2, r3, #32
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e000      	b.n	8007326 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007324:	2300      	movs	r3, #0
}
 8007326:	4618      	mov	r0, r3
 8007328:	3718      	adds	r7, #24
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	20000058 	.word	0x20000058
 8007334:	165e9f81 	.word	0x165e9f81

08007338 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d101      	bne.n	800734a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e049      	b.n	80073de <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007350:	b2db      	uxtb	r3, r3
 8007352:	2b00      	cmp	r3, #0
 8007354:	d106      	bne.n	8007364 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f7fb f874 	bl	800244c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2202      	movs	r2, #2
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	3304      	adds	r3, #4
 8007374:	4619      	mov	r1, r3
 8007376:	4610      	mov	r0, r2
 8007378:	f000 fa82 	bl	8007880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3708      	adds	r7, #8
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}

080073e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b084      	sub	sp, #16
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	f003 0302 	and.w	r3, r3, #2
 8007404:	2b00      	cmp	r3, #0
 8007406:	d020      	beq.n	800744a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f003 0302 	and.w	r3, r3, #2
 800740e:	2b00      	cmp	r3, #0
 8007410:	d01b      	beq.n	800744a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f06f 0202 	mvn.w	r2, #2
 800741a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	699b      	ldr	r3, [r3, #24]
 8007428:	f003 0303 	and.w	r3, r3, #3
 800742c:	2b00      	cmp	r3, #0
 800742e:	d003      	beq.n	8007438 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fa07 	bl	8007844 <HAL_TIM_IC_CaptureCallback>
 8007436:	e005      	b.n	8007444 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f000 f9f9 	bl	8007830 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 fa0a 	bl	8007858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f003 0304 	and.w	r3, r3, #4
 8007450:	2b00      	cmp	r3, #0
 8007452:	d020      	beq.n	8007496 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 0304 	and.w	r3, r3, #4
 800745a:	2b00      	cmp	r3, #0
 800745c:	d01b      	beq.n	8007496 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f06f 0204 	mvn.w	r2, #4
 8007466:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007478:	2b00      	cmp	r3, #0
 800747a:	d003      	beq.n	8007484 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 f9e1 	bl	8007844 <HAL_TIM_IC_CaptureCallback>
 8007482:	e005      	b.n	8007490 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f9d3 	bl	8007830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f9e4 	bl	8007858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	f003 0308 	and.w	r3, r3, #8
 800749c:	2b00      	cmp	r3, #0
 800749e:	d020      	beq.n	80074e2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f003 0308 	and.w	r3, r3, #8
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d01b      	beq.n	80074e2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f06f 0208 	mvn.w	r2, #8
 80074b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2204      	movs	r2, #4
 80074b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d003      	beq.n	80074d0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f000 f9bb 	bl	8007844 <HAL_TIM_IC_CaptureCallback>
 80074ce:	e005      	b.n	80074dc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 f9ad 	bl	8007830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f9be 	bl	8007858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	f003 0310 	and.w	r3, r3, #16
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d020      	beq.n	800752e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f003 0310 	and.w	r3, r3, #16
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d01b      	beq.n	800752e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f06f 0210 	mvn.w	r2, #16
 80074fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2208      	movs	r2, #8
 8007504:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	69db      	ldr	r3, [r3, #28]
 800750c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007510:	2b00      	cmp	r3, #0
 8007512:	d003      	beq.n	800751c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 f995 	bl	8007844 <HAL_TIM_IC_CaptureCallback>
 800751a:	e005      	b.n	8007528 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f000 f987 	bl	8007830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f000 f998 	bl	8007858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	f003 0301 	and.w	r3, r3, #1
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00c      	beq.n	8007552 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f003 0301 	and.w	r3, r3, #1
 800753e:	2b00      	cmp	r3, #0
 8007540:	d007      	beq.n	8007552 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f06f 0201 	mvn.w	r2, #1
 800754a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f965 	bl	800781c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007558:	2b00      	cmp	r3, #0
 800755a:	d104      	bne.n	8007566 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00c      	beq.n	8007580 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800756c:	2b00      	cmp	r3, #0
 800756e:	d007      	beq.n	8007580 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 fd1c 	bl	8007fb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00c      	beq.n	80075a4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007590:	2b00      	cmp	r3, #0
 8007592:	d007      	beq.n	80075a4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800759c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 fd14 	bl	8007fcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00c      	beq.n	80075c8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d007      	beq.n	80075c8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80075c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f952 	bl	800786c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00c      	beq.n	80075ec <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f003 0320 	and.w	r3, r3, #32
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d007      	beq.n	80075ec <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f06f 0220 	mvn.w	r2, #32
 80075e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 fcdc 	bl	8007fa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075ec:	bf00      	nop
 80075ee:	3710      	adds	r7, #16
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b086      	sub	sp, #24
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007600:	2300      	movs	r3, #0
 8007602:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800760a:	2b01      	cmp	r3, #1
 800760c:	d101      	bne.n	8007612 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800760e:	2302      	movs	r3, #2
 8007610:	e0ff      	b.n	8007812 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2201      	movs	r2, #1
 8007616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b14      	cmp	r3, #20
 800761e:	f200 80f0 	bhi.w	8007802 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007622:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007628:	0800767d 	.word	0x0800767d
 800762c:	08007803 	.word	0x08007803
 8007630:	08007803 	.word	0x08007803
 8007634:	08007803 	.word	0x08007803
 8007638:	080076bd 	.word	0x080076bd
 800763c:	08007803 	.word	0x08007803
 8007640:	08007803 	.word	0x08007803
 8007644:	08007803 	.word	0x08007803
 8007648:	080076ff 	.word	0x080076ff
 800764c:	08007803 	.word	0x08007803
 8007650:	08007803 	.word	0x08007803
 8007654:	08007803 	.word	0x08007803
 8007658:	0800773f 	.word	0x0800773f
 800765c:	08007803 	.word	0x08007803
 8007660:	08007803 	.word	0x08007803
 8007664:	08007803 	.word	0x08007803
 8007668:	08007781 	.word	0x08007781
 800766c:	08007803 	.word	0x08007803
 8007670:	08007803 	.word	0x08007803
 8007674:	08007803 	.word	0x08007803
 8007678:	080077c1 	.word	0x080077c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68b9      	ldr	r1, [r7, #8]
 8007682:	4618      	mov	r0, r3
 8007684:	f000 f9a2 	bl	80079cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	699a      	ldr	r2, [r3, #24]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0208 	orr.w	r2, r2, #8
 8007696:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	699a      	ldr	r2, [r3, #24]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f022 0204 	bic.w	r2, r2, #4
 80076a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6999      	ldr	r1, [r3, #24]
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	691a      	ldr	r2, [r3, #16]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	430a      	orrs	r2, r1
 80076b8:	619a      	str	r2, [r3, #24]
      break;
 80076ba:	e0a5      	b.n	8007808 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	68b9      	ldr	r1, [r7, #8]
 80076c2:	4618      	mov	r0, r3
 80076c4:	f000 f9f4 	bl	8007ab0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	699a      	ldr	r2, [r3, #24]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	699a      	ldr	r2, [r3, #24]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	6999      	ldr	r1, [r3, #24]
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	021a      	lsls	r2, r3, #8
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	430a      	orrs	r2, r1
 80076fa:	619a      	str	r2, [r3, #24]
      break;
 80076fc:	e084      	b.n	8007808 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	68b9      	ldr	r1, [r7, #8]
 8007704:	4618      	mov	r0, r3
 8007706:	f000 fa4b 	bl	8007ba0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	69da      	ldr	r2, [r3, #28]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f042 0208 	orr.w	r2, r2, #8
 8007718:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	69da      	ldr	r2, [r3, #28]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f022 0204 	bic.w	r2, r2, #4
 8007728:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	69d9      	ldr	r1, [r3, #28]
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	691a      	ldr	r2, [r3, #16]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	430a      	orrs	r2, r1
 800773a:	61da      	str	r2, [r3, #28]
      break;
 800773c:	e064      	b.n	8007808 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68b9      	ldr	r1, [r7, #8]
 8007744:	4618      	mov	r0, r3
 8007746:	f000 faa1 	bl	8007c8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	69da      	ldr	r2, [r3, #28]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007758:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	69da      	ldr	r2, [r3, #28]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007768:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69d9      	ldr	r1, [r3, #28]
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	021a      	lsls	r2, r3, #8
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	430a      	orrs	r2, r1
 800777c:	61da      	str	r2, [r3, #28]
      break;
 800777e:	e043      	b.n	8007808 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68b9      	ldr	r1, [r7, #8]
 8007786:	4618      	mov	r0, r3
 8007788:	f000 fad8 	bl	8007d3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f042 0208 	orr.w	r2, r2, #8
 800779a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f022 0204 	bic.w	r2, r2, #4
 80077aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	691a      	ldr	r2, [r3, #16]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	430a      	orrs	r2, r1
 80077bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80077be:	e023      	b.n	8007808 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	68b9      	ldr	r1, [r7, #8]
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 fb0a 	bl	8007de0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	021a      	lsls	r2, r3, #8
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	430a      	orrs	r2, r1
 80077fe:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007800:	e002      	b.n	8007808 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	75fb      	strb	r3, [r7, #23]
      break;
 8007806:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007810:	7dfb      	ldrb	r3, [r7, #23]
}
 8007812:	4618      	mov	r0, r3
 8007814:	3718      	adds	r7, #24
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop

0800781c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007824:	bf00      	nop
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007838:	bf00      	nop
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007860:	bf00      	nop
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007874:	bf00      	nop
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr

08007880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a43      	ldr	r2, [pc, #268]	@ (80079a0 <TIM_Base_SetConfig+0x120>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d013      	beq.n	80078c0 <TIM_Base_SetConfig+0x40>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800789e:	d00f      	beq.n	80078c0 <TIM_Base_SetConfig+0x40>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a40      	ldr	r2, [pc, #256]	@ (80079a4 <TIM_Base_SetConfig+0x124>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d00b      	beq.n	80078c0 <TIM_Base_SetConfig+0x40>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a3f      	ldr	r2, [pc, #252]	@ (80079a8 <TIM_Base_SetConfig+0x128>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d007      	beq.n	80078c0 <TIM_Base_SetConfig+0x40>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a3e      	ldr	r2, [pc, #248]	@ (80079ac <TIM_Base_SetConfig+0x12c>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d003      	beq.n	80078c0 <TIM_Base_SetConfig+0x40>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a3d      	ldr	r2, [pc, #244]	@ (80079b0 <TIM_Base_SetConfig+0x130>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d108      	bne.n	80078d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a32      	ldr	r2, [pc, #200]	@ (80079a0 <TIM_Base_SetConfig+0x120>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d02b      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078e0:	d027      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a2f      	ldr	r2, [pc, #188]	@ (80079a4 <TIM_Base_SetConfig+0x124>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d023      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a2e      	ldr	r2, [pc, #184]	@ (80079a8 <TIM_Base_SetConfig+0x128>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d01f      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a2d      	ldr	r2, [pc, #180]	@ (80079ac <TIM_Base_SetConfig+0x12c>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d01b      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a2c      	ldr	r2, [pc, #176]	@ (80079b0 <TIM_Base_SetConfig+0x130>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d017      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a2b      	ldr	r2, [pc, #172]	@ (80079b4 <TIM_Base_SetConfig+0x134>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d013      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a2a      	ldr	r2, [pc, #168]	@ (80079b8 <TIM_Base_SetConfig+0x138>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d00f      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a29      	ldr	r2, [pc, #164]	@ (80079bc <TIM_Base_SetConfig+0x13c>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d00b      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a28      	ldr	r2, [pc, #160]	@ (80079c0 <TIM_Base_SetConfig+0x140>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d007      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a27      	ldr	r2, [pc, #156]	@ (80079c4 <TIM_Base_SetConfig+0x144>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d003      	beq.n	8007932 <TIM_Base_SetConfig+0xb2>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a26      	ldr	r2, [pc, #152]	@ (80079c8 <TIM_Base_SetConfig+0x148>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d108      	bne.n	8007944 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	4313      	orrs	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	4313      	orrs	r3, r2
 8007950:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	689a      	ldr	r2, [r3, #8]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a0e      	ldr	r2, [pc, #56]	@ (80079a0 <TIM_Base_SetConfig+0x120>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d003      	beq.n	8007972 <TIM_Base_SetConfig+0xf2>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a10      	ldr	r2, [pc, #64]	@ (80079b0 <TIM_Base_SetConfig+0x130>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d103      	bne.n	800797a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	691a      	ldr	r2, [r3, #16]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f043 0204 	orr.w	r2, r3, #4
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	601a      	str	r2, [r3, #0]
}
 8007992:	bf00      	nop
 8007994:	3714      	adds	r7, #20
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	40010000 	.word	0x40010000
 80079a4:	40000400 	.word	0x40000400
 80079a8:	40000800 	.word	0x40000800
 80079ac:	40000c00 	.word	0x40000c00
 80079b0:	40010400 	.word	0x40010400
 80079b4:	40014000 	.word	0x40014000
 80079b8:	40014400 	.word	0x40014400
 80079bc:	40014800 	.word	0x40014800
 80079c0:	40001800 	.word	0x40001800
 80079c4:	40001c00 	.word	0x40001c00
 80079c8:	40002000 	.word	0x40002000

080079cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b087      	sub	sp, #28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	f023 0201 	bic.w	r2, r3, #1
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079f4:	68fa      	ldr	r2, [r7, #12]
 80079f6:	4b2b      	ldr	r3, [pc, #172]	@ (8007aa4 <TIM_OC1_SetConfig+0xd8>)
 80079f8:	4013      	ands	r3, r2
 80079fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f023 0303 	bic.w	r3, r3, #3
 8007a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f023 0302 	bic.w	r3, r3, #2
 8007a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	697a      	ldr	r2, [r7, #20]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a21      	ldr	r2, [pc, #132]	@ (8007aa8 <TIM_OC1_SetConfig+0xdc>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d003      	beq.n	8007a30 <TIM_OC1_SetConfig+0x64>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	4a20      	ldr	r2, [pc, #128]	@ (8007aac <TIM_OC1_SetConfig+0xe0>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d10c      	bne.n	8007a4a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f023 0308 	bic.w	r3, r3, #8
 8007a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	697a      	ldr	r2, [r7, #20]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f023 0304 	bic.w	r3, r3, #4
 8007a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a16      	ldr	r2, [pc, #88]	@ (8007aa8 <TIM_OC1_SetConfig+0xdc>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d003      	beq.n	8007a5a <TIM_OC1_SetConfig+0x8e>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a15      	ldr	r2, [pc, #84]	@ (8007aac <TIM_OC1_SetConfig+0xe0>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d111      	bne.n	8007a7e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	693a      	ldr	r2, [r7, #16]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	699b      	ldr	r3, [r3, #24]
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	685a      	ldr	r2, [r3, #4]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	697a      	ldr	r2, [r7, #20]
 8007a96:	621a      	str	r2, [r3, #32]
}
 8007a98:	bf00      	nop
 8007a9a:	371c      	adds	r7, #28
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr
 8007aa4:	fffeff8f 	.word	0xfffeff8f
 8007aa8:	40010000 	.word	0x40010000
 8007aac:	40010400 	.word	0x40010400

08007ab0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a1b      	ldr	r3, [r3, #32]
 8007abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a1b      	ldr	r3, [r3, #32]
 8007ac4:	f023 0210 	bic.w	r2, r3, #16
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	4b2e      	ldr	r3, [pc, #184]	@ (8007b94 <TIM_OC2_SetConfig+0xe4>)
 8007adc:	4013      	ands	r3, r2
 8007ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	021b      	lsls	r3, r3, #8
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	f023 0320 	bic.w	r3, r3, #32
 8007afa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	011b      	lsls	r3, r3, #4
 8007b02:	697a      	ldr	r2, [r7, #20]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a23      	ldr	r2, [pc, #140]	@ (8007b98 <TIM_OC2_SetConfig+0xe8>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d003      	beq.n	8007b18 <TIM_OC2_SetConfig+0x68>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a22      	ldr	r2, [pc, #136]	@ (8007b9c <TIM_OC2_SetConfig+0xec>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d10d      	bne.n	8007b34 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	011b      	lsls	r3, r3, #4
 8007b26:	697a      	ldr	r2, [r7, #20]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b32:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a18      	ldr	r2, [pc, #96]	@ (8007b98 <TIM_OC2_SetConfig+0xe8>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d003      	beq.n	8007b44 <TIM_OC2_SetConfig+0x94>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a17      	ldr	r2, [pc, #92]	@ (8007b9c <TIM_OC2_SetConfig+0xec>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d113      	bne.n	8007b6c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	693a      	ldr	r2, [r7, #16]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	699b      	ldr	r3, [r3, #24]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	693a      	ldr	r2, [r7, #16]
 8007b70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	685a      	ldr	r2, [r3, #4]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	621a      	str	r2, [r3, #32]
}
 8007b86:	bf00      	nop
 8007b88:	371c      	adds	r7, #28
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	feff8fff 	.word	0xfeff8fff
 8007b98:	40010000 	.word	0x40010000
 8007b9c:	40010400 	.word	0x40010400

08007ba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6a1b      	ldr	r3, [r3, #32]
 8007bb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	69db      	ldr	r3, [r3, #28]
 8007bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	4b2d      	ldr	r3, [pc, #180]	@ (8007c80 <TIM_OC3_SetConfig+0xe0>)
 8007bcc:	4013      	ands	r3, r2
 8007bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f023 0303 	bic.w	r3, r3, #3
 8007bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68fa      	ldr	r2, [r7, #12]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	021b      	lsls	r3, r3, #8
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a22      	ldr	r2, [pc, #136]	@ (8007c84 <TIM_OC3_SetConfig+0xe4>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d003      	beq.n	8007c06 <TIM_OC3_SetConfig+0x66>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a21      	ldr	r2, [pc, #132]	@ (8007c88 <TIM_OC3_SetConfig+0xe8>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d10d      	bne.n	8007c22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	021b      	lsls	r3, r3, #8
 8007c14:	697a      	ldr	r2, [r7, #20]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a17      	ldr	r2, [pc, #92]	@ (8007c84 <TIM_OC3_SetConfig+0xe4>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d003      	beq.n	8007c32 <TIM_OC3_SetConfig+0x92>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a16      	ldr	r2, [pc, #88]	@ (8007c88 <TIM_OC3_SetConfig+0xe8>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d113      	bne.n	8007c5a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	695b      	ldr	r3, [r3, #20]
 8007c46:	011b      	lsls	r3, r3, #4
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	011b      	lsls	r3, r3, #4
 8007c54:	693a      	ldr	r2, [r7, #16]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	693a      	ldr	r2, [r7, #16]
 8007c5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	685a      	ldr	r2, [r3, #4]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	621a      	str	r2, [r3, #32]
}
 8007c74:	bf00      	nop
 8007c76:	371c      	adds	r7, #28
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	fffeff8f 	.word	0xfffeff8f
 8007c84:	40010000 	.word	0x40010000
 8007c88:	40010400 	.word	0x40010400

08007c8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a1b      	ldr	r3, [r3, #32]
 8007ca0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8007d30 <TIM_OC4_SetConfig+0xa4>)
 8007cb8:	4013      	ands	r3, r2
 8007cba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	021b      	lsls	r3, r3, #8
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007cd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	031b      	lsls	r3, r3, #12
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a13      	ldr	r2, [pc, #76]	@ (8007d34 <TIM_OC4_SetConfig+0xa8>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d003      	beq.n	8007cf4 <TIM_OC4_SetConfig+0x68>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a12      	ldr	r2, [pc, #72]	@ (8007d38 <TIM_OC4_SetConfig+0xac>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d109      	bne.n	8007d08 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cfa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	695b      	ldr	r3, [r3, #20]
 8007d00:	019b      	lsls	r3, r3, #6
 8007d02:	697a      	ldr	r2, [r7, #20]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	697a      	ldr	r2, [r7, #20]
 8007d0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	68fa      	ldr	r2, [r7, #12]
 8007d12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	685a      	ldr	r2, [r3, #4]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	621a      	str	r2, [r3, #32]
}
 8007d22:	bf00      	nop
 8007d24:	371c      	adds	r7, #28
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	feff8fff 	.word	0xfeff8fff
 8007d34:	40010000 	.word	0x40010000
 8007d38:	40010400 	.word	0x40010400

08007d3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b087      	sub	sp, #28
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a1b      	ldr	r3, [r3, #32]
 8007d4a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6a1b      	ldr	r3, [r3, #32]
 8007d50:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	4b1b      	ldr	r3, [pc, #108]	@ (8007dd4 <TIM_OC5_SetConfig+0x98>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007d7c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	041b      	lsls	r3, r3, #16
 8007d84:	693a      	ldr	r2, [r7, #16]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a12      	ldr	r2, [pc, #72]	@ (8007dd8 <TIM_OC5_SetConfig+0x9c>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d003      	beq.n	8007d9a <TIM_OC5_SetConfig+0x5e>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a11      	ldr	r2, [pc, #68]	@ (8007ddc <TIM_OC5_SetConfig+0xa0>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d109      	bne.n	8007dae <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007da0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	695b      	ldr	r3, [r3, #20]
 8007da6:	021b      	lsls	r3, r3, #8
 8007da8:	697a      	ldr	r2, [r7, #20]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	685a      	ldr	r2, [r3, #4]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	693a      	ldr	r2, [r7, #16]
 8007dc6:	621a      	str	r2, [r3, #32]
}
 8007dc8:	bf00      	nop
 8007dca:	371c      	adds	r7, #28
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr
 8007dd4:	fffeff8f 	.word	0xfffeff8f
 8007dd8:	40010000 	.word	0x40010000
 8007ddc:	40010400 	.word	0x40010400

08007de0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b087      	sub	sp, #28
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a1b      	ldr	r3, [r3, #32]
 8007dee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a1b      	ldr	r3, [r3, #32]
 8007df4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	4b1c      	ldr	r3, [pc, #112]	@ (8007e7c <TIM_OC6_SetConfig+0x9c>)
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	021b      	lsls	r3, r3, #8
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	051b      	lsls	r3, r3, #20
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	4a13      	ldr	r2, [pc, #76]	@ (8007e80 <TIM_OC6_SetConfig+0xa0>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d003      	beq.n	8007e40 <TIM_OC6_SetConfig+0x60>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a12      	ldr	r2, [pc, #72]	@ (8007e84 <TIM_OC6_SetConfig+0xa4>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d109      	bne.n	8007e54 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	695b      	ldr	r3, [r3, #20]
 8007e4c:	029b      	lsls	r3, r3, #10
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	4313      	orrs	r3, r2
 8007e52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	697a      	ldr	r2, [r7, #20]
 8007e58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	621a      	str	r2, [r3, #32]
}
 8007e6e:	bf00      	nop
 8007e70:	371c      	adds	r7, #28
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	feff8fff 	.word	0xfeff8fff
 8007e80:	40010000 	.word	0x40010000
 8007e84:	40010400 	.word	0x40010400

08007e88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d101      	bne.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	e06d      	b.n	8007f7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2202      	movs	r2, #2
 8007eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a30      	ldr	r2, [pc, #192]	@ (8007f88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d004      	beq.n	8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a2f      	ldr	r2, [pc, #188]	@ (8007f8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d108      	bne.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007eda:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68fa      	ldr	r2, [r7, #12]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a20      	ldr	r2, [pc, #128]	@ (8007f88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d022      	beq.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f12:	d01d      	beq.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a1d      	ldr	r2, [pc, #116]	@ (8007f90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d018      	beq.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a1c      	ldr	r2, [pc, #112]	@ (8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d013      	beq.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a1a      	ldr	r2, [pc, #104]	@ (8007f98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d00e      	beq.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a15      	ldr	r2, [pc, #84]	@ (8007f8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d009      	beq.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a16      	ldr	r2, [pc, #88]	@ (8007f9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d004      	beq.n	8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a15      	ldr	r2, [pc, #84]	@ (8007fa0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d10c      	bne.n	8007f6a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f56:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3714      	adds	r7, #20
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr
 8007f88:	40010000 	.word	0x40010000
 8007f8c:	40010400 	.word	0x40010400
 8007f90:	40000400 	.word	0x40000400
 8007f94:	40000800 	.word	0x40000800
 8007f98:	40000c00 	.word	0x40000c00
 8007f9c:	40014000 	.word	0x40014000
 8007fa0:	40001800 	.word	0x40001800

08007fa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fac:	bf00      	nop
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d101      	bne.n	8007ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e040      	b.n	8008074 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d106      	bne.n	8008008 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7fa fa80 	bl	8002508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2224      	movs	r2, #36	@ 0x24
 800800c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f022 0201 	bic.w	r2, r2, #1
 800801c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008022:	2b00      	cmp	r3, #0
 8008024:	d002      	beq.n	800802c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 fdb8 	bl	8008b9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 fb51 	bl	80086d4 <UART_SetConfig>
 8008032:	4603      	mov	r3, r0
 8008034:	2b01      	cmp	r3, #1
 8008036:	d101      	bne.n	800803c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	e01b      	b.n	8008074 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	685a      	ldr	r2, [r3, #4]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800804a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	689a      	ldr	r2, [r3, #8]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800805a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681a      	ldr	r2, [r3, #0]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f042 0201 	orr.w	r2, r2, #1
 800806a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 fe37 	bl	8008ce0 <UART_CheckIdleState>
 8008072:	4603      	mov	r3, r0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3708      	adds	r7, #8
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b0ba      	sub	sp, #232	@ 0xe8
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	69db      	ldr	r3, [r3, #28]
 800808a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80080a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80080a6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80080aa:	4013      	ands	r3, r2
 80080ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80080b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d115      	bne.n	80080e4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80080b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080bc:	f003 0320 	and.w	r3, r3, #32
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00f      	beq.n	80080e4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80080c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080c8:	f003 0320 	and.w	r3, r3, #32
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d009      	beq.n	80080e4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f000 82c6 	beq.w	8008666 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	4798      	blx	r3
      }
      return;
 80080e2:	e2c0      	b.n	8008666 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80080e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 8117 	beq.w	800831c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80080ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d106      	bne.n	8008108 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80080fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80080fe:	4b85      	ldr	r3, [pc, #532]	@ (8008314 <HAL_UART_IRQHandler+0x298>)
 8008100:	4013      	ands	r3, r2
 8008102:	2b00      	cmp	r3, #0
 8008104:	f000 810a 	beq.w	800831c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800810c:	f003 0301 	and.w	r3, r3, #1
 8008110:	2b00      	cmp	r3, #0
 8008112:	d011      	beq.n	8008138 <HAL_UART_IRQHandler+0xbc>
 8008114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800811c:	2b00      	cmp	r3, #0
 800811e:	d00b      	beq.n	8008138 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2201      	movs	r2, #1
 8008126:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800812e:	f043 0201 	orr.w	r2, r3, #1
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800813c:	f003 0302 	and.w	r3, r3, #2
 8008140:	2b00      	cmp	r3, #0
 8008142:	d011      	beq.n	8008168 <HAL_UART_IRQHandler+0xec>
 8008144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008148:	f003 0301 	and.w	r3, r3, #1
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00b      	beq.n	8008168 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2202      	movs	r2, #2
 8008156:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800815e:	f043 0204 	orr.w	r2, r3, #4
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800816c:	f003 0304 	and.w	r3, r3, #4
 8008170:	2b00      	cmp	r3, #0
 8008172:	d011      	beq.n	8008198 <HAL_UART_IRQHandler+0x11c>
 8008174:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008178:	f003 0301 	and.w	r3, r3, #1
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2204      	movs	r2, #4
 8008186:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800818e:	f043 0202 	orr.w	r2, r3, #2
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800819c:	f003 0308 	and.w	r3, r3, #8
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d017      	beq.n	80081d4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80081a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081a8:	f003 0320 	and.w	r3, r3, #32
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d105      	bne.n	80081bc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80081b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081b4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d00b      	beq.n	80081d4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	2208      	movs	r2, #8
 80081c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081ca:	f043 0208 	orr.w	r2, r3, #8
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80081d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d012      	beq.n	8008206 <HAL_UART_IRQHandler+0x18a>
 80081e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d00c      	beq.n	8008206 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081fc:	f043 0220 	orr.w	r2, r3, #32
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800820c:	2b00      	cmp	r3, #0
 800820e:	f000 822c 	beq.w	800866a <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00d      	beq.n	800823a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800821e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008222:	f003 0320 	and.w	r3, r3, #32
 8008226:	2b00      	cmp	r3, #0
 8008228:	d007      	beq.n	800823a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800822e:	2b00      	cmp	r3, #0
 8008230:	d003      	beq.n	800823a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008240:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689b      	ldr	r3, [r3, #8]
 800824a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800824e:	2b40      	cmp	r3, #64	@ 0x40
 8008250:	d005      	beq.n	800825e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008256:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800825a:	2b00      	cmp	r3, #0
 800825c:	d04f      	beq.n	80082fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 fe53 	bl	8008f0a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800826e:	2b40      	cmp	r3, #64	@ 0x40
 8008270:	d141      	bne.n	80082f6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	3308      	adds	r3, #8
 8008278:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008280:	e853 3f00 	ldrex	r3, [r3]
 8008284:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008288:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800828c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008290:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	3308      	adds	r3, #8
 800829a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800829e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80082a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80082aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80082ae:	e841 2300 	strex	r3, r2, [r1]
 80082b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80082b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1d9      	bne.n	8008272 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d013      	beq.n	80082ee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082ca:	4a13      	ldr	r2, [pc, #76]	@ (8008318 <HAL_UART_IRQHandler+0x29c>)
 80082cc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7fa fd5f 	bl	8002d96 <HAL_DMA_Abort_IT>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d017      	beq.n	800830e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80082e8:	4610      	mov	r0, r2
 80082ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082ec:	e00f      	b.n	800830e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f9d0 	bl	8008694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082f4:	e00b      	b.n	800830e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 f9cc 	bl	8008694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082fc:	e007      	b.n	800830e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f9c8 	bl	8008694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800830c:	e1ad      	b.n	800866a <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800830e:	bf00      	nop
    return;
 8008310:	e1ab      	b.n	800866a <HAL_UART_IRQHandler+0x5ee>
 8008312:	bf00      	nop
 8008314:	04000120 	.word	0x04000120
 8008318:	08008fd3 	.word	0x08008fd3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008320:	2b01      	cmp	r3, #1
 8008322:	f040 8166 	bne.w	80085f2 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800832a:	f003 0310 	and.w	r3, r3, #16
 800832e:	2b00      	cmp	r3, #0
 8008330:	f000 815f 	beq.w	80085f2 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008338:	f003 0310 	and.w	r3, r3, #16
 800833c:	2b00      	cmp	r3, #0
 800833e:	f000 8158 	beq.w	80085f2 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2210      	movs	r2, #16
 8008348:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008354:	2b40      	cmp	r3, #64	@ 0x40
 8008356:	f040 80d0 	bne.w	80084fa <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008366:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800836a:	2b00      	cmp	r3, #0
 800836c:	f000 80ab 	beq.w	80084c6 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008376:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800837a:	429a      	cmp	r2, r3
 800837c:	f080 80a3 	bcs.w	80084c6 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008386:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008394:	f000 8086 	beq.w	80084a4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80083a4:	e853 3f00 	ldrex	r3, [r3]
 80083a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80083ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80083b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	461a      	mov	r2, r3
 80083be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80083c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083c6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80083ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80083d2:	e841 2300 	strex	r3, r2, [r1]
 80083d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80083da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d1da      	bne.n	8008398 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	3308      	adds	r3, #8
 80083e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083ec:	e853 3f00 	ldrex	r3, [r3]
 80083f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80083f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083f4:	f023 0301 	bic.w	r3, r3, #1
 80083f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	3308      	adds	r3, #8
 8008402:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008406:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800840a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800840e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008412:	e841 2300 	strex	r3, r2, [r1]
 8008416:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008418:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1e1      	bne.n	80083e2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3308      	adds	r3, #8
 8008424:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008426:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008428:	e853 3f00 	ldrex	r3, [r3]
 800842c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800842e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008430:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008434:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3308      	adds	r3, #8
 800843e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008442:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008444:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008446:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008448:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800844a:	e841 2300 	strex	r3, r2, [r1]
 800844e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1e3      	bne.n	800841e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2220      	movs	r2, #32
 800845a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008472:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008474:	f023 0310 	bic.w	r3, r3, #16
 8008478:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	461a      	mov	r2, r3
 8008482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008486:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008488:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800848c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800848e:	e841 2300 	strex	r3, r2, [r1]
 8008492:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008494:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1e4      	bne.n	8008464 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fa fc09 	bl	8002cb6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	4619      	mov	r1, r3
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f8f2 	bl	80086a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80084c4:	e0d3      	b.n	800866e <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80084cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084d0:	429a      	cmp	r2, r3
 80084d2:	f040 80cc 	bne.w	800866e <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084e0:	f040 80c5 	bne.w	800866e <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2202      	movs	r2, #2
 80084e8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80084f0:	4619      	mov	r1, r3
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 f8d8 	bl	80086a8 <HAL_UARTEx_RxEventCallback>
      return;
 80084f8:	e0b9      	b.n	800866e <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008506:	b29b      	uxth	r3, r3
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008514:	b29b      	uxth	r3, r3
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 80ab 	beq.w	8008672 <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 800851c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008520:	2b00      	cmp	r3, #0
 8008522:	f000 80a6 	beq.w	8008672 <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800852e:	e853 3f00 	ldrex	r3, [r3]
 8008532:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008536:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800853a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	461a      	mov	r2, r3
 8008544:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008548:	647b      	str	r3, [r7, #68]	@ 0x44
 800854a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800854e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008550:	e841 2300 	strex	r3, r2, [r1]
 8008554:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e4      	bne.n	8008526 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	3308      	adds	r3, #8
 8008562:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008566:	e853 3f00 	ldrex	r3, [r3]
 800856a:	623b      	str	r3, [r7, #32]
   return(result);
 800856c:	6a3b      	ldr	r3, [r7, #32]
 800856e:	f023 0301 	bic.w	r3, r3, #1
 8008572:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	3308      	adds	r3, #8
 800857c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008580:	633a      	str	r2, [r7, #48]	@ 0x30
 8008582:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008584:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008586:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008588:	e841 2300 	strex	r3, r2, [r1]
 800858c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800858e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1e3      	bne.n	800855c <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2220      	movs	r2, #32
 8008598:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	e853 3f00 	ldrex	r3, [r3]
 80085b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f023 0310 	bic.w	r3, r3, #16
 80085bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	461a      	mov	r2, r3
 80085c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80085ca:	61fb      	str	r3, [r7, #28]
 80085cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ce:	69b9      	ldr	r1, [r7, #24]
 80085d0:	69fa      	ldr	r2, [r7, #28]
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	617b      	str	r3, [r7, #20]
   return(result);
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e4      	bne.n	80085a8 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2202      	movs	r2, #2
 80085e2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80085e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085e8:	4619      	mov	r1, r3
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 f85c 	bl	80086a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085f0:	e03f      	b.n	8008672 <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80085f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00e      	beq.n	800861c <HAL_UART_IRQHandler+0x5a0>
 80085fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d008      	beq.n	800861c <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008612:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f000 f853 	bl	80086c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800861a:	e02d      	b.n	8008678 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800861c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008624:	2b00      	cmp	r3, #0
 8008626:	d00e      	beq.n	8008646 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800862c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008630:	2b00      	cmp	r3, #0
 8008632:	d008      	beq.n	8008646 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008638:	2b00      	cmp	r3, #0
 800863a:	d01c      	beq.n	8008676 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	4798      	blx	r3
    }
    return;
 8008644:	e017      	b.n	8008676 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800864a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800864e:	2b00      	cmp	r3, #0
 8008650:	d012      	beq.n	8008678 <HAL_UART_IRQHandler+0x5fc>
 8008652:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800865a:	2b00      	cmp	r3, #0
 800865c:	d00c      	beq.n	8008678 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fcc9 	bl	8008ff6 <UART_EndTransmit_IT>
    return;
 8008664:	e008      	b.n	8008678 <HAL_UART_IRQHandler+0x5fc>
      return;
 8008666:	bf00      	nop
 8008668:	e006      	b.n	8008678 <HAL_UART_IRQHandler+0x5fc>
    return;
 800866a:	bf00      	nop
 800866c:	e004      	b.n	8008678 <HAL_UART_IRQHandler+0x5fc>
      return;
 800866e:	bf00      	nop
 8008670:	e002      	b.n	8008678 <HAL_UART_IRQHandler+0x5fc>
      return;
 8008672:	bf00      	nop
 8008674:	e000      	b.n	8008678 <HAL_UART_IRQHandler+0x5fc>
    return;
 8008676:	bf00      	nop
  }

}
 8008678:	37e8      	adds	r7, #232	@ 0xe8
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop

08008680 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008680:	b480      	push	{r7}
 8008682:	b083      	sub	sp, #12
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008688:	bf00      	nop
 800868a:	370c      	adds	r7, #12
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800869c:	bf00      	nop
 800869e:	370c      	adds	r7, #12
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	460b      	mov	r3, r1
 80086b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086b4:	bf00      	nop
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80086c8:	bf00      	nop
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b088      	sub	sp, #32
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086dc:	2300      	movs	r3, #0
 80086de:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	689a      	ldr	r2, [r3, #8]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	691b      	ldr	r3, [r3, #16]
 80086e8:	431a      	orrs	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	431a      	orrs	r2, r3
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	69db      	ldr	r3, [r3, #28]
 80086f4:	4313      	orrs	r3, r2
 80086f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	4ba6      	ldr	r3, [pc, #664]	@ (8008998 <UART_SetConfig+0x2c4>)
 8008700:	4013      	ands	r3, r2
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	6812      	ldr	r2, [r2, #0]
 8008706:	6979      	ldr	r1, [r7, #20]
 8008708:	430b      	orrs	r3, r1
 800870a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	68da      	ldr	r2, [r3, #12]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	430a      	orrs	r2, r1
 8008720:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	699b      	ldr	r3, [r3, #24]
 8008726:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6a1b      	ldr	r3, [r3, #32]
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	4313      	orrs	r3, r2
 8008730:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	697a      	ldr	r2, [r7, #20]
 8008742:	430a      	orrs	r2, r1
 8008744:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a94      	ldr	r2, [pc, #592]	@ (800899c <UART_SetConfig+0x2c8>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d120      	bne.n	8008792 <UART_SetConfig+0xbe>
 8008750:	4b93      	ldr	r3, [pc, #588]	@ (80089a0 <UART_SetConfig+0x2cc>)
 8008752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008756:	f003 0303 	and.w	r3, r3, #3
 800875a:	2b03      	cmp	r3, #3
 800875c:	d816      	bhi.n	800878c <UART_SetConfig+0xb8>
 800875e:	a201      	add	r2, pc, #4	@ (adr r2, 8008764 <UART_SetConfig+0x90>)
 8008760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008764:	08008775 	.word	0x08008775
 8008768:	08008781 	.word	0x08008781
 800876c:	0800877b 	.word	0x0800877b
 8008770:	08008787 	.word	0x08008787
 8008774:	2301      	movs	r3, #1
 8008776:	77fb      	strb	r3, [r7, #31]
 8008778:	e150      	b.n	8008a1c <UART_SetConfig+0x348>
 800877a:	2302      	movs	r3, #2
 800877c:	77fb      	strb	r3, [r7, #31]
 800877e:	e14d      	b.n	8008a1c <UART_SetConfig+0x348>
 8008780:	2304      	movs	r3, #4
 8008782:	77fb      	strb	r3, [r7, #31]
 8008784:	e14a      	b.n	8008a1c <UART_SetConfig+0x348>
 8008786:	2308      	movs	r3, #8
 8008788:	77fb      	strb	r3, [r7, #31]
 800878a:	e147      	b.n	8008a1c <UART_SetConfig+0x348>
 800878c:	2310      	movs	r3, #16
 800878e:	77fb      	strb	r3, [r7, #31]
 8008790:	e144      	b.n	8008a1c <UART_SetConfig+0x348>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a83      	ldr	r2, [pc, #524]	@ (80089a4 <UART_SetConfig+0x2d0>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d132      	bne.n	8008802 <UART_SetConfig+0x12e>
 800879c:	4b80      	ldr	r3, [pc, #512]	@ (80089a0 <UART_SetConfig+0x2cc>)
 800879e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a2:	f003 030c 	and.w	r3, r3, #12
 80087a6:	2b0c      	cmp	r3, #12
 80087a8:	d828      	bhi.n	80087fc <UART_SetConfig+0x128>
 80087aa:	a201      	add	r2, pc, #4	@ (adr r2, 80087b0 <UART_SetConfig+0xdc>)
 80087ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b0:	080087e5 	.word	0x080087e5
 80087b4:	080087fd 	.word	0x080087fd
 80087b8:	080087fd 	.word	0x080087fd
 80087bc:	080087fd 	.word	0x080087fd
 80087c0:	080087f1 	.word	0x080087f1
 80087c4:	080087fd 	.word	0x080087fd
 80087c8:	080087fd 	.word	0x080087fd
 80087cc:	080087fd 	.word	0x080087fd
 80087d0:	080087eb 	.word	0x080087eb
 80087d4:	080087fd 	.word	0x080087fd
 80087d8:	080087fd 	.word	0x080087fd
 80087dc:	080087fd 	.word	0x080087fd
 80087e0:	080087f7 	.word	0x080087f7
 80087e4:	2300      	movs	r3, #0
 80087e6:	77fb      	strb	r3, [r7, #31]
 80087e8:	e118      	b.n	8008a1c <UART_SetConfig+0x348>
 80087ea:	2302      	movs	r3, #2
 80087ec:	77fb      	strb	r3, [r7, #31]
 80087ee:	e115      	b.n	8008a1c <UART_SetConfig+0x348>
 80087f0:	2304      	movs	r3, #4
 80087f2:	77fb      	strb	r3, [r7, #31]
 80087f4:	e112      	b.n	8008a1c <UART_SetConfig+0x348>
 80087f6:	2308      	movs	r3, #8
 80087f8:	77fb      	strb	r3, [r7, #31]
 80087fa:	e10f      	b.n	8008a1c <UART_SetConfig+0x348>
 80087fc:	2310      	movs	r3, #16
 80087fe:	77fb      	strb	r3, [r7, #31]
 8008800:	e10c      	b.n	8008a1c <UART_SetConfig+0x348>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a68      	ldr	r2, [pc, #416]	@ (80089a8 <UART_SetConfig+0x2d4>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d120      	bne.n	800884e <UART_SetConfig+0x17a>
 800880c:	4b64      	ldr	r3, [pc, #400]	@ (80089a0 <UART_SetConfig+0x2cc>)
 800880e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008812:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008816:	2b30      	cmp	r3, #48	@ 0x30
 8008818:	d013      	beq.n	8008842 <UART_SetConfig+0x16e>
 800881a:	2b30      	cmp	r3, #48	@ 0x30
 800881c:	d814      	bhi.n	8008848 <UART_SetConfig+0x174>
 800881e:	2b20      	cmp	r3, #32
 8008820:	d009      	beq.n	8008836 <UART_SetConfig+0x162>
 8008822:	2b20      	cmp	r3, #32
 8008824:	d810      	bhi.n	8008848 <UART_SetConfig+0x174>
 8008826:	2b00      	cmp	r3, #0
 8008828:	d002      	beq.n	8008830 <UART_SetConfig+0x15c>
 800882a:	2b10      	cmp	r3, #16
 800882c:	d006      	beq.n	800883c <UART_SetConfig+0x168>
 800882e:	e00b      	b.n	8008848 <UART_SetConfig+0x174>
 8008830:	2300      	movs	r3, #0
 8008832:	77fb      	strb	r3, [r7, #31]
 8008834:	e0f2      	b.n	8008a1c <UART_SetConfig+0x348>
 8008836:	2302      	movs	r3, #2
 8008838:	77fb      	strb	r3, [r7, #31]
 800883a:	e0ef      	b.n	8008a1c <UART_SetConfig+0x348>
 800883c:	2304      	movs	r3, #4
 800883e:	77fb      	strb	r3, [r7, #31]
 8008840:	e0ec      	b.n	8008a1c <UART_SetConfig+0x348>
 8008842:	2308      	movs	r3, #8
 8008844:	77fb      	strb	r3, [r7, #31]
 8008846:	e0e9      	b.n	8008a1c <UART_SetConfig+0x348>
 8008848:	2310      	movs	r3, #16
 800884a:	77fb      	strb	r3, [r7, #31]
 800884c:	e0e6      	b.n	8008a1c <UART_SetConfig+0x348>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a56      	ldr	r2, [pc, #344]	@ (80089ac <UART_SetConfig+0x2d8>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d120      	bne.n	800889a <UART_SetConfig+0x1c6>
 8008858:	4b51      	ldr	r3, [pc, #324]	@ (80089a0 <UART_SetConfig+0x2cc>)
 800885a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800885e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008862:	2bc0      	cmp	r3, #192	@ 0xc0
 8008864:	d013      	beq.n	800888e <UART_SetConfig+0x1ba>
 8008866:	2bc0      	cmp	r3, #192	@ 0xc0
 8008868:	d814      	bhi.n	8008894 <UART_SetConfig+0x1c0>
 800886a:	2b80      	cmp	r3, #128	@ 0x80
 800886c:	d009      	beq.n	8008882 <UART_SetConfig+0x1ae>
 800886e:	2b80      	cmp	r3, #128	@ 0x80
 8008870:	d810      	bhi.n	8008894 <UART_SetConfig+0x1c0>
 8008872:	2b00      	cmp	r3, #0
 8008874:	d002      	beq.n	800887c <UART_SetConfig+0x1a8>
 8008876:	2b40      	cmp	r3, #64	@ 0x40
 8008878:	d006      	beq.n	8008888 <UART_SetConfig+0x1b4>
 800887a:	e00b      	b.n	8008894 <UART_SetConfig+0x1c0>
 800887c:	2300      	movs	r3, #0
 800887e:	77fb      	strb	r3, [r7, #31]
 8008880:	e0cc      	b.n	8008a1c <UART_SetConfig+0x348>
 8008882:	2302      	movs	r3, #2
 8008884:	77fb      	strb	r3, [r7, #31]
 8008886:	e0c9      	b.n	8008a1c <UART_SetConfig+0x348>
 8008888:	2304      	movs	r3, #4
 800888a:	77fb      	strb	r3, [r7, #31]
 800888c:	e0c6      	b.n	8008a1c <UART_SetConfig+0x348>
 800888e:	2308      	movs	r3, #8
 8008890:	77fb      	strb	r3, [r7, #31]
 8008892:	e0c3      	b.n	8008a1c <UART_SetConfig+0x348>
 8008894:	2310      	movs	r3, #16
 8008896:	77fb      	strb	r3, [r7, #31]
 8008898:	e0c0      	b.n	8008a1c <UART_SetConfig+0x348>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a44      	ldr	r2, [pc, #272]	@ (80089b0 <UART_SetConfig+0x2dc>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d125      	bne.n	80088f0 <UART_SetConfig+0x21c>
 80088a4:	4b3e      	ldr	r3, [pc, #248]	@ (80089a0 <UART_SetConfig+0x2cc>)
 80088a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088b2:	d017      	beq.n	80088e4 <UART_SetConfig+0x210>
 80088b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088b8:	d817      	bhi.n	80088ea <UART_SetConfig+0x216>
 80088ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088be:	d00b      	beq.n	80088d8 <UART_SetConfig+0x204>
 80088c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088c4:	d811      	bhi.n	80088ea <UART_SetConfig+0x216>
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d003      	beq.n	80088d2 <UART_SetConfig+0x1fe>
 80088ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088ce:	d006      	beq.n	80088de <UART_SetConfig+0x20a>
 80088d0:	e00b      	b.n	80088ea <UART_SetConfig+0x216>
 80088d2:	2300      	movs	r3, #0
 80088d4:	77fb      	strb	r3, [r7, #31]
 80088d6:	e0a1      	b.n	8008a1c <UART_SetConfig+0x348>
 80088d8:	2302      	movs	r3, #2
 80088da:	77fb      	strb	r3, [r7, #31]
 80088dc:	e09e      	b.n	8008a1c <UART_SetConfig+0x348>
 80088de:	2304      	movs	r3, #4
 80088e0:	77fb      	strb	r3, [r7, #31]
 80088e2:	e09b      	b.n	8008a1c <UART_SetConfig+0x348>
 80088e4:	2308      	movs	r3, #8
 80088e6:	77fb      	strb	r3, [r7, #31]
 80088e8:	e098      	b.n	8008a1c <UART_SetConfig+0x348>
 80088ea:	2310      	movs	r3, #16
 80088ec:	77fb      	strb	r3, [r7, #31]
 80088ee:	e095      	b.n	8008a1c <UART_SetConfig+0x348>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a2f      	ldr	r2, [pc, #188]	@ (80089b4 <UART_SetConfig+0x2e0>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d125      	bne.n	8008946 <UART_SetConfig+0x272>
 80088fa:	4b29      	ldr	r3, [pc, #164]	@ (80089a0 <UART_SetConfig+0x2cc>)
 80088fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008900:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008904:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008908:	d017      	beq.n	800893a <UART_SetConfig+0x266>
 800890a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800890e:	d817      	bhi.n	8008940 <UART_SetConfig+0x26c>
 8008910:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008914:	d00b      	beq.n	800892e <UART_SetConfig+0x25a>
 8008916:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800891a:	d811      	bhi.n	8008940 <UART_SetConfig+0x26c>
 800891c:	2b00      	cmp	r3, #0
 800891e:	d003      	beq.n	8008928 <UART_SetConfig+0x254>
 8008920:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008924:	d006      	beq.n	8008934 <UART_SetConfig+0x260>
 8008926:	e00b      	b.n	8008940 <UART_SetConfig+0x26c>
 8008928:	2301      	movs	r3, #1
 800892a:	77fb      	strb	r3, [r7, #31]
 800892c:	e076      	b.n	8008a1c <UART_SetConfig+0x348>
 800892e:	2302      	movs	r3, #2
 8008930:	77fb      	strb	r3, [r7, #31]
 8008932:	e073      	b.n	8008a1c <UART_SetConfig+0x348>
 8008934:	2304      	movs	r3, #4
 8008936:	77fb      	strb	r3, [r7, #31]
 8008938:	e070      	b.n	8008a1c <UART_SetConfig+0x348>
 800893a:	2308      	movs	r3, #8
 800893c:	77fb      	strb	r3, [r7, #31]
 800893e:	e06d      	b.n	8008a1c <UART_SetConfig+0x348>
 8008940:	2310      	movs	r3, #16
 8008942:	77fb      	strb	r3, [r7, #31]
 8008944:	e06a      	b.n	8008a1c <UART_SetConfig+0x348>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a1b      	ldr	r2, [pc, #108]	@ (80089b8 <UART_SetConfig+0x2e4>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d138      	bne.n	80089c2 <UART_SetConfig+0x2ee>
 8008950:	4b13      	ldr	r3, [pc, #76]	@ (80089a0 <UART_SetConfig+0x2cc>)
 8008952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008956:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800895a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800895e:	d017      	beq.n	8008990 <UART_SetConfig+0x2bc>
 8008960:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008964:	d82a      	bhi.n	80089bc <UART_SetConfig+0x2e8>
 8008966:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800896a:	d00b      	beq.n	8008984 <UART_SetConfig+0x2b0>
 800896c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008970:	d824      	bhi.n	80089bc <UART_SetConfig+0x2e8>
 8008972:	2b00      	cmp	r3, #0
 8008974:	d003      	beq.n	800897e <UART_SetConfig+0x2aa>
 8008976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800897a:	d006      	beq.n	800898a <UART_SetConfig+0x2b6>
 800897c:	e01e      	b.n	80089bc <UART_SetConfig+0x2e8>
 800897e:	2300      	movs	r3, #0
 8008980:	77fb      	strb	r3, [r7, #31]
 8008982:	e04b      	b.n	8008a1c <UART_SetConfig+0x348>
 8008984:	2302      	movs	r3, #2
 8008986:	77fb      	strb	r3, [r7, #31]
 8008988:	e048      	b.n	8008a1c <UART_SetConfig+0x348>
 800898a:	2304      	movs	r3, #4
 800898c:	77fb      	strb	r3, [r7, #31]
 800898e:	e045      	b.n	8008a1c <UART_SetConfig+0x348>
 8008990:	2308      	movs	r3, #8
 8008992:	77fb      	strb	r3, [r7, #31]
 8008994:	e042      	b.n	8008a1c <UART_SetConfig+0x348>
 8008996:	bf00      	nop
 8008998:	efff69f3 	.word	0xefff69f3
 800899c:	40011000 	.word	0x40011000
 80089a0:	40023800 	.word	0x40023800
 80089a4:	40004400 	.word	0x40004400
 80089a8:	40004800 	.word	0x40004800
 80089ac:	40004c00 	.word	0x40004c00
 80089b0:	40005000 	.word	0x40005000
 80089b4:	40011400 	.word	0x40011400
 80089b8:	40007800 	.word	0x40007800
 80089bc:	2310      	movs	r3, #16
 80089be:	77fb      	strb	r3, [r7, #31]
 80089c0:	e02c      	b.n	8008a1c <UART_SetConfig+0x348>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a72      	ldr	r2, [pc, #456]	@ (8008b90 <UART_SetConfig+0x4bc>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d125      	bne.n	8008a18 <UART_SetConfig+0x344>
 80089cc:	4b71      	ldr	r3, [pc, #452]	@ (8008b94 <UART_SetConfig+0x4c0>)
 80089ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089d2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80089d6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80089da:	d017      	beq.n	8008a0c <UART_SetConfig+0x338>
 80089dc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80089e0:	d817      	bhi.n	8008a12 <UART_SetConfig+0x33e>
 80089e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089e6:	d00b      	beq.n	8008a00 <UART_SetConfig+0x32c>
 80089e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089ec:	d811      	bhi.n	8008a12 <UART_SetConfig+0x33e>
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d003      	beq.n	80089fa <UART_SetConfig+0x326>
 80089f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089f6:	d006      	beq.n	8008a06 <UART_SetConfig+0x332>
 80089f8:	e00b      	b.n	8008a12 <UART_SetConfig+0x33e>
 80089fa:	2300      	movs	r3, #0
 80089fc:	77fb      	strb	r3, [r7, #31]
 80089fe:	e00d      	b.n	8008a1c <UART_SetConfig+0x348>
 8008a00:	2302      	movs	r3, #2
 8008a02:	77fb      	strb	r3, [r7, #31]
 8008a04:	e00a      	b.n	8008a1c <UART_SetConfig+0x348>
 8008a06:	2304      	movs	r3, #4
 8008a08:	77fb      	strb	r3, [r7, #31]
 8008a0a:	e007      	b.n	8008a1c <UART_SetConfig+0x348>
 8008a0c:	2308      	movs	r3, #8
 8008a0e:	77fb      	strb	r3, [r7, #31]
 8008a10:	e004      	b.n	8008a1c <UART_SetConfig+0x348>
 8008a12:	2310      	movs	r3, #16
 8008a14:	77fb      	strb	r3, [r7, #31]
 8008a16:	e001      	b.n	8008a1c <UART_SetConfig+0x348>
 8008a18:	2310      	movs	r3, #16
 8008a1a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	69db      	ldr	r3, [r3, #28]
 8008a20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a24:	d15b      	bne.n	8008ade <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008a26:	7ffb      	ldrb	r3, [r7, #31]
 8008a28:	2b08      	cmp	r3, #8
 8008a2a:	d828      	bhi.n	8008a7e <UART_SetConfig+0x3aa>
 8008a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a34 <UART_SetConfig+0x360>)
 8008a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a32:	bf00      	nop
 8008a34:	08008a59 	.word	0x08008a59
 8008a38:	08008a61 	.word	0x08008a61
 8008a3c:	08008a69 	.word	0x08008a69
 8008a40:	08008a7f 	.word	0x08008a7f
 8008a44:	08008a6f 	.word	0x08008a6f
 8008a48:	08008a7f 	.word	0x08008a7f
 8008a4c:	08008a7f 	.word	0x08008a7f
 8008a50:	08008a7f 	.word	0x08008a7f
 8008a54:	08008a77 	.word	0x08008a77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a58:	f7fc ff82 	bl	8005960 <HAL_RCC_GetPCLK1Freq>
 8008a5c:	61b8      	str	r0, [r7, #24]
        break;
 8008a5e:	e013      	b.n	8008a88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a60:	f7fc ff92 	bl	8005988 <HAL_RCC_GetPCLK2Freq>
 8008a64:	61b8      	str	r0, [r7, #24]
        break;
 8008a66:	e00f      	b.n	8008a88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a68:	4b4b      	ldr	r3, [pc, #300]	@ (8008b98 <UART_SetConfig+0x4c4>)
 8008a6a:	61bb      	str	r3, [r7, #24]
        break;
 8008a6c:	e00c      	b.n	8008a88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a6e:	f7fc fe65 	bl	800573c <HAL_RCC_GetSysClockFreq>
 8008a72:	61b8      	str	r0, [r7, #24]
        break;
 8008a74:	e008      	b.n	8008a88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a7a:	61bb      	str	r3, [r7, #24]
        break;
 8008a7c:	e004      	b.n	8008a88 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	77bb      	strb	r3, [r7, #30]
        break;
 8008a86:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d074      	beq.n	8008b78 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	005a      	lsls	r2, r3, #1
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	085b      	lsrs	r3, r3, #1
 8008a98:	441a      	add	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aa2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	2b0f      	cmp	r3, #15
 8008aa8:	d916      	bls.n	8008ad8 <UART_SetConfig+0x404>
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ab0:	d212      	bcs.n	8008ad8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	f023 030f 	bic.w	r3, r3, #15
 8008aba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	085b      	lsrs	r3, r3, #1
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	f003 0307 	and.w	r3, r3, #7
 8008ac6:	b29a      	uxth	r2, r3
 8008ac8:	89fb      	ldrh	r3, [r7, #14]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	89fa      	ldrh	r2, [r7, #14]
 8008ad4:	60da      	str	r2, [r3, #12]
 8008ad6:	e04f      	b.n	8008b78 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	77bb      	strb	r3, [r7, #30]
 8008adc:	e04c      	b.n	8008b78 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ade:	7ffb      	ldrb	r3, [r7, #31]
 8008ae0:	2b08      	cmp	r3, #8
 8008ae2:	d828      	bhi.n	8008b36 <UART_SetConfig+0x462>
 8008ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8008aec <UART_SetConfig+0x418>)
 8008ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aea:	bf00      	nop
 8008aec:	08008b11 	.word	0x08008b11
 8008af0:	08008b19 	.word	0x08008b19
 8008af4:	08008b21 	.word	0x08008b21
 8008af8:	08008b37 	.word	0x08008b37
 8008afc:	08008b27 	.word	0x08008b27
 8008b00:	08008b37 	.word	0x08008b37
 8008b04:	08008b37 	.word	0x08008b37
 8008b08:	08008b37 	.word	0x08008b37
 8008b0c:	08008b2f 	.word	0x08008b2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b10:	f7fc ff26 	bl	8005960 <HAL_RCC_GetPCLK1Freq>
 8008b14:	61b8      	str	r0, [r7, #24]
        break;
 8008b16:	e013      	b.n	8008b40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b18:	f7fc ff36 	bl	8005988 <HAL_RCC_GetPCLK2Freq>
 8008b1c:	61b8      	str	r0, [r7, #24]
        break;
 8008b1e:	e00f      	b.n	8008b40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b20:	4b1d      	ldr	r3, [pc, #116]	@ (8008b98 <UART_SetConfig+0x4c4>)
 8008b22:	61bb      	str	r3, [r7, #24]
        break;
 8008b24:	e00c      	b.n	8008b40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b26:	f7fc fe09 	bl	800573c <HAL_RCC_GetSysClockFreq>
 8008b2a:	61b8      	str	r0, [r7, #24]
        break;
 8008b2c:	e008      	b.n	8008b40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b32:	61bb      	str	r3, [r7, #24]
        break;
 8008b34:	e004      	b.n	8008b40 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008b36:	2300      	movs	r3, #0
 8008b38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	77bb      	strb	r3, [r7, #30]
        break;
 8008b3e:	bf00      	nop
    }

    if (pclk != 0U)
 8008b40:	69bb      	ldr	r3, [r7, #24]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d018      	beq.n	8008b78 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	085a      	lsrs	r2, r3, #1
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	441a      	add	r2, r3
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b58:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	2b0f      	cmp	r3, #15
 8008b5e:	d909      	bls.n	8008b74 <UART_SetConfig+0x4a0>
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b66:	d205      	bcs.n	8008b74 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	b29a      	uxth	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	60da      	str	r2, [r3, #12]
 8008b72:	e001      	b.n	8008b78 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008b74:	2301      	movs	r3, #1
 8008b76:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008b84:	7fbb      	ldrb	r3, [r7, #30]
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3720      	adds	r7, #32
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	40007c00 	.word	0x40007c00
 8008b94:	40023800 	.word	0x40023800
 8008b98:	00f42400 	.word	0x00f42400

08008b9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ba8:	f003 0308 	and.w	r3, r3, #8
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00a      	beq.n	8008bc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	430a      	orrs	r2, r1
 8008bc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bca:	f003 0301 	and.w	r3, r3, #1
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00a      	beq.n	8008be8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	430a      	orrs	r2, r1
 8008be6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bec:	f003 0302 	and.w	r3, r3, #2
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d00a      	beq.n	8008c0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	430a      	orrs	r2, r1
 8008c08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c0e:	f003 0304 	and.w	r3, r3, #4
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d00a      	beq.n	8008c2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	430a      	orrs	r2, r1
 8008c2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c30:	f003 0310 	and.w	r3, r3, #16
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d00a      	beq.n	8008c4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c52:	f003 0320 	and.w	r3, r3, #32
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00a      	beq.n	8008c70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	430a      	orrs	r2, r1
 8008c6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d01a      	beq.n	8008cb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	430a      	orrs	r2, r1
 8008c90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c9a:	d10a      	bne.n	8008cb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	430a      	orrs	r2, r1
 8008cb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d00a      	beq.n	8008cd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	430a      	orrs	r2, r1
 8008cd2:	605a      	str	r2, [r3, #4]
  }
}
 8008cd4:	bf00      	nop
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b098      	sub	sp, #96	@ 0x60
 8008ce4:	af02      	add	r7, sp, #8
 8008ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cf0:	f7f9 fea0 	bl	8002a34 <HAL_GetTick>
 8008cf4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 0308 	and.w	r3, r3, #8
 8008d00:	2b08      	cmp	r3, #8
 8008d02:	d12e      	bne.n	8008d62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d08:	9300      	str	r3, [sp, #0]
 8008d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 f88c 	bl	8008e30 <UART_WaitOnFlagUntilTimeout>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d021      	beq.n	8008d62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d26:	e853 3f00 	ldrex	r3, [r3]
 8008d2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d32:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	461a      	mov	r2, r3
 8008d3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d3e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d44:	e841 2300 	strex	r3, r2, [r1]
 8008d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d1e6      	bne.n	8008d1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2220      	movs	r2, #32
 8008d54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d5e:	2303      	movs	r3, #3
 8008d60:	e062      	b.n	8008e28 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f003 0304 	and.w	r3, r3, #4
 8008d6c:	2b04      	cmp	r3, #4
 8008d6e:	d149      	bne.n	8008e04 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d74:	9300      	str	r3, [sp, #0]
 8008d76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 f856 	bl	8008e30 <UART_WaitOnFlagUntilTimeout>
 8008d84:	4603      	mov	r3, r0
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d03c      	beq.n	8008e04 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d92:	e853 3f00 	ldrex	r3, [r3]
 8008d96:	623b      	str	r3, [r7, #32]
   return(result);
 8008d98:	6a3b      	ldr	r3, [r7, #32]
 8008d9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	461a      	mov	r2, r3
 8008da6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008da8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008daa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008db0:	e841 2300 	strex	r3, r2, [r1]
 8008db4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1e6      	bne.n	8008d8a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	3308      	adds	r3, #8
 8008dc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	e853 3f00 	ldrex	r3, [r3]
 8008dca:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f023 0301 	bic.w	r3, r3, #1
 8008dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	3308      	adds	r3, #8
 8008dda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ddc:	61fa      	str	r2, [r7, #28]
 8008dde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de0:	69b9      	ldr	r1, [r7, #24]
 8008de2:	69fa      	ldr	r2, [r7, #28]
 8008de4:	e841 2300 	strex	r3, r2, [r1]
 8008de8:	617b      	str	r3, [r7, #20]
   return(result);
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1e5      	bne.n	8008dbc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2220      	movs	r2, #32
 8008df4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e00:	2303      	movs	r3, #3
 8008e02:	e011      	b.n	8008e28 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2220      	movs	r2, #32
 8008e08:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2220      	movs	r2, #32
 8008e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3758      	adds	r7, #88	@ 0x58
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	603b      	str	r3, [r7, #0]
 8008e3c:	4613      	mov	r3, r2
 8008e3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e40:	e04f      	b.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e42:	69bb      	ldr	r3, [r7, #24]
 8008e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e48:	d04b      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e4a:	f7f9 fdf3 	bl	8002a34 <HAL_GetTick>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	69ba      	ldr	r2, [r7, #24]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d302      	bcc.n	8008e60 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d101      	bne.n	8008e64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e04e      	b.n	8008f02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 0304 	and.w	r3, r3, #4
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d037      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	2b80      	cmp	r3, #128	@ 0x80
 8008e76:	d034      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	2b40      	cmp	r3, #64	@ 0x40
 8008e7c:	d031      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	69db      	ldr	r3, [r3, #28]
 8008e84:	f003 0308 	and.w	r3, r3, #8
 8008e88:	2b08      	cmp	r3, #8
 8008e8a:	d110      	bne.n	8008eae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2208      	movs	r2, #8
 8008e92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e94:	68f8      	ldr	r0, [r7, #12]
 8008e96:	f000 f838 	bl	8008f0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2208      	movs	r2, #8
 8008e9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e029      	b.n	8008f02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008eb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ebc:	d111      	bne.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ec6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f000 f81e 	bl	8008f0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2220      	movs	r2, #32
 8008ed2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008ede:	2303      	movs	r3, #3
 8008ee0:	e00f      	b.n	8008f02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	69da      	ldr	r2, [r3, #28]
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	4013      	ands	r3, r2
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	bf0c      	ite	eq
 8008ef2:	2301      	moveq	r3, #1
 8008ef4:	2300      	movne	r3, #0
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	461a      	mov	r2, r3
 8008efa:	79fb      	ldrb	r3, [r7, #7]
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d0a0      	beq.n	8008e42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3710      	adds	r7, #16
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f0a:	b480      	push	{r7}
 8008f0c:	b095      	sub	sp, #84	@ 0x54
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f1a:	e853 3f00 	ldrex	r3, [r3]
 8008f1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f30:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f38:	e841 2300 	strex	r3, r2, [r1]
 8008f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d1e6      	bne.n	8008f12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	3308      	adds	r3, #8
 8008f4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f4c:	6a3b      	ldr	r3, [r7, #32]
 8008f4e:	e853 3f00 	ldrex	r3, [r3]
 8008f52:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	f023 0301 	bic.w	r3, r3, #1
 8008f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	3308      	adds	r3, #8
 8008f62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f6c:	e841 2300 	strex	r3, r2, [r1]
 8008f70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d1e5      	bne.n	8008f44 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d118      	bne.n	8008fb2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	e853 3f00 	ldrex	r3, [r3]
 8008f8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	f023 0310 	bic.w	r3, r3, #16
 8008f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f9e:	61bb      	str	r3, [r7, #24]
 8008fa0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa2:	6979      	ldr	r1, [r7, #20]
 8008fa4:	69ba      	ldr	r2, [r7, #24]
 8008fa6:	e841 2300 	strex	r3, r2, [r1]
 8008faa:	613b      	str	r3, [r7, #16]
   return(result);
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d1e6      	bne.n	8008f80 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2220      	movs	r2, #32
 8008fb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008fc6:	bf00      	nop
 8008fc8:	3754      	adds	r7, #84	@ 0x54
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr

08008fd2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008fd2:	b580      	push	{r7, lr}
 8008fd4:	b084      	sub	sp, #16
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008fe8:	68f8      	ldr	r0, [r7, #12]
 8008fea:	f7ff fb53 	bl	8008694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fee:	bf00      	nop
 8008ff0:	3710      	adds	r7, #16
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}

08008ff6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b088      	sub	sp, #32
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	e853 3f00 	ldrex	r3, [r3]
 800900a:	60bb      	str	r3, [r7, #8]
   return(result);
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009012:	61fb      	str	r3, [r7, #28]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	461a      	mov	r2, r3
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	61bb      	str	r3, [r7, #24]
 800901e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009020:	6979      	ldr	r1, [r7, #20]
 8009022:	69ba      	ldr	r2, [r7, #24]
 8009024:	e841 2300 	strex	r3, r2, [r1]
 8009028:	613b      	str	r3, [r7, #16]
   return(result);
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1e6      	bne.n	8008ffe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2220      	movs	r2, #32
 8009034:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f7ff fb1f 	bl	8008680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009042:	bf00      	nop
 8009044:	3720      	adds	r7, #32
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
	...

0800904c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800904c:	b084      	sub	sp, #16
 800904e:	b580      	push	{r7, lr}
 8009050:	b084      	sub	sp, #16
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
 8009056:	f107 001c 	add.w	r0, r7, #28
 800905a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800905e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009062:	2b01      	cmp	r3, #1
 8009064:	d121      	bne.n	80090aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800906a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	4b21      	ldr	r3, [pc, #132]	@ (80090fc <USB_CoreInit+0xb0>)
 8009078:	4013      	ands	r3, r2
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	68db      	ldr	r3, [r3, #12]
 8009082:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800908a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800908e:	2b01      	cmp	r3, #1
 8009090:	d105      	bne.n	800909e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 fa92 	bl	80095c8 <USB_CoreReset>
 80090a4:	4603      	mov	r3, r0
 80090a6:	73fb      	strb	r3, [r7, #15]
 80090a8:	e010      	b.n	80090cc <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 fa86 	bl	80095c8 <USB_CoreReset>
 80090bc:	4603      	mov	r3, r0
 80090be:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80090cc:	7fbb      	ldrb	r3, [r7, #30]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d10b      	bne.n	80090ea <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	f043 0206 	orr.w	r2, r3, #6
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	f043 0220 	orr.w	r2, r3, #32
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80090ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3710      	adds	r7, #16
 80090f0:	46bd      	mov	sp, r7
 80090f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80090f6:	b004      	add	sp, #16
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	ffbdffbf 	.word	0xffbdffbf

08009100 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009100:	b480      	push	{r7}
 8009102:	b083      	sub	sp, #12
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	f023 0201 	bic.w	r2, r3, #1
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009114:	2300      	movs	r3, #0
}
 8009116:	4618      	mov	r0, r3
 8009118:	370c      	adds	r7, #12
 800911a:	46bd      	mov	sp, r7
 800911c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009120:	4770      	bx	lr

08009122 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009122:	b580      	push	{r7, lr}
 8009124:	b084      	sub	sp, #16
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
 800912a:	460b      	mov	r3, r1
 800912c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800912e:	2300      	movs	r3, #0
 8009130:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800913e:	78fb      	ldrb	r3, [r7, #3]
 8009140:	2b01      	cmp	r3, #1
 8009142:	d115      	bne.n	8009170 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	68db      	ldr	r3, [r3, #12]
 8009148:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009150:	200a      	movs	r0, #10
 8009152:	f7f9 fc7b 	bl	8002a4c <HAL_Delay>
      ms += 10U;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	330a      	adds	r3, #10
 800915a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fa25 	bl	80095ac <USB_GetMode>
 8009162:	4603      	mov	r3, r0
 8009164:	2b01      	cmp	r3, #1
 8009166:	d01e      	beq.n	80091a6 <USB_SetCurrentMode+0x84>
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2bc7      	cmp	r3, #199	@ 0xc7
 800916c:	d9f0      	bls.n	8009150 <USB_SetCurrentMode+0x2e>
 800916e:	e01a      	b.n	80091a6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009170:	78fb      	ldrb	r3, [r7, #3]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d115      	bne.n	80091a2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009182:	200a      	movs	r0, #10
 8009184:	f7f9 fc62 	bl	8002a4c <HAL_Delay>
      ms += 10U;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	330a      	adds	r3, #10
 800918c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 fa0c 	bl	80095ac <USB_GetMode>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d005      	beq.n	80091a6 <USB_SetCurrentMode+0x84>
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	2bc7      	cmp	r3, #199	@ 0xc7
 800919e:	d9f0      	bls.n	8009182 <USB_SetCurrentMode+0x60>
 80091a0:	e001      	b.n	80091a6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e005      	b.n	80091b2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2bc8      	cmp	r3, #200	@ 0xc8
 80091aa:	d101      	bne.n	80091b0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	e000      	b.n	80091b2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80091b0:	2300      	movs	r3, #0
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3710      	adds	r7, #16
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}
	...

080091bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80091bc:	b084      	sub	sp, #16
 80091be:	b580      	push	{r7, lr}
 80091c0:	b086      	sub	sp, #24
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
 80091c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80091ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80091d6:	2300      	movs	r3, #0
 80091d8:	613b      	str	r3, [r7, #16]
 80091da:	e009      	b.n	80091f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	3340      	adds	r3, #64	@ 0x40
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	4413      	add	r3, r2
 80091e6:	2200      	movs	r2, #0
 80091e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	3301      	adds	r3, #1
 80091ee:	613b      	str	r3, [r7, #16]
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	2b0e      	cmp	r3, #14
 80091f4:	d9f2      	bls.n	80091dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80091f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d11c      	bne.n	8009238 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	68fa      	ldr	r2, [r7, #12]
 8009208:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800920c:	f043 0302 	orr.w	r3, r3, #2
 8009210:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009216:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	601a      	str	r2, [r3, #0]
 8009236:	e005      	b.n	8009244 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800923c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800924a:	461a      	mov	r2, r3
 800924c:	2300      	movs	r3, #0
 800924e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009250:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009254:	2b01      	cmp	r3, #1
 8009256:	d10d      	bne.n	8009274 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800925c:	2b00      	cmp	r3, #0
 800925e:	d104      	bne.n	800926a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009260:	2100      	movs	r1, #0
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f968 	bl	8009538 <USB_SetDevSpeed>
 8009268:	e008      	b.n	800927c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800926a:	2101      	movs	r1, #1
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 f963 	bl	8009538 <USB_SetDevSpeed>
 8009272:	e003      	b.n	800927c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009274:	2103      	movs	r1, #3
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 f95e 	bl	8009538 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800927c:	2110      	movs	r1, #16
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 f8fa 	bl	8009478 <USB_FlushTxFifo>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	d001      	beq.n	800928e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800928a:	2301      	movs	r3, #1
 800928c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 f924 	bl	80094dc <USB_FlushRxFifo>
 8009294:	4603      	mov	r3, r0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d001      	beq.n	800929e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092a4:	461a      	mov	r2, r3
 80092a6:	2300      	movs	r3, #0
 80092a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092b0:	461a      	mov	r2, r3
 80092b2:	2300      	movs	r3, #0
 80092b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092bc:	461a      	mov	r2, r3
 80092be:	2300      	movs	r3, #0
 80092c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80092c2:	2300      	movs	r3, #0
 80092c4:	613b      	str	r3, [r7, #16]
 80092c6:	e043      	b.n	8009350 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	015a      	lsls	r2, r3, #5
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	4413      	add	r3, r2
 80092d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80092da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80092de:	d118      	bne.n	8009312 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d10a      	bne.n	80092fc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	015a      	lsls	r2, r3, #5
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	4413      	add	r3, r2
 80092ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092f2:	461a      	mov	r2, r3
 80092f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80092f8:	6013      	str	r3, [r2, #0]
 80092fa:	e013      	b.n	8009324 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	015a      	lsls	r2, r3, #5
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	4413      	add	r3, r2
 8009304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009308:	461a      	mov	r2, r3
 800930a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800930e:	6013      	str	r3, [r2, #0]
 8009310:	e008      	b.n	8009324 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	015a      	lsls	r2, r3, #5
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	4413      	add	r3, r2
 800931a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800931e:	461a      	mov	r2, r3
 8009320:	2300      	movs	r3, #0
 8009322:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	015a      	lsls	r2, r3, #5
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	4413      	add	r3, r2
 800932c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009330:	461a      	mov	r2, r3
 8009332:	2300      	movs	r3, #0
 8009334:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	015a      	lsls	r2, r3, #5
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	4413      	add	r3, r2
 800933e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009342:	461a      	mov	r2, r3
 8009344:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009348:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	3301      	adds	r3, #1
 800934e:	613b      	str	r3, [r7, #16]
 8009350:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009354:	461a      	mov	r2, r3
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	4293      	cmp	r3, r2
 800935a:	d3b5      	bcc.n	80092c8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800935c:	2300      	movs	r3, #0
 800935e:	613b      	str	r3, [r7, #16]
 8009360:	e043      	b.n	80093ea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	015a      	lsls	r2, r3, #5
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	4413      	add	r3, r2
 800936a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009374:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009378:	d118      	bne.n	80093ac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d10a      	bne.n	8009396 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	015a      	lsls	r2, r3, #5
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	4413      	add	r3, r2
 8009388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800938c:	461a      	mov	r2, r3
 800938e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009392:	6013      	str	r3, [r2, #0]
 8009394:	e013      	b.n	80093be <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	015a      	lsls	r2, r3, #5
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	4413      	add	r3, r2
 800939e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093a2:	461a      	mov	r2, r3
 80093a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80093a8:	6013      	str	r3, [r2, #0]
 80093aa:	e008      	b.n	80093be <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	015a      	lsls	r2, r3, #5
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	4413      	add	r3, r2
 80093b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093b8:	461a      	mov	r2, r3
 80093ba:	2300      	movs	r3, #0
 80093bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	015a      	lsls	r2, r3, #5
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	4413      	add	r3, r2
 80093c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093ca:	461a      	mov	r2, r3
 80093cc:	2300      	movs	r3, #0
 80093ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	015a      	lsls	r2, r3, #5
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	4413      	add	r3, r2
 80093d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093dc:	461a      	mov	r2, r3
 80093de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80093e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	3301      	adds	r3, #1
 80093e8:	613b      	str	r3, [r7, #16]
 80093ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80093ee:	461a      	mov	r2, r3
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d3b5      	bcc.n	8009362 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093fc:	691b      	ldr	r3, [r3, #16]
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009408:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2200      	movs	r2, #0
 800940e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009416:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009418:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800941c:	2b00      	cmp	r3, #0
 800941e:	d105      	bne.n	800942c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	699b      	ldr	r3, [r3, #24]
 8009424:	f043 0210 	orr.w	r2, r3, #16
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	699a      	ldr	r2, [r3, #24]
 8009430:	4b0f      	ldr	r3, [pc, #60]	@ (8009470 <USB_DevInit+0x2b4>)
 8009432:	4313      	orrs	r3, r2
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009438:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800943c:	2b00      	cmp	r3, #0
 800943e:	d005      	beq.n	800944c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	699b      	ldr	r3, [r3, #24]
 8009444:	f043 0208 	orr.w	r2, r3, #8
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800944c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009450:	2b01      	cmp	r3, #1
 8009452:	d105      	bne.n	8009460 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	699a      	ldr	r2, [r3, #24]
 8009458:	4b06      	ldr	r3, [pc, #24]	@ (8009474 <USB_DevInit+0x2b8>)
 800945a:	4313      	orrs	r3, r2
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009460:	7dfb      	ldrb	r3, [r7, #23]
}
 8009462:	4618      	mov	r0, r3
 8009464:	3718      	adds	r7, #24
 8009466:	46bd      	mov	sp, r7
 8009468:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800946c:	b004      	add	sp, #16
 800946e:	4770      	bx	lr
 8009470:	803c3800 	.word	0x803c3800
 8009474:	40000004 	.word	0x40000004

08009478 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009478:	b480      	push	{r7}
 800947a:	b085      	sub	sp, #20
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
 8009480:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009482:	2300      	movs	r3, #0
 8009484:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	3301      	adds	r3, #1
 800948a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009492:	d901      	bls.n	8009498 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009494:	2303      	movs	r3, #3
 8009496:	e01b      	b.n	80094d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	2b00      	cmp	r3, #0
 800949e:	daf2      	bge.n	8009486 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80094a0:	2300      	movs	r3, #0
 80094a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	019b      	lsls	r3, r3, #6
 80094a8:	f043 0220 	orr.w	r2, r3, #32
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	3301      	adds	r3, #1
 80094b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80094bc:	d901      	bls.n	80094c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80094be:	2303      	movs	r3, #3
 80094c0:	e006      	b.n	80094d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	691b      	ldr	r3, [r3, #16]
 80094c6:	f003 0320 	and.w	r3, r3, #32
 80094ca:	2b20      	cmp	r3, #32
 80094cc:	d0f0      	beq.n	80094b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3714      	adds	r7, #20
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr

080094dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80094e4:	2300      	movs	r3, #0
 80094e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	3301      	adds	r3, #1
 80094ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80094f4:	d901      	bls.n	80094fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80094f6:	2303      	movs	r3, #3
 80094f8:	e018      	b.n	800952c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	daf2      	bge.n	80094e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009502:	2300      	movs	r3, #0
 8009504:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2210      	movs	r2, #16
 800950a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	3301      	adds	r3, #1
 8009510:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009518:	d901      	bls.n	800951e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800951a:	2303      	movs	r3, #3
 800951c:	e006      	b.n	800952c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	f003 0310 	and.w	r3, r3, #16
 8009526:	2b10      	cmp	r3, #16
 8009528:	d0f0      	beq.n	800950c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800952a:	2300      	movs	r3, #0
}
 800952c:	4618      	mov	r0, r3
 800952e:	3714      	adds	r7, #20
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009538:	b480      	push	{r7}
 800953a:	b085      	sub	sp, #20
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	460b      	mov	r3, r1
 8009542:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800954e:	681a      	ldr	r2, [r3, #0]
 8009550:	78fb      	ldrb	r3, [r7, #3]
 8009552:	68f9      	ldr	r1, [r7, #12]
 8009554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009558:	4313      	orrs	r3, r2
 800955a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	3714      	adds	r7, #20
 8009562:	46bd      	mov	sp, r7
 8009564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009568:	4770      	bx	lr

0800956a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800956a:	b480      	push	{r7}
 800956c:	b085      	sub	sp, #20
 800956e:	af00      	add	r7, sp, #0
 8009570:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	68fa      	ldr	r2, [r7, #12]
 8009580:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009584:	f023 0303 	bic.w	r3, r3, #3
 8009588:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009598:	f043 0302 	orr.w	r3, r3, #2
 800959c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800959e:	2300      	movs	r3, #0
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3714      	adds	r7, #20
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr

080095ac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b083      	sub	sp, #12
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	695b      	ldr	r3, [r3, #20]
 80095b8:	f003 0301 	and.w	r3, r3, #1
}
 80095bc:	4618      	mov	r0, r3
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b085      	sub	sp, #20
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095d0:	2300      	movs	r3, #0
 80095d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	3301      	adds	r3, #1
 80095d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095e0:	d901      	bls.n	80095e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80095e2:	2303      	movs	r3, #3
 80095e4:	e022      	b.n	800962c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	691b      	ldr	r3, [r3, #16]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	daf2      	bge.n	80095d4 <USB_CoreReset+0xc>

  count = 10U;
 80095ee:	230a      	movs	r3, #10
 80095f0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80095f2:	e002      	b.n	80095fa <USB_CoreReset+0x32>
  {
    count--;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	3b01      	subs	r3, #1
 80095f8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d1f9      	bne.n	80095f4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	691b      	ldr	r3, [r3, #16]
 8009604:	f043 0201 	orr.w	r2, r3, #1
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	3301      	adds	r3, #1
 8009610:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009618:	d901      	bls.n	800961e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800961a:	2303      	movs	r3, #3
 800961c:	e006      	b.n	800962c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	f003 0301 	and.w	r3, r3, #1
 8009626:	2b01      	cmp	r3, #1
 8009628:	d0f0      	beq.n	800960c <USB_CoreReset+0x44>

  return HAL_OK;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	3714      	adds	r7, #20
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <__cvt>:
 8009638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800963a:	ed2d 8b02 	vpush	{d8}
 800963e:	eeb0 8b40 	vmov.f64	d8, d0
 8009642:	b085      	sub	sp, #20
 8009644:	4617      	mov	r7, r2
 8009646:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009648:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800964a:	ee18 2a90 	vmov	r2, s17
 800964e:	f025 0520 	bic.w	r5, r5, #32
 8009652:	2a00      	cmp	r2, #0
 8009654:	bfb6      	itet	lt
 8009656:	222d      	movlt	r2, #45	@ 0x2d
 8009658:	2200      	movge	r2, #0
 800965a:	eeb1 8b40 	vneglt.f64	d8, d0
 800965e:	2d46      	cmp	r5, #70	@ 0x46
 8009660:	460c      	mov	r4, r1
 8009662:	701a      	strb	r2, [r3, #0]
 8009664:	d004      	beq.n	8009670 <__cvt+0x38>
 8009666:	2d45      	cmp	r5, #69	@ 0x45
 8009668:	d100      	bne.n	800966c <__cvt+0x34>
 800966a:	3401      	adds	r4, #1
 800966c:	2102      	movs	r1, #2
 800966e:	e000      	b.n	8009672 <__cvt+0x3a>
 8009670:	2103      	movs	r1, #3
 8009672:	ab03      	add	r3, sp, #12
 8009674:	9301      	str	r3, [sp, #4]
 8009676:	ab02      	add	r3, sp, #8
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	4622      	mov	r2, r4
 800967c:	4633      	mov	r3, r6
 800967e:	eeb0 0b48 	vmov.f64	d0, d8
 8009682:	f000 fe41 	bl	800a308 <_dtoa_r>
 8009686:	2d47      	cmp	r5, #71	@ 0x47
 8009688:	d114      	bne.n	80096b4 <__cvt+0x7c>
 800968a:	07fb      	lsls	r3, r7, #31
 800968c:	d50a      	bpl.n	80096a4 <__cvt+0x6c>
 800968e:	1902      	adds	r2, r0, r4
 8009690:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009698:	bf08      	it	eq
 800969a:	9203      	streq	r2, [sp, #12]
 800969c:	2130      	movs	r1, #48	@ 0x30
 800969e:	9b03      	ldr	r3, [sp, #12]
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d319      	bcc.n	80096d8 <__cvt+0xa0>
 80096a4:	9b03      	ldr	r3, [sp, #12]
 80096a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096a8:	1a1b      	subs	r3, r3, r0
 80096aa:	6013      	str	r3, [r2, #0]
 80096ac:	b005      	add	sp, #20
 80096ae:	ecbd 8b02 	vpop	{d8}
 80096b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096b4:	2d46      	cmp	r5, #70	@ 0x46
 80096b6:	eb00 0204 	add.w	r2, r0, r4
 80096ba:	d1e9      	bne.n	8009690 <__cvt+0x58>
 80096bc:	7803      	ldrb	r3, [r0, #0]
 80096be:	2b30      	cmp	r3, #48	@ 0x30
 80096c0:	d107      	bne.n	80096d2 <__cvt+0x9a>
 80096c2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80096c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ca:	bf1c      	itt	ne
 80096cc:	f1c4 0401 	rsbne	r4, r4, #1
 80096d0:	6034      	strne	r4, [r6, #0]
 80096d2:	6833      	ldr	r3, [r6, #0]
 80096d4:	441a      	add	r2, r3
 80096d6:	e7db      	b.n	8009690 <__cvt+0x58>
 80096d8:	1c5c      	adds	r4, r3, #1
 80096da:	9403      	str	r4, [sp, #12]
 80096dc:	7019      	strb	r1, [r3, #0]
 80096de:	e7de      	b.n	800969e <__cvt+0x66>

080096e0 <__exponent>:
 80096e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096e2:	2900      	cmp	r1, #0
 80096e4:	bfba      	itte	lt
 80096e6:	4249      	neglt	r1, r1
 80096e8:	232d      	movlt	r3, #45	@ 0x2d
 80096ea:	232b      	movge	r3, #43	@ 0x2b
 80096ec:	2909      	cmp	r1, #9
 80096ee:	7002      	strb	r2, [r0, #0]
 80096f0:	7043      	strb	r3, [r0, #1]
 80096f2:	dd29      	ble.n	8009748 <__exponent+0x68>
 80096f4:	f10d 0307 	add.w	r3, sp, #7
 80096f8:	461d      	mov	r5, r3
 80096fa:	270a      	movs	r7, #10
 80096fc:	461a      	mov	r2, r3
 80096fe:	fbb1 f6f7 	udiv	r6, r1, r7
 8009702:	fb07 1416 	mls	r4, r7, r6, r1
 8009706:	3430      	adds	r4, #48	@ 0x30
 8009708:	f802 4c01 	strb.w	r4, [r2, #-1]
 800970c:	460c      	mov	r4, r1
 800970e:	2c63      	cmp	r4, #99	@ 0x63
 8009710:	f103 33ff 	add.w	r3, r3, #4294967295
 8009714:	4631      	mov	r1, r6
 8009716:	dcf1      	bgt.n	80096fc <__exponent+0x1c>
 8009718:	3130      	adds	r1, #48	@ 0x30
 800971a:	1e94      	subs	r4, r2, #2
 800971c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009720:	1c41      	adds	r1, r0, #1
 8009722:	4623      	mov	r3, r4
 8009724:	42ab      	cmp	r3, r5
 8009726:	d30a      	bcc.n	800973e <__exponent+0x5e>
 8009728:	f10d 0309 	add.w	r3, sp, #9
 800972c:	1a9b      	subs	r3, r3, r2
 800972e:	42ac      	cmp	r4, r5
 8009730:	bf88      	it	hi
 8009732:	2300      	movhi	r3, #0
 8009734:	3302      	adds	r3, #2
 8009736:	4403      	add	r3, r0
 8009738:	1a18      	subs	r0, r3, r0
 800973a:	b003      	add	sp, #12
 800973c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800973e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009742:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009746:	e7ed      	b.n	8009724 <__exponent+0x44>
 8009748:	2330      	movs	r3, #48	@ 0x30
 800974a:	3130      	adds	r1, #48	@ 0x30
 800974c:	7083      	strb	r3, [r0, #2]
 800974e:	70c1      	strb	r1, [r0, #3]
 8009750:	1d03      	adds	r3, r0, #4
 8009752:	e7f1      	b.n	8009738 <__exponent+0x58>
 8009754:	0000      	movs	r0, r0
	...

08009758 <_printf_float>:
 8009758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800975c:	b08d      	sub	sp, #52	@ 0x34
 800975e:	460c      	mov	r4, r1
 8009760:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009764:	4616      	mov	r6, r2
 8009766:	461f      	mov	r7, r3
 8009768:	4605      	mov	r5, r0
 800976a:	f000 fccb 	bl	800a104 <_localeconv_r>
 800976e:	f8d0 b000 	ldr.w	fp, [r0]
 8009772:	4658      	mov	r0, fp
 8009774:	f7f6 fdb4 	bl	80002e0 <strlen>
 8009778:	2300      	movs	r3, #0
 800977a:	930a      	str	r3, [sp, #40]	@ 0x28
 800977c:	f8d8 3000 	ldr.w	r3, [r8]
 8009780:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009784:	6822      	ldr	r2, [r4, #0]
 8009786:	9005      	str	r0, [sp, #20]
 8009788:	3307      	adds	r3, #7
 800978a:	f023 0307 	bic.w	r3, r3, #7
 800978e:	f103 0108 	add.w	r1, r3, #8
 8009792:	f8c8 1000 	str.w	r1, [r8]
 8009796:	ed93 0b00 	vldr	d0, [r3]
 800979a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80099f8 <_printf_float+0x2a0>
 800979e:	eeb0 7bc0 	vabs.f64	d7, d0
 80097a2:	eeb4 7b46 	vcmp.f64	d7, d6
 80097a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097aa:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80097ae:	dd24      	ble.n	80097fa <_printf_float+0xa2>
 80097b0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80097b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b8:	d502      	bpl.n	80097c0 <_printf_float+0x68>
 80097ba:	232d      	movs	r3, #45	@ 0x2d
 80097bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097c0:	498f      	ldr	r1, [pc, #572]	@ (8009a00 <_printf_float+0x2a8>)
 80097c2:	4b90      	ldr	r3, [pc, #576]	@ (8009a04 <_printf_float+0x2ac>)
 80097c4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80097c8:	bf8c      	ite	hi
 80097ca:	4688      	movhi	r8, r1
 80097cc:	4698      	movls	r8, r3
 80097ce:	f022 0204 	bic.w	r2, r2, #4
 80097d2:	2303      	movs	r3, #3
 80097d4:	6123      	str	r3, [r4, #16]
 80097d6:	6022      	str	r2, [r4, #0]
 80097d8:	f04f 0a00 	mov.w	sl, #0
 80097dc:	9700      	str	r7, [sp, #0]
 80097de:	4633      	mov	r3, r6
 80097e0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80097e2:	4621      	mov	r1, r4
 80097e4:	4628      	mov	r0, r5
 80097e6:	f000 f9d1 	bl	8009b8c <_printf_common>
 80097ea:	3001      	adds	r0, #1
 80097ec:	f040 8089 	bne.w	8009902 <_printf_float+0x1aa>
 80097f0:	f04f 30ff 	mov.w	r0, #4294967295
 80097f4:	b00d      	add	sp, #52	@ 0x34
 80097f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097fa:	eeb4 0b40 	vcmp.f64	d0, d0
 80097fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009802:	d709      	bvc.n	8009818 <_printf_float+0xc0>
 8009804:	ee10 3a90 	vmov	r3, s1
 8009808:	2b00      	cmp	r3, #0
 800980a:	bfbc      	itt	lt
 800980c:	232d      	movlt	r3, #45	@ 0x2d
 800980e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009812:	497d      	ldr	r1, [pc, #500]	@ (8009a08 <_printf_float+0x2b0>)
 8009814:	4b7d      	ldr	r3, [pc, #500]	@ (8009a0c <_printf_float+0x2b4>)
 8009816:	e7d5      	b.n	80097c4 <_printf_float+0x6c>
 8009818:	6863      	ldr	r3, [r4, #4]
 800981a:	1c59      	adds	r1, r3, #1
 800981c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009820:	d139      	bne.n	8009896 <_printf_float+0x13e>
 8009822:	2306      	movs	r3, #6
 8009824:	6063      	str	r3, [r4, #4]
 8009826:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800982a:	2300      	movs	r3, #0
 800982c:	6022      	str	r2, [r4, #0]
 800982e:	9303      	str	r3, [sp, #12]
 8009830:	ab0a      	add	r3, sp, #40	@ 0x28
 8009832:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009836:	ab09      	add	r3, sp, #36	@ 0x24
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	6861      	ldr	r1, [r4, #4]
 800983c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009840:	4628      	mov	r0, r5
 8009842:	f7ff fef9 	bl	8009638 <__cvt>
 8009846:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800984a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800984c:	4680      	mov	r8, r0
 800984e:	d129      	bne.n	80098a4 <_printf_float+0x14c>
 8009850:	1cc8      	adds	r0, r1, #3
 8009852:	db02      	blt.n	800985a <_printf_float+0x102>
 8009854:	6863      	ldr	r3, [r4, #4]
 8009856:	4299      	cmp	r1, r3
 8009858:	dd41      	ble.n	80098de <_printf_float+0x186>
 800985a:	f1a9 0902 	sub.w	r9, r9, #2
 800985e:	fa5f f989 	uxtb.w	r9, r9
 8009862:	3901      	subs	r1, #1
 8009864:	464a      	mov	r2, r9
 8009866:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800986a:	9109      	str	r1, [sp, #36]	@ 0x24
 800986c:	f7ff ff38 	bl	80096e0 <__exponent>
 8009870:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009872:	1813      	adds	r3, r2, r0
 8009874:	2a01      	cmp	r2, #1
 8009876:	4682      	mov	sl, r0
 8009878:	6123      	str	r3, [r4, #16]
 800987a:	dc02      	bgt.n	8009882 <_printf_float+0x12a>
 800987c:	6822      	ldr	r2, [r4, #0]
 800987e:	07d2      	lsls	r2, r2, #31
 8009880:	d501      	bpl.n	8009886 <_printf_float+0x12e>
 8009882:	3301      	adds	r3, #1
 8009884:	6123      	str	r3, [r4, #16]
 8009886:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800988a:	2b00      	cmp	r3, #0
 800988c:	d0a6      	beq.n	80097dc <_printf_float+0x84>
 800988e:	232d      	movs	r3, #45	@ 0x2d
 8009890:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009894:	e7a2      	b.n	80097dc <_printf_float+0x84>
 8009896:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800989a:	d1c4      	bne.n	8009826 <_printf_float+0xce>
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1c2      	bne.n	8009826 <_printf_float+0xce>
 80098a0:	2301      	movs	r3, #1
 80098a2:	e7bf      	b.n	8009824 <_printf_float+0xcc>
 80098a4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80098a8:	d9db      	bls.n	8009862 <_printf_float+0x10a>
 80098aa:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80098ae:	d118      	bne.n	80098e2 <_printf_float+0x18a>
 80098b0:	2900      	cmp	r1, #0
 80098b2:	6863      	ldr	r3, [r4, #4]
 80098b4:	dd0b      	ble.n	80098ce <_printf_float+0x176>
 80098b6:	6121      	str	r1, [r4, #16]
 80098b8:	b913      	cbnz	r3, 80098c0 <_printf_float+0x168>
 80098ba:	6822      	ldr	r2, [r4, #0]
 80098bc:	07d0      	lsls	r0, r2, #31
 80098be:	d502      	bpl.n	80098c6 <_printf_float+0x16e>
 80098c0:	3301      	adds	r3, #1
 80098c2:	440b      	add	r3, r1
 80098c4:	6123      	str	r3, [r4, #16]
 80098c6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80098c8:	f04f 0a00 	mov.w	sl, #0
 80098cc:	e7db      	b.n	8009886 <_printf_float+0x12e>
 80098ce:	b913      	cbnz	r3, 80098d6 <_printf_float+0x17e>
 80098d0:	6822      	ldr	r2, [r4, #0]
 80098d2:	07d2      	lsls	r2, r2, #31
 80098d4:	d501      	bpl.n	80098da <_printf_float+0x182>
 80098d6:	3302      	adds	r3, #2
 80098d8:	e7f4      	b.n	80098c4 <_printf_float+0x16c>
 80098da:	2301      	movs	r3, #1
 80098dc:	e7f2      	b.n	80098c4 <_printf_float+0x16c>
 80098de:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80098e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098e4:	4299      	cmp	r1, r3
 80098e6:	db05      	blt.n	80098f4 <_printf_float+0x19c>
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	6121      	str	r1, [r4, #16]
 80098ec:	07d8      	lsls	r0, r3, #31
 80098ee:	d5ea      	bpl.n	80098c6 <_printf_float+0x16e>
 80098f0:	1c4b      	adds	r3, r1, #1
 80098f2:	e7e7      	b.n	80098c4 <_printf_float+0x16c>
 80098f4:	2900      	cmp	r1, #0
 80098f6:	bfd4      	ite	le
 80098f8:	f1c1 0202 	rsble	r2, r1, #2
 80098fc:	2201      	movgt	r2, #1
 80098fe:	4413      	add	r3, r2
 8009900:	e7e0      	b.n	80098c4 <_printf_float+0x16c>
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	055a      	lsls	r2, r3, #21
 8009906:	d407      	bmi.n	8009918 <_printf_float+0x1c0>
 8009908:	6923      	ldr	r3, [r4, #16]
 800990a:	4642      	mov	r2, r8
 800990c:	4631      	mov	r1, r6
 800990e:	4628      	mov	r0, r5
 8009910:	47b8      	blx	r7
 8009912:	3001      	adds	r0, #1
 8009914:	d12a      	bne.n	800996c <_printf_float+0x214>
 8009916:	e76b      	b.n	80097f0 <_printf_float+0x98>
 8009918:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800991c:	f240 80e0 	bls.w	8009ae0 <_printf_float+0x388>
 8009920:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009924:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800992c:	d133      	bne.n	8009996 <_printf_float+0x23e>
 800992e:	4a38      	ldr	r2, [pc, #224]	@ (8009a10 <_printf_float+0x2b8>)
 8009930:	2301      	movs	r3, #1
 8009932:	4631      	mov	r1, r6
 8009934:	4628      	mov	r0, r5
 8009936:	47b8      	blx	r7
 8009938:	3001      	adds	r0, #1
 800993a:	f43f af59 	beq.w	80097f0 <_printf_float+0x98>
 800993e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009942:	4543      	cmp	r3, r8
 8009944:	db02      	blt.n	800994c <_printf_float+0x1f4>
 8009946:	6823      	ldr	r3, [r4, #0]
 8009948:	07d8      	lsls	r0, r3, #31
 800994a:	d50f      	bpl.n	800996c <_printf_float+0x214>
 800994c:	9b05      	ldr	r3, [sp, #20]
 800994e:	465a      	mov	r2, fp
 8009950:	4631      	mov	r1, r6
 8009952:	4628      	mov	r0, r5
 8009954:	47b8      	blx	r7
 8009956:	3001      	adds	r0, #1
 8009958:	f43f af4a 	beq.w	80097f0 <_printf_float+0x98>
 800995c:	f04f 0900 	mov.w	r9, #0
 8009960:	f108 38ff 	add.w	r8, r8, #4294967295
 8009964:	f104 0a1a 	add.w	sl, r4, #26
 8009968:	45c8      	cmp	r8, r9
 800996a:	dc09      	bgt.n	8009980 <_printf_float+0x228>
 800996c:	6823      	ldr	r3, [r4, #0]
 800996e:	079b      	lsls	r3, r3, #30
 8009970:	f100 8107 	bmi.w	8009b82 <_printf_float+0x42a>
 8009974:	68e0      	ldr	r0, [r4, #12]
 8009976:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009978:	4298      	cmp	r0, r3
 800997a:	bfb8      	it	lt
 800997c:	4618      	movlt	r0, r3
 800997e:	e739      	b.n	80097f4 <_printf_float+0x9c>
 8009980:	2301      	movs	r3, #1
 8009982:	4652      	mov	r2, sl
 8009984:	4631      	mov	r1, r6
 8009986:	4628      	mov	r0, r5
 8009988:	47b8      	blx	r7
 800998a:	3001      	adds	r0, #1
 800998c:	f43f af30 	beq.w	80097f0 <_printf_float+0x98>
 8009990:	f109 0901 	add.w	r9, r9, #1
 8009994:	e7e8      	b.n	8009968 <_printf_float+0x210>
 8009996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009998:	2b00      	cmp	r3, #0
 800999a:	dc3b      	bgt.n	8009a14 <_printf_float+0x2bc>
 800999c:	4a1c      	ldr	r2, [pc, #112]	@ (8009a10 <_printf_float+0x2b8>)
 800999e:	2301      	movs	r3, #1
 80099a0:	4631      	mov	r1, r6
 80099a2:	4628      	mov	r0, r5
 80099a4:	47b8      	blx	r7
 80099a6:	3001      	adds	r0, #1
 80099a8:	f43f af22 	beq.w	80097f0 <_printf_float+0x98>
 80099ac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80099b0:	ea59 0303 	orrs.w	r3, r9, r3
 80099b4:	d102      	bne.n	80099bc <_printf_float+0x264>
 80099b6:	6823      	ldr	r3, [r4, #0]
 80099b8:	07d9      	lsls	r1, r3, #31
 80099ba:	d5d7      	bpl.n	800996c <_printf_float+0x214>
 80099bc:	9b05      	ldr	r3, [sp, #20]
 80099be:	465a      	mov	r2, fp
 80099c0:	4631      	mov	r1, r6
 80099c2:	4628      	mov	r0, r5
 80099c4:	47b8      	blx	r7
 80099c6:	3001      	adds	r0, #1
 80099c8:	f43f af12 	beq.w	80097f0 <_printf_float+0x98>
 80099cc:	f04f 0a00 	mov.w	sl, #0
 80099d0:	f104 0b1a 	add.w	fp, r4, #26
 80099d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099d6:	425b      	negs	r3, r3
 80099d8:	4553      	cmp	r3, sl
 80099da:	dc01      	bgt.n	80099e0 <_printf_float+0x288>
 80099dc:	464b      	mov	r3, r9
 80099de:	e794      	b.n	800990a <_printf_float+0x1b2>
 80099e0:	2301      	movs	r3, #1
 80099e2:	465a      	mov	r2, fp
 80099e4:	4631      	mov	r1, r6
 80099e6:	4628      	mov	r0, r5
 80099e8:	47b8      	blx	r7
 80099ea:	3001      	adds	r0, #1
 80099ec:	f43f af00 	beq.w	80097f0 <_printf_float+0x98>
 80099f0:	f10a 0a01 	add.w	sl, sl, #1
 80099f4:	e7ee      	b.n	80099d4 <_printf_float+0x27c>
 80099f6:	bf00      	nop
 80099f8:	ffffffff 	.word	0xffffffff
 80099fc:	7fefffff 	.word	0x7fefffff
 8009a00:	0800c268 	.word	0x0800c268
 8009a04:	0800c264 	.word	0x0800c264
 8009a08:	0800c270 	.word	0x0800c270
 8009a0c:	0800c26c 	.word	0x0800c26c
 8009a10:	0800c274 	.word	0x0800c274
 8009a14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009a1a:	4553      	cmp	r3, sl
 8009a1c:	bfa8      	it	ge
 8009a1e:	4653      	movge	r3, sl
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	4699      	mov	r9, r3
 8009a24:	dc37      	bgt.n	8009a96 <_printf_float+0x33e>
 8009a26:	2300      	movs	r3, #0
 8009a28:	9307      	str	r3, [sp, #28]
 8009a2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a2e:	f104 021a 	add.w	r2, r4, #26
 8009a32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a34:	9907      	ldr	r1, [sp, #28]
 8009a36:	9306      	str	r3, [sp, #24]
 8009a38:	eba3 0309 	sub.w	r3, r3, r9
 8009a3c:	428b      	cmp	r3, r1
 8009a3e:	dc31      	bgt.n	8009aa4 <_printf_float+0x34c>
 8009a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a42:	459a      	cmp	sl, r3
 8009a44:	dc3b      	bgt.n	8009abe <_printf_float+0x366>
 8009a46:	6823      	ldr	r3, [r4, #0]
 8009a48:	07da      	lsls	r2, r3, #31
 8009a4a:	d438      	bmi.n	8009abe <_printf_float+0x366>
 8009a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a4e:	ebaa 0903 	sub.w	r9, sl, r3
 8009a52:	9b06      	ldr	r3, [sp, #24]
 8009a54:	ebaa 0303 	sub.w	r3, sl, r3
 8009a58:	4599      	cmp	r9, r3
 8009a5a:	bfa8      	it	ge
 8009a5c:	4699      	movge	r9, r3
 8009a5e:	f1b9 0f00 	cmp.w	r9, #0
 8009a62:	dc34      	bgt.n	8009ace <_printf_float+0x376>
 8009a64:	f04f 0800 	mov.w	r8, #0
 8009a68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a6c:	f104 0b1a 	add.w	fp, r4, #26
 8009a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a72:	ebaa 0303 	sub.w	r3, sl, r3
 8009a76:	eba3 0309 	sub.w	r3, r3, r9
 8009a7a:	4543      	cmp	r3, r8
 8009a7c:	f77f af76 	ble.w	800996c <_printf_float+0x214>
 8009a80:	2301      	movs	r3, #1
 8009a82:	465a      	mov	r2, fp
 8009a84:	4631      	mov	r1, r6
 8009a86:	4628      	mov	r0, r5
 8009a88:	47b8      	blx	r7
 8009a8a:	3001      	adds	r0, #1
 8009a8c:	f43f aeb0 	beq.w	80097f0 <_printf_float+0x98>
 8009a90:	f108 0801 	add.w	r8, r8, #1
 8009a94:	e7ec      	b.n	8009a70 <_printf_float+0x318>
 8009a96:	4642      	mov	r2, r8
 8009a98:	4631      	mov	r1, r6
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	47b8      	blx	r7
 8009a9e:	3001      	adds	r0, #1
 8009aa0:	d1c1      	bne.n	8009a26 <_printf_float+0x2ce>
 8009aa2:	e6a5      	b.n	80097f0 <_printf_float+0x98>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	4631      	mov	r1, r6
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	9206      	str	r2, [sp, #24]
 8009aac:	47b8      	blx	r7
 8009aae:	3001      	adds	r0, #1
 8009ab0:	f43f ae9e 	beq.w	80097f0 <_printf_float+0x98>
 8009ab4:	9b07      	ldr	r3, [sp, #28]
 8009ab6:	9a06      	ldr	r2, [sp, #24]
 8009ab8:	3301      	adds	r3, #1
 8009aba:	9307      	str	r3, [sp, #28]
 8009abc:	e7b9      	b.n	8009a32 <_printf_float+0x2da>
 8009abe:	9b05      	ldr	r3, [sp, #20]
 8009ac0:	465a      	mov	r2, fp
 8009ac2:	4631      	mov	r1, r6
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	47b8      	blx	r7
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d1bf      	bne.n	8009a4c <_printf_float+0x2f4>
 8009acc:	e690      	b.n	80097f0 <_printf_float+0x98>
 8009ace:	9a06      	ldr	r2, [sp, #24]
 8009ad0:	464b      	mov	r3, r9
 8009ad2:	4442      	add	r2, r8
 8009ad4:	4631      	mov	r1, r6
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	47b8      	blx	r7
 8009ada:	3001      	adds	r0, #1
 8009adc:	d1c2      	bne.n	8009a64 <_printf_float+0x30c>
 8009ade:	e687      	b.n	80097f0 <_printf_float+0x98>
 8009ae0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8009ae4:	f1b9 0f01 	cmp.w	r9, #1
 8009ae8:	dc01      	bgt.n	8009aee <_printf_float+0x396>
 8009aea:	07db      	lsls	r3, r3, #31
 8009aec:	d536      	bpl.n	8009b5c <_printf_float+0x404>
 8009aee:	2301      	movs	r3, #1
 8009af0:	4642      	mov	r2, r8
 8009af2:	4631      	mov	r1, r6
 8009af4:	4628      	mov	r0, r5
 8009af6:	47b8      	blx	r7
 8009af8:	3001      	adds	r0, #1
 8009afa:	f43f ae79 	beq.w	80097f0 <_printf_float+0x98>
 8009afe:	9b05      	ldr	r3, [sp, #20]
 8009b00:	465a      	mov	r2, fp
 8009b02:	4631      	mov	r1, r6
 8009b04:	4628      	mov	r0, r5
 8009b06:	47b8      	blx	r7
 8009b08:	3001      	adds	r0, #1
 8009b0a:	f43f ae71 	beq.w	80097f0 <_printf_float+0x98>
 8009b0e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009b12:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1a:	f109 39ff 	add.w	r9, r9, #4294967295
 8009b1e:	d018      	beq.n	8009b52 <_printf_float+0x3fa>
 8009b20:	464b      	mov	r3, r9
 8009b22:	f108 0201 	add.w	r2, r8, #1
 8009b26:	4631      	mov	r1, r6
 8009b28:	4628      	mov	r0, r5
 8009b2a:	47b8      	blx	r7
 8009b2c:	3001      	adds	r0, #1
 8009b2e:	d10c      	bne.n	8009b4a <_printf_float+0x3f2>
 8009b30:	e65e      	b.n	80097f0 <_printf_float+0x98>
 8009b32:	2301      	movs	r3, #1
 8009b34:	465a      	mov	r2, fp
 8009b36:	4631      	mov	r1, r6
 8009b38:	4628      	mov	r0, r5
 8009b3a:	47b8      	blx	r7
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	f43f ae57 	beq.w	80097f0 <_printf_float+0x98>
 8009b42:	f108 0801 	add.w	r8, r8, #1
 8009b46:	45c8      	cmp	r8, r9
 8009b48:	dbf3      	blt.n	8009b32 <_printf_float+0x3da>
 8009b4a:	4653      	mov	r3, sl
 8009b4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009b50:	e6dc      	b.n	800990c <_printf_float+0x1b4>
 8009b52:	f04f 0800 	mov.w	r8, #0
 8009b56:	f104 0b1a 	add.w	fp, r4, #26
 8009b5a:	e7f4      	b.n	8009b46 <_printf_float+0x3ee>
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	4642      	mov	r2, r8
 8009b60:	e7e1      	b.n	8009b26 <_printf_float+0x3ce>
 8009b62:	2301      	movs	r3, #1
 8009b64:	464a      	mov	r2, r9
 8009b66:	4631      	mov	r1, r6
 8009b68:	4628      	mov	r0, r5
 8009b6a:	47b8      	blx	r7
 8009b6c:	3001      	adds	r0, #1
 8009b6e:	f43f ae3f 	beq.w	80097f0 <_printf_float+0x98>
 8009b72:	f108 0801 	add.w	r8, r8, #1
 8009b76:	68e3      	ldr	r3, [r4, #12]
 8009b78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009b7a:	1a5b      	subs	r3, r3, r1
 8009b7c:	4543      	cmp	r3, r8
 8009b7e:	dcf0      	bgt.n	8009b62 <_printf_float+0x40a>
 8009b80:	e6f8      	b.n	8009974 <_printf_float+0x21c>
 8009b82:	f04f 0800 	mov.w	r8, #0
 8009b86:	f104 0919 	add.w	r9, r4, #25
 8009b8a:	e7f4      	b.n	8009b76 <_printf_float+0x41e>

08009b8c <_printf_common>:
 8009b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b90:	4616      	mov	r6, r2
 8009b92:	4698      	mov	r8, r3
 8009b94:	688a      	ldr	r2, [r1, #8]
 8009b96:	690b      	ldr	r3, [r1, #16]
 8009b98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	bfb8      	it	lt
 8009ba0:	4613      	movlt	r3, r2
 8009ba2:	6033      	str	r3, [r6, #0]
 8009ba4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ba8:	4607      	mov	r7, r0
 8009baa:	460c      	mov	r4, r1
 8009bac:	b10a      	cbz	r2, 8009bb2 <_printf_common+0x26>
 8009bae:	3301      	adds	r3, #1
 8009bb0:	6033      	str	r3, [r6, #0]
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	0699      	lsls	r1, r3, #26
 8009bb6:	bf42      	ittt	mi
 8009bb8:	6833      	ldrmi	r3, [r6, #0]
 8009bba:	3302      	addmi	r3, #2
 8009bbc:	6033      	strmi	r3, [r6, #0]
 8009bbe:	6825      	ldr	r5, [r4, #0]
 8009bc0:	f015 0506 	ands.w	r5, r5, #6
 8009bc4:	d106      	bne.n	8009bd4 <_printf_common+0x48>
 8009bc6:	f104 0a19 	add.w	sl, r4, #25
 8009bca:	68e3      	ldr	r3, [r4, #12]
 8009bcc:	6832      	ldr	r2, [r6, #0]
 8009bce:	1a9b      	subs	r3, r3, r2
 8009bd0:	42ab      	cmp	r3, r5
 8009bd2:	dc26      	bgt.n	8009c22 <_printf_common+0x96>
 8009bd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009bd8:	6822      	ldr	r2, [r4, #0]
 8009bda:	3b00      	subs	r3, #0
 8009bdc:	bf18      	it	ne
 8009bde:	2301      	movne	r3, #1
 8009be0:	0692      	lsls	r2, r2, #26
 8009be2:	d42b      	bmi.n	8009c3c <_printf_common+0xb0>
 8009be4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009be8:	4641      	mov	r1, r8
 8009bea:	4638      	mov	r0, r7
 8009bec:	47c8      	blx	r9
 8009bee:	3001      	adds	r0, #1
 8009bf0:	d01e      	beq.n	8009c30 <_printf_common+0xa4>
 8009bf2:	6823      	ldr	r3, [r4, #0]
 8009bf4:	6922      	ldr	r2, [r4, #16]
 8009bf6:	f003 0306 	and.w	r3, r3, #6
 8009bfa:	2b04      	cmp	r3, #4
 8009bfc:	bf02      	ittt	eq
 8009bfe:	68e5      	ldreq	r5, [r4, #12]
 8009c00:	6833      	ldreq	r3, [r6, #0]
 8009c02:	1aed      	subeq	r5, r5, r3
 8009c04:	68a3      	ldr	r3, [r4, #8]
 8009c06:	bf0c      	ite	eq
 8009c08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c0c:	2500      	movne	r5, #0
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	bfc4      	itt	gt
 8009c12:	1a9b      	subgt	r3, r3, r2
 8009c14:	18ed      	addgt	r5, r5, r3
 8009c16:	2600      	movs	r6, #0
 8009c18:	341a      	adds	r4, #26
 8009c1a:	42b5      	cmp	r5, r6
 8009c1c:	d11a      	bne.n	8009c54 <_printf_common+0xc8>
 8009c1e:	2000      	movs	r0, #0
 8009c20:	e008      	b.n	8009c34 <_printf_common+0xa8>
 8009c22:	2301      	movs	r3, #1
 8009c24:	4652      	mov	r2, sl
 8009c26:	4641      	mov	r1, r8
 8009c28:	4638      	mov	r0, r7
 8009c2a:	47c8      	blx	r9
 8009c2c:	3001      	adds	r0, #1
 8009c2e:	d103      	bne.n	8009c38 <_printf_common+0xac>
 8009c30:	f04f 30ff 	mov.w	r0, #4294967295
 8009c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c38:	3501      	adds	r5, #1
 8009c3a:	e7c6      	b.n	8009bca <_printf_common+0x3e>
 8009c3c:	18e1      	adds	r1, r4, r3
 8009c3e:	1c5a      	adds	r2, r3, #1
 8009c40:	2030      	movs	r0, #48	@ 0x30
 8009c42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c46:	4422      	add	r2, r4
 8009c48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c50:	3302      	adds	r3, #2
 8009c52:	e7c7      	b.n	8009be4 <_printf_common+0x58>
 8009c54:	2301      	movs	r3, #1
 8009c56:	4622      	mov	r2, r4
 8009c58:	4641      	mov	r1, r8
 8009c5a:	4638      	mov	r0, r7
 8009c5c:	47c8      	blx	r9
 8009c5e:	3001      	adds	r0, #1
 8009c60:	d0e6      	beq.n	8009c30 <_printf_common+0xa4>
 8009c62:	3601      	adds	r6, #1
 8009c64:	e7d9      	b.n	8009c1a <_printf_common+0x8e>
	...

08009c68 <_printf_i>:
 8009c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c6c:	7e0f      	ldrb	r7, [r1, #24]
 8009c6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c70:	2f78      	cmp	r7, #120	@ 0x78
 8009c72:	4691      	mov	r9, r2
 8009c74:	4680      	mov	r8, r0
 8009c76:	460c      	mov	r4, r1
 8009c78:	469a      	mov	sl, r3
 8009c7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c7e:	d807      	bhi.n	8009c90 <_printf_i+0x28>
 8009c80:	2f62      	cmp	r7, #98	@ 0x62
 8009c82:	d80a      	bhi.n	8009c9a <_printf_i+0x32>
 8009c84:	2f00      	cmp	r7, #0
 8009c86:	f000 80d1 	beq.w	8009e2c <_printf_i+0x1c4>
 8009c8a:	2f58      	cmp	r7, #88	@ 0x58
 8009c8c:	f000 80b8 	beq.w	8009e00 <_printf_i+0x198>
 8009c90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c98:	e03a      	b.n	8009d10 <_printf_i+0xa8>
 8009c9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c9e:	2b15      	cmp	r3, #21
 8009ca0:	d8f6      	bhi.n	8009c90 <_printf_i+0x28>
 8009ca2:	a101      	add	r1, pc, #4	@ (adr r1, 8009ca8 <_printf_i+0x40>)
 8009ca4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ca8:	08009d01 	.word	0x08009d01
 8009cac:	08009d15 	.word	0x08009d15
 8009cb0:	08009c91 	.word	0x08009c91
 8009cb4:	08009c91 	.word	0x08009c91
 8009cb8:	08009c91 	.word	0x08009c91
 8009cbc:	08009c91 	.word	0x08009c91
 8009cc0:	08009d15 	.word	0x08009d15
 8009cc4:	08009c91 	.word	0x08009c91
 8009cc8:	08009c91 	.word	0x08009c91
 8009ccc:	08009c91 	.word	0x08009c91
 8009cd0:	08009c91 	.word	0x08009c91
 8009cd4:	08009e13 	.word	0x08009e13
 8009cd8:	08009d3f 	.word	0x08009d3f
 8009cdc:	08009dcd 	.word	0x08009dcd
 8009ce0:	08009c91 	.word	0x08009c91
 8009ce4:	08009c91 	.word	0x08009c91
 8009ce8:	08009e35 	.word	0x08009e35
 8009cec:	08009c91 	.word	0x08009c91
 8009cf0:	08009d3f 	.word	0x08009d3f
 8009cf4:	08009c91 	.word	0x08009c91
 8009cf8:	08009c91 	.word	0x08009c91
 8009cfc:	08009dd5 	.word	0x08009dd5
 8009d00:	6833      	ldr	r3, [r6, #0]
 8009d02:	1d1a      	adds	r2, r3, #4
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	6032      	str	r2, [r6, #0]
 8009d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009d10:	2301      	movs	r3, #1
 8009d12:	e09c      	b.n	8009e4e <_printf_i+0x1e6>
 8009d14:	6833      	ldr	r3, [r6, #0]
 8009d16:	6820      	ldr	r0, [r4, #0]
 8009d18:	1d19      	adds	r1, r3, #4
 8009d1a:	6031      	str	r1, [r6, #0]
 8009d1c:	0606      	lsls	r6, r0, #24
 8009d1e:	d501      	bpl.n	8009d24 <_printf_i+0xbc>
 8009d20:	681d      	ldr	r5, [r3, #0]
 8009d22:	e003      	b.n	8009d2c <_printf_i+0xc4>
 8009d24:	0645      	lsls	r5, r0, #25
 8009d26:	d5fb      	bpl.n	8009d20 <_printf_i+0xb8>
 8009d28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009d2c:	2d00      	cmp	r5, #0
 8009d2e:	da03      	bge.n	8009d38 <_printf_i+0xd0>
 8009d30:	232d      	movs	r3, #45	@ 0x2d
 8009d32:	426d      	negs	r5, r5
 8009d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d38:	4858      	ldr	r0, [pc, #352]	@ (8009e9c <_printf_i+0x234>)
 8009d3a:	230a      	movs	r3, #10
 8009d3c:	e011      	b.n	8009d62 <_printf_i+0xfa>
 8009d3e:	6821      	ldr	r1, [r4, #0]
 8009d40:	6833      	ldr	r3, [r6, #0]
 8009d42:	0608      	lsls	r0, r1, #24
 8009d44:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d48:	d402      	bmi.n	8009d50 <_printf_i+0xe8>
 8009d4a:	0649      	lsls	r1, r1, #25
 8009d4c:	bf48      	it	mi
 8009d4e:	b2ad      	uxthmi	r5, r5
 8009d50:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d52:	4852      	ldr	r0, [pc, #328]	@ (8009e9c <_printf_i+0x234>)
 8009d54:	6033      	str	r3, [r6, #0]
 8009d56:	bf14      	ite	ne
 8009d58:	230a      	movne	r3, #10
 8009d5a:	2308      	moveq	r3, #8
 8009d5c:	2100      	movs	r1, #0
 8009d5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d62:	6866      	ldr	r6, [r4, #4]
 8009d64:	60a6      	str	r6, [r4, #8]
 8009d66:	2e00      	cmp	r6, #0
 8009d68:	db05      	blt.n	8009d76 <_printf_i+0x10e>
 8009d6a:	6821      	ldr	r1, [r4, #0]
 8009d6c:	432e      	orrs	r6, r5
 8009d6e:	f021 0104 	bic.w	r1, r1, #4
 8009d72:	6021      	str	r1, [r4, #0]
 8009d74:	d04b      	beq.n	8009e0e <_printf_i+0x1a6>
 8009d76:	4616      	mov	r6, r2
 8009d78:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d7c:	fb03 5711 	mls	r7, r3, r1, r5
 8009d80:	5dc7      	ldrb	r7, [r0, r7]
 8009d82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d86:	462f      	mov	r7, r5
 8009d88:	42bb      	cmp	r3, r7
 8009d8a:	460d      	mov	r5, r1
 8009d8c:	d9f4      	bls.n	8009d78 <_printf_i+0x110>
 8009d8e:	2b08      	cmp	r3, #8
 8009d90:	d10b      	bne.n	8009daa <_printf_i+0x142>
 8009d92:	6823      	ldr	r3, [r4, #0]
 8009d94:	07df      	lsls	r7, r3, #31
 8009d96:	d508      	bpl.n	8009daa <_printf_i+0x142>
 8009d98:	6923      	ldr	r3, [r4, #16]
 8009d9a:	6861      	ldr	r1, [r4, #4]
 8009d9c:	4299      	cmp	r1, r3
 8009d9e:	bfde      	ittt	le
 8009da0:	2330      	movle	r3, #48	@ 0x30
 8009da2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009da6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009daa:	1b92      	subs	r2, r2, r6
 8009dac:	6122      	str	r2, [r4, #16]
 8009dae:	f8cd a000 	str.w	sl, [sp]
 8009db2:	464b      	mov	r3, r9
 8009db4:	aa03      	add	r2, sp, #12
 8009db6:	4621      	mov	r1, r4
 8009db8:	4640      	mov	r0, r8
 8009dba:	f7ff fee7 	bl	8009b8c <_printf_common>
 8009dbe:	3001      	adds	r0, #1
 8009dc0:	d14a      	bne.n	8009e58 <_printf_i+0x1f0>
 8009dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc6:	b004      	add	sp, #16
 8009dc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dcc:	6823      	ldr	r3, [r4, #0]
 8009dce:	f043 0320 	orr.w	r3, r3, #32
 8009dd2:	6023      	str	r3, [r4, #0]
 8009dd4:	4832      	ldr	r0, [pc, #200]	@ (8009ea0 <_printf_i+0x238>)
 8009dd6:	2778      	movs	r7, #120	@ 0x78
 8009dd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ddc:	6823      	ldr	r3, [r4, #0]
 8009dde:	6831      	ldr	r1, [r6, #0]
 8009de0:	061f      	lsls	r7, r3, #24
 8009de2:	f851 5b04 	ldr.w	r5, [r1], #4
 8009de6:	d402      	bmi.n	8009dee <_printf_i+0x186>
 8009de8:	065f      	lsls	r7, r3, #25
 8009dea:	bf48      	it	mi
 8009dec:	b2ad      	uxthmi	r5, r5
 8009dee:	6031      	str	r1, [r6, #0]
 8009df0:	07d9      	lsls	r1, r3, #31
 8009df2:	bf44      	itt	mi
 8009df4:	f043 0320 	orrmi.w	r3, r3, #32
 8009df8:	6023      	strmi	r3, [r4, #0]
 8009dfa:	b11d      	cbz	r5, 8009e04 <_printf_i+0x19c>
 8009dfc:	2310      	movs	r3, #16
 8009dfe:	e7ad      	b.n	8009d5c <_printf_i+0xf4>
 8009e00:	4826      	ldr	r0, [pc, #152]	@ (8009e9c <_printf_i+0x234>)
 8009e02:	e7e9      	b.n	8009dd8 <_printf_i+0x170>
 8009e04:	6823      	ldr	r3, [r4, #0]
 8009e06:	f023 0320 	bic.w	r3, r3, #32
 8009e0a:	6023      	str	r3, [r4, #0]
 8009e0c:	e7f6      	b.n	8009dfc <_printf_i+0x194>
 8009e0e:	4616      	mov	r6, r2
 8009e10:	e7bd      	b.n	8009d8e <_printf_i+0x126>
 8009e12:	6833      	ldr	r3, [r6, #0]
 8009e14:	6825      	ldr	r5, [r4, #0]
 8009e16:	6961      	ldr	r1, [r4, #20]
 8009e18:	1d18      	adds	r0, r3, #4
 8009e1a:	6030      	str	r0, [r6, #0]
 8009e1c:	062e      	lsls	r6, r5, #24
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	d501      	bpl.n	8009e26 <_printf_i+0x1be>
 8009e22:	6019      	str	r1, [r3, #0]
 8009e24:	e002      	b.n	8009e2c <_printf_i+0x1c4>
 8009e26:	0668      	lsls	r0, r5, #25
 8009e28:	d5fb      	bpl.n	8009e22 <_printf_i+0x1ba>
 8009e2a:	8019      	strh	r1, [r3, #0]
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	6123      	str	r3, [r4, #16]
 8009e30:	4616      	mov	r6, r2
 8009e32:	e7bc      	b.n	8009dae <_printf_i+0x146>
 8009e34:	6833      	ldr	r3, [r6, #0]
 8009e36:	1d1a      	adds	r2, r3, #4
 8009e38:	6032      	str	r2, [r6, #0]
 8009e3a:	681e      	ldr	r6, [r3, #0]
 8009e3c:	6862      	ldr	r2, [r4, #4]
 8009e3e:	2100      	movs	r1, #0
 8009e40:	4630      	mov	r0, r6
 8009e42:	f7f6 f9fd 	bl	8000240 <memchr>
 8009e46:	b108      	cbz	r0, 8009e4c <_printf_i+0x1e4>
 8009e48:	1b80      	subs	r0, r0, r6
 8009e4a:	6060      	str	r0, [r4, #4]
 8009e4c:	6863      	ldr	r3, [r4, #4]
 8009e4e:	6123      	str	r3, [r4, #16]
 8009e50:	2300      	movs	r3, #0
 8009e52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e56:	e7aa      	b.n	8009dae <_printf_i+0x146>
 8009e58:	6923      	ldr	r3, [r4, #16]
 8009e5a:	4632      	mov	r2, r6
 8009e5c:	4649      	mov	r1, r9
 8009e5e:	4640      	mov	r0, r8
 8009e60:	47d0      	blx	sl
 8009e62:	3001      	adds	r0, #1
 8009e64:	d0ad      	beq.n	8009dc2 <_printf_i+0x15a>
 8009e66:	6823      	ldr	r3, [r4, #0]
 8009e68:	079b      	lsls	r3, r3, #30
 8009e6a:	d413      	bmi.n	8009e94 <_printf_i+0x22c>
 8009e6c:	68e0      	ldr	r0, [r4, #12]
 8009e6e:	9b03      	ldr	r3, [sp, #12]
 8009e70:	4298      	cmp	r0, r3
 8009e72:	bfb8      	it	lt
 8009e74:	4618      	movlt	r0, r3
 8009e76:	e7a6      	b.n	8009dc6 <_printf_i+0x15e>
 8009e78:	2301      	movs	r3, #1
 8009e7a:	4632      	mov	r2, r6
 8009e7c:	4649      	mov	r1, r9
 8009e7e:	4640      	mov	r0, r8
 8009e80:	47d0      	blx	sl
 8009e82:	3001      	adds	r0, #1
 8009e84:	d09d      	beq.n	8009dc2 <_printf_i+0x15a>
 8009e86:	3501      	adds	r5, #1
 8009e88:	68e3      	ldr	r3, [r4, #12]
 8009e8a:	9903      	ldr	r1, [sp, #12]
 8009e8c:	1a5b      	subs	r3, r3, r1
 8009e8e:	42ab      	cmp	r3, r5
 8009e90:	dcf2      	bgt.n	8009e78 <_printf_i+0x210>
 8009e92:	e7eb      	b.n	8009e6c <_printf_i+0x204>
 8009e94:	2500      	movs	r5, #0
 8009e96:	f104 0619 	add.w	r6, r4, #25
 8009e9a:	e7f5      	b.n	8009e88 <_printf_i+0x220>
 8009e9c:	0800c276 	.word	0x0800c276
 8009ea0:	0800c287 	.word	0x0800c287

08009ea4 <std>:
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	b510      	push	{r4, lr}
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	e9c0 3300 	strd	r3, r3, [r0]
 8009eae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009eb2:	6083      	str	r3, [r0, #8]
 8009eb4:	8181      	strh	r1, [r0, #12]
 8009eb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009eb8:	81c2      	strh	r2, [r0, #14]
 8009eba:	6183      	str	r3, [r0, #24]
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	2208      	movs	r2, #8
 8009ec0:	305c      	adds	r0, #92	@ 0x5c
 8009ec2:	f000 f916 	bl	800a0f2 <memset>
 8009ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8009efc <std+0x58>)
 8009ec8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009eca:	4b0d      	ldr	r3, [pc, #52]	@ (8009f00 <std+0x5c>)
 8009ecc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009ece:	4b0d      	ldr	r3, [pc, #52]	@ (8009f04 <std+0x60>)
 8009ed0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8009f08 <std+0x64>)
 8009ed4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8009f0c <std+0x68>)
 8009ed8:	6224      	str	r4, [r4, #32]
 8009eda:	429c      	cmp	r4, r3
 8009edc:	d006      	beq.n	8009eec <std+0x48>
 8009ede:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ee2:	4294      	cmp	r4, r2
 8009ee4:	d002      	beq.n	8009eec <std+0x48>
 8009ee6:	33d0      	adds	r3, #208	@ 0xd0
 8009ee8:	429c      	cmp	r4, r3
 8009eea:	d105      	bne.n	8009ef8 <std+0x54>
 8009eec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ef4:	f000 b97a 	b.w	800a1ec <__retarget_lock_init_recursive>
 8009ef8:	bd10      	pop	{r4, pc}
 8009efa:	bf00      	nop
 8009efc:	0800a06d 	.word	0x0800a06d
 8009f00:	0800a08f 	.word	0x0800a08f
 8009f04:	0800a0c7 	.word	0x0800a0c7
 8009f08:	0800a0eb 	.word	0x0800a0eb
 8009f0c:	20000b08 	.word	0x20000b08

08009f10 <stdio_exit_handler>:
 8009f10:	4a02      	ldr	r2, [pc, #8]	@ (8009f1c <stdio_exit_handler+0xc>)
 8009f12:	4903      	ldr	r1, [pc, #12]	@ (8009f20 <stdio_exit_handler+0x10>)
 8009f14:	4803      	ldr	r0, [pc, #12]	@ (8009f24 <stdio_exit_handler+0x14>)
 8009f16:	f000 b869 	b.w	8009fec <_fwalk_sglue>
 8009f1a:	bf00      	nop
 8009f1c:	20000064 	.word	0x20000064
 8009f20:	0800ba71 	.word	0x0800ba71
 8009f24:	20000074 	.word	0x20000074

08009f28 <cleanup_stdio>:
 8009f28:	6841      	ldr	r1, [r0, #4]
 8009f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8009f5c <cleanup_stdio+0x34>)
 8009f2c:	4299      	cmp	r1, r3
 8009f2e:	b510      	push	{r4, lr}
 8009f30:	4604      	mov	r4, r0
 8009f32:	d001      	beq.n	8009f38 <cleanup_stdio+0x10>
 8009f34:	f001 fd9c 	bl	800ba70 <_fflush_r>
 8009f38:	68a1      	ldr	r1, [r4, #8]
 8009f3a:	4b09      	ldr	r3, [pc, #36]	@ (8009f60 <cleanup_stdio+0x38>)
 8009f3c:	4299      	cmp	r1, r3
 8009f3e:	d002      	beq.n	8009f46 <cleanup_stdio+0x1e>
 8009f40:	4620      	mov	r0, r4
 8009f42:	f001 fd95 	bl	800ba70 <_fflush_r>
 8009f46:	68e1      	ldr	r1, [r4, #12]
 8009f48:	4b06      	ldr	r3, [pc, #24]	@ (8009f64 <cleanup_stdio+0x3c>)
 8009f4a:	4299      	cmp	r1, r3
 8009f4c:	d004      	beq.n	8009f58 <cleanup_stdio+0x30>
 8009f4e:	4620      	mov	r0, r4
 8009f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f54:	f001 bd8c 	b.w	800ba70 <_fflush_r>
 8009f58:	bd10      	pop	{r4, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20000b08 	.word	0x20000b08
 8009f60:	20000b70 	.word	0x20000b70
 8009f64:	20000bd8 	.word	0x20000bd8

08009f68 <global_stdio_init.part.0>:
 8009f68:	b510      	push	{r4, lr}
 8009f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8009f98 <global_stdio_init.part.0+0x30>)
 8009f6c:	4c0b      	ldr	r4, [pc, #44]	@ (8009f9c <global_stdio_init.part.0+0x34>)
 8009f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8009fa0 <global_stdio_init.part.0+0x38>)
 8009f70:	601a      	str	r2, [r3, #0]
 8009f72:	4620      	mov	r0, r4
 8009f74:	2200      	movs	r2, #0
 8009f76:	2104      	movs	r1, #4
 8009f78:	f7ff ff94 	bl	8009ea4 <std>
 8009f7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009f80:	2201      	movs	r2, #1
 8009f82:	2109      	movs	r1, #9
 8009f84:	f7ff ff8e 	bl	8009ea4 <std>
 8009f88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009f8c:	2202      	movs	r2, #2
 8009f8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f92:	2112      	movs	r1, #18
 8009f94:	f7ff bf86 	b.w	8009ea4 <std>
 8009f98:	20000c40 	.word	0x20000c40
 8009f9c:	20000b08 	.word	0x20000b08
 8009fa0:	08009f11 	.word	0x08009f11

08009fa4 <__sfp_lock_acquire>:
 8009fa4:	4801      	ldr	r0, [pc, #4]	@ (8009fac <__sfp_lock_acquire+0x8>)
 8009fa6:	f000 b922 	b.w	800a1ee <__retarget_lock_acquire_recursive>
 8009faa:	bf00      	nop
 8009fac:	20000c49 	.word	0x20000c49

08009fb0 <__sfp_lock_release>:
 8009fb0:	4801      	ldr	r0, [pc, #4]	@ (8009fb8 <__sfp_lock_release+0x8>)
 8009fb2:	f000 b91d 	b.w	800a1f0 <__retarget_lock_release_recursive>
 8009fb6:	bf00      	nop
 8009fb8:	20000c49 	.word	0x20000c49

08009fbc <__sinit>:
 8009fbc:	b510      	push	{r4, lr}
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	f7ff fff0 	bl	8009fa4 <__sfp_lock_acquire>
 8009fc4:	6a23      	ldr	r3, [r4, #32]
 8009fc6:	b11b      	cbz	r3, 8009fd0 <__sinit+0x14>
 8009fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fcc:	f7ff bff0 	b.w	8009fb0 <__sfp_lock_release>
 8009fd0:	4b04      	ldr	r3, [pc, #16]	@ (8009fe4 <__sinit+0x28>)
 8009fd2:	6223      	str	r3, [r4, #32]
 8009fd4:	4b04      	ldr	r3, [pc, #16]	@ (8009fe8 <__sinit+0x2c>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d1f5      	bne.n	8009fc8 <__sinit+0xc>
 8009fdc:	f7ff ffc4 	bl	8009f68 <global_stdio_init.part.0>
 8009fe0:	e7f2      	b.n	8009fc8 <__sinit+0xc>
 8009fe2:	bf00      	nop
 8009fe4:	08009f29 	.word	0x08009f29
 8009fe8:	20000c40 	.word	0x20000c40

08009fec <_fwalk_sglue>:
 8009fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ff0:	4607      	mov	r7, r0
 8009ff2:	4688      	mov	r8, r1
 8009ff4:	4614      	mov	r4, r2
 8009ff6:	2600      	movs	r6, #0
 8009ff8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ffc:	f1b9 0901 	subs.w	r9, r9, #1
 800a000:	d505      	bpl.n	800a00e <_fwalk_sglue+0x22>
 800a002:	6824      	ldr	r4, [r4, #0]
 800a004:	2c00      	cmp	r4, #0
 800a006:	d1f7      	bne.n	8009ff8 <_fwalk_sglue+0xc>
 800a008:	4630      	mov	r0, r6
 800a00a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a00e:	89ab      	ldrh	r3, [r5, #12]
 800a010:	2b01      	cmp	r3, #1
 800a012:	d907      	bls.n	800a024 <_fwalk_sglue+0x38>
 800a014:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a018:	3301      	adds	r3, #1
 800a01a:	d003      	beq.n	800a024 <_fwalk_sglue+0x38>
 800a01c:	4629      	mov	r1, r5
 800a01e:	4638      	mov	r0, r7
 800a020:	47c0      	blx	r8
 800a022:	4306      	orrs	r6, r0
 800a024:	3568      	adds	r5, #104	@ 0x68
 800a026:	e7e9      	b.n	8009ffc <_fwalk_sglue+0x10>

0800a028 <siprintf>:
 800a028:	b40e      	push	{r1, r2, r3}
 800a02a:	b510      	push	{r4, lr}
 800a02c:	b09d      	sub	sp, #116	@ 0x74
 800a02e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a030:	9002      	str	r0, [sp, #8]
 800a032:	9006      	str	r0, [sp, #24]
 800a034:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a038:	480a      	ldr	r0, [pc, #40]	@ (800a064 <siprintf+0x3c>)
 800a03a:	9107      	str	r1, [sp, #28]
 800a03c:	9104      	str	r1, [sp, #16]
 800a03e:	490a      	ldr	r1, [pc, #40]	@ (800a068 <siprintf+0x40>)
 800a040:	f853 2b04 	ldr.w	r2, [r3], #4
 800a044:	9105      	str	r1, [sp, #20]
 800a046:	2400      	movs	r4, #0
 800a048:	a902      	add	r1, sp, #8
 800a04a:	6800      	ldr	r0, [r0, #0]
 800a04c:	9301      	str	r3, [sp, #4]
 800a04e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a050:	f001 fb8e 	bl	800b770 <_svfiprintf_r>
 800a054:	9b02      	ldr	r3, [sp, #8]
 800a056:	701c      	strb	r4, [r3, #0]
 800a058:	b01d      	add	sp, #116	@ 0x74
 800a05a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a05e:	b003      	add	sp, #12
 800a060:	4770      	bx	lr
 800a062:	bf00      	nop
 800a064:	20000070 	.word	0x20000070
 800a068:	ffff0208 	.word	0xffff0208

0800a06c <__sread>:
 800a06c:	b510      	push	{r4, lr}
 800a06e:	460c      	mov	r4, r1
 800a070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a074:	f000 f86c 	bl	800a150 <_read_r>
 800a078:	2800      	cmp	r0, #0
 800a07a:	bfab      	itete	ge
 800a07c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a07e:	89a3      	ldrhlt	r3, [r4, #12]
 800a080:	181b      	addge	r3, r3, r0
 800a082:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a086:	bfac      	ite	ge
 800a088:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a08a:	81a3      	strhlt	r3, [r4, #12]
 800a08c:	bd10      	pop	{r4, pc}

0800a08e <__swrite>:
 800a08e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a092:	461f      	mov	r7, r3
 800a094:	898b      	ldrh	r3, [r1, #12]
 800a096:	05db      	lsls	r3, r3, #23
 800a098:	4605      	mov	r5, r0
 800a09a:	460c      	mov	r4, r1
 800a09c:	4616      	mov	r6, r2
 800a09e:	d505      	bpl.n	800a0ac <__swrite+0x1e>
 800a0a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0a4:	2302      	movs	r3, #2
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f000 f840 	bl	800a12c <_lseek_r>
 800a0ac:	89a3      	ldrh	r3, [r4, #12]
 800a0ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a0b6:	81a3      	strh	r3, [r4, #12]
 800a0b8:	4632      	mov	r2, r6
 800a0ba:	463b      	mov	r3, r7
 800a0bc:	4628      	mov	r0, r5
 800a0be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0c2:	f000 b857 	b.w	800a174 <_write_r>

0800a0c6 <__sseek>:
 800a0c6:	b510      	push	{r4, lr}
 800a0c8:	460c      	mov	r4, r1
 800a0ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ce:	f000 f82d 	bl	800a12c <_lseek_r>
 800a0d2:	1c43      	adds	r3, r0, #1
 800a0d4:	89a3      	ldrh	r3, [r4, #12]
 800a0d6:	bf15      	itete	ne
 800a0d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a0da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a0de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a0e2:	81a3      	strheq	r3, [r4, #12]
 800a0e4:	bf18      	it	ne
 800a0e6:	81a3      	strhne	r3, [r4, #12]
 800a0e8:	bd10      	pop	{r4, pc}

0800a0ea <__sclose>:
 800a0ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ee:	f000 b80d 	b.w	800a10c <_close_r>

0800a0f2 <memset>:
 800a0f2:	4402      	add	r2, r0
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d100      	bne.n	800a0fc <memset+0xa>
 800a0fa:	4770      	bx	lr
 800a0fc:	f803 1b01 	strb.w	r1, [r3], #1
 800a100:	e7f9      	b.n	800a0f6 <memset+0x4>
	...

0800a104 <_localeconv_r>:
 800a104:	4800      	ldr	r0, [pc, #0]	@ (800a108 <_localeconv_r+0x4>)
 800a106:	4770      	bx	lr
 800a108:	200001b0 	.word	0x200001b0

0800a10c <_close_r>:
 800a10c:	b538      	push	{r3, r4, r5, lr}
 800a10e:	4d06      	ldr	r5, [pc, #24]	@ (800a128 <_close_r+0x1c>)
 800a110:	2300      	movs	r3, #0
 800a112:	4604      	mov	r4, r0
 800a114:	4608      	mov	r0, r1
 800a116:	602b      	str	r3, [r5, #0]
 800a118:	f7f8 fb96 	bl	8002848 <_close>
 800a11c:	1c43      	adds	r3, r0, #1
 800a11e:	d102      	bne.n	800a126 <_close_r+0x1a>
 800a120:	682b      	ldr	r3, [r5, #0]
 800a122:	b103      	cbz	r3, 800a126 <_close_r+0x1a>
 800a124:	6023      	str	r3, [r4, #0]
 800a126:	bd38      	pop	{r3, r4, r5, pc}
 800a128:	20000c44 	.word	0x20000c44

0800a12c <_lseek_r>:
 800a12c:	b538      	push	{r3, r4, r5, lr}
 800a12e:	4d07      	ldr	r5, [pc, #28]	@ (800a14c <_lseek_r+0x20>)
 800a130:	4604      	mov	r4, r0
 800a132:	4608      	mov	r0, r1
 800a134:	4611      	mov	r1, r2
 800a136:	2200      	movs	r2, #0
 800a138:	602a      	str	r2, [r5, #0]
 800a13a:	461a      	mov	r2, r3
 800a13c:	f7f8 fbab 	bl	8002896 <_lseek>
 800a140:	1c43      	adds	r3, r0, #1
 800a142:	d102      	bne.n	800a14a <_lseek_r+0x1e>
 800a144:	682b      	ldr	r3, [r5, #0]
 800a146:	b103      	cbz	r3, 800a14a <_lseek_r+0x1e>
 800a148:	6023      	str	r3, [r4, #0]
 800a14a:	bd38      	pop	{r3, r4, r5, pc}
 800a14c:	20000c44 	.word	0x20000c44

0800a150 <_read_r>:
 800a150:	b538      	push	{r3, r4, r5, lr}
 800a152:	4d07      	ldr	r5, [pc, #28]	@ (800a170 <_read_r+0x20>)
 800a154:	4604      	mov	r4, r0
 800a156:	4608      	mov	r0, r1
 800a158:	4611      	mov	r1, r2
 800a15a:	2200      	movs	r2, #0
 800a15c:	602a      	str	r2, [r5, #0]
 800a15e:	461a      	mov	r2, r3
 800a160:	f7f8 fb39 	bl	80027d6 <_read>
 800a164:	1c43      	adds	r3, r0, #1
 800a166:	d102      	bne.n	800a16e <_read_r+0x1e>
 800a168:	682b      	ldr	r3, [r5, #0]
 800a16a:	b103      	cbz	r3, 800a16e <_read_r+0x1e>
 800a16c:	6023      	str	r3, [r4, #0]
 800a16e:	bd38      	pop	{r3, r4, r5, pc}
 800a170:	20000c44 	.word	0x20000c44

0800a174 <_write_r>:
 800a174:	b538      	push	{r3, r4, r5, lr}
 800a176:	4d07      	ldr	r5, [pc, #28]	@ (800a194 <_write_r+0x20>)
 800a178:	4604      	mov	r4, r0
 800a17a:	4608      	mov	r0, r1
 800a17c:	4611      	mov	r1, r2
 800a17e:	2200      	movs	r2, #0
 800a180:	602a      	str	r2, [r5, #0]
 800a182:	461a      	mov	r2, r3
 800a184:	f7f8 fb44 	bl	8002810 <_write>
 800a188:	1c43      	adds	r3, r0, #1
 800a18a:	d102      	bne.n	800a192 <_write_r+0x1e>
 800a18c:	682b      	ldr	r3, [r5, #0]
 800a18e:	b103      	cbz	r3, 800a192 <_write_r+0x1e>
 800a190:	6023      	str	r3, [r4, #0]
 800a192:	bd38      	pop	{r3, r4, r5, pc}
 800a194:	20000c44 	.word	0x20000c44

0800a198 <__errno>:
 800a198:	4b01      	ldr	r3, [pc, #4]	@ (800a1a0 <__errno+0x8>)
 800a19a:	6818      	ldr	r0, [r3, #0]
 800a19c:	4770      	bx	lr
 800a19e:	bf00      	nop
 800a1a0:	20000070 	.word	0x20000070

0800a1a4 <__libc_init_array>:
 800a1a4:	b570      	push	{r4, r5, r6, lr}
 800a1a6:	4d0d      	ldr	r5, [pc, #52]	@ (800a1dc <__libc_init_array+0x38>)
 800a1a8:	4c0d      	ldr	r4, [pc, #52]	@ (800a1e0 <__libc_init_array+0x3c>)
 800a1aa:	1b64      	subs	r4, r4, r5
 800a1ac:	10a4      	asrs	r4, r4, #2
 800a1ae:	2600      	movs	r6, #0
 800a1b0:	42a6      	cmp	r6, r4
 800a1b2:	d109      	bne.n	800a1c8 <__libc_init_array+0x24>
 800a1b4:	4d0b      	ldr	r5, [pc, #44]	@ (800a1e4 <__libc_init_array+0x40>)
 800a1b6:	4c0c      	ldr	r4, [pc, #48]	@ (800a1e8 <__libc_init_array+0x44>)
 800a1b8:	f001 fff8 	bl	800c1ac <_init>
 800a1bc:	1b64      	subs	r4, r4, r5
 800a1be:	10a4      	asrs	r4, r4, #2
 800a1c0:	2600      	movs	r6, #0
 800a1c2:	42a6      	cmp	r6, r4
 800a1c4:	d105      	bne.n	800a1d2 <__libc_init_array+0x2e>
 800a1c6:	bd70      	pop	{r4, r5, r6, pc}
 800a1c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1cc:	4798      	blx	r3
 800a1ce:	3601      	adds	r6, #1
 800a1d0:	e7ee      	b.n	800a1b0 <__libc_init_array+0xc>
 800a1d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1d6:	4798      	blx	r3
 800a1d8:	3601      	adds	r6, #1
 800a1da:	e7f2      	b.n	800a1c2 <__libc_init_array+0x1e>
 800a1dc:	0800c5e4 	.word	0x0800c5e4
 800a1e0:	0800c5e4 	.word	0x0800c5e4
 800a1e4:	0800c5e4 	.word	0x0800c5e4
 800a1e8:	0800c5e8 	.word	0x0800c5e8

0800a1ec <__retarget_lock_init_recursive>:
 800a1ec:	4770      	bx	lr

0800a1ee <__retarget_lock_acquire_recursive>:
 800a1ee:	4770      	bx	lr

0800a1f0 <__retarget_lock_release_recursive>:
 800a1f0:	4770      	bx	lr

0800a1f2 <quorem>:
 800a1f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f6:	6903      	ldr	r3, [r0, #16]
 800a1f8:	690c      	ldr	r4, [r1, #16]
 800a1fa:	42a3      	cmp	r3, r4
 800a1fc:	4607      	mov	r7, r0
 800a1fe:	db7e      	blt.n	800a2fe <quorem+0x10c>
 800a200:	3c01      	subs	r4, #1
 800a202:	f101 0814 	add.w	r8, r1, #20
 800a206:	00a3      	lsls	r3, r4, #2
 800a208:	f100 0514 	add.w	r5, r0, #20
 800a20c:	9300      	str	r3, [sp, #0]
 800a20e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a212:	9301      	str	r3, [sp, #4]
 800a214:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a218:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a21c:	3301      	adds	r3, #1
 800a21e:	429a      	cmp	r2, r3
 800a220:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a224:	fbb2 f6f3 	udiv	r6, r2, r3
 800a228:	d32e      	bcc.n	800a288 <quorem+0x96>
 800a22a:	f04f 0a00 	mov.w	sl, #0
 800a22e:	46c4      	mov	ip, r8
 800a230:	46ae      	mov	lr, r5
 800a232:	46d3      	mov	fp, sl
 800a234:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a238:	b298      	uxth	r0, r3
 800a23a:	fb06 a000 	mla	r0, r6, r0, sl
 800a23e:	0c02      	lsrs	r2, r0, #16
 800a240:	0c1b      	lsrs	r3, r3, #16
 800a242:	fb06 2303 	mla	r3, r6, r3, r2
 800a246:	f8de 2000 	ldr.w	r2, [lr]
 800a24a:	b280      	uxth	r0, r0
 800a24c:	b292      	uxth	r2, r2
 800a24e:	1a12      	subs	r2, r2, r0
 800a250:	445a      	add	r2, fp
 800a252:	f8de 0000 	ldr.w	r0, [lr]
 800a256:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a25a:	b29b      	uxth	r3, r3
 800a25c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a260:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a264:	b292      	uxth	r2, r2
 800a266:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a26a:	45e1      	cmp	r9, ip
 800a26c:	f84e 2b04 	str.w	r2, [lr], #4
 800a270:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a274:	d2de      	bcs.n	800a234 <quorem+0x42>
 800a276:	9b00      	ldr	r3, [sp, #0]
 800a278:	58eb      	ldr	r3, [r5, r3]
 800a27a:	b92b      	cbnz	r3, 800a288 <quorem+0x96>
 800a27c:	9b01      	ldr	r3, [sp, #4]
 800a27e:	3b04      	subs	r3, #4
 800a280:	429d      	cmp	r5, r3
 800a282:	461a      	mov	r2, r3
 800a284:	d32f      	bcc.n	800a2e6 <quorem+0xf4>
 800a286:	613c      	str	r4, [r7, #16]
 800a288:	4638      	mov	r0, r7
 800a28a:	f001 f90d 	bl	800b4a8 <__mcmp>
 800a28e:	2800      	cmp	r0, #0
 800a290:	db25      	blt.n	800a2de <quorem+0xec>
 800a292:	4629      	mov	r1, r5
 800a294:	2000      	movs	r0, #0
 800a296:	f858 2b04 	ldr.w	r2, [r8], #4
 800a29a:	f8d1 c000 	ldr.w	ip, [r1]
 800a29e:	fa1f fe82 	uxth.w	lr, r2
 800a2a2:	fa1f f38c 	uxth.w	r3, ip
 800a2a6:	eba3 030e 	sub.w	r3, r3, lr
 800a2aa:	4403      	add	r3, r0
 800a2ac:	0c12      	lsrs	r2, r2, #16
 800a2ae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a2b2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2bc:	45c1      	cmp	r9, r8
 800a2be:	f841 3b04 	str.w	r3, [r1], #4
 800a2c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a2c6:	d2e6      	bcs.n	800a296 <quorem+0xa4>
 800a2c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2d0:	b922      	cbnz	r2, 800a2dc <quorem+0xea>
 800a2d2:	3b04      	subs	r3, #4
 800a2d4:	429d      	cmp	r5, r3
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	d30b      	bcc.n	800a2f2 <quorem+0x100>
 800a2da:	613c      	str	r4, [r7, #16]
 800a2dc:	3601      	adds	r6, #1
 800a2de:	4630      	mov	r0, r6
 800a2e0:	b003      	add	sp, #12
 800a2e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2e6:	6812      	ldr	r2, [r2, #0]
 800a2e8:	3b04      	subs	r3, #4
 800a2ea:	2a00      	cmp	r2, #0
 800a2ec:	d1cb      	bne.n	800a286 <quorem+0x94>
 800a2ee:	3c01      	subs	r4, #1
 800a2f0:	e7c6      	b.n	800a280 <quorem+0x8e>
 800a2f2:	6812      	ldr	r2, [r2, #0]
 800a2f4:	3b04      	subs	r3, #4
 800a2f6:	2a00      	cmp	r2, #0
 800a2f8:	d1ef      	bne.n	800a2da <quorem+0xe8>
 800a2fa:	3c01      	subs	r4, #1
 800a2fc:	e7ea      	b.n	800a2d4 <quorem+0xe2>
 800a2fe:	2000      	movs	r0, #0
 800a300:	e7ee      	b.n	800a2e0 <quorem+0xee>
 800a302:	0000      	movs	r0, r0
 800a304:	0000      	movs	r0, r0
	...

0800a308 <_dtoa_r>:
 800a308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a30c:	ed2d 8b02 	vpush	{d8}
 800a310:	69c7      	ldr	r7, [r0, #28]
 800a312:	b091      	sub	sp, #68	@ 0x44
 800a314:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a318:	ec55 4b10 	vmov	r4, r5, d0
 800a31c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800a31e:	9107      	str	r1, [sp, #28]
 800a320:	4681      	mov	r9, r0
 800a322:	9209      	str	r2, [sp, #36]	@ 0x24
 800a324:	930d      	str	r3, [sp, #52]	@ 0x34
 800a326:	b97f      	cbnz	r7, 800a348 <_dtoa_r+0x40>
 800a328:	2010      	movs	r0, #16
 800a32a:	f000 fd95 	bl	800ae58 <malloc>
 800a32e:	4602      	mov	r2, r0
 800a330:	f8c9 001c 	str.w	r0, [r9, #28]
 800a334:	b920      	cbnz	r0, 800a340 <_dtoa_r+0x38>
 800a336:	4ba0      	ldr	r3, [pc, #640]	@ (800a5b8 <_dtoa_r+0x2b0>)
 800a338:	21ef      	movs	r1, #239	@ 0xef
 800a33a:	48a0      	ldr	r0, [pc, #640]	@ (800a5bc <_dtoa_r+0x2b4>)
 800a33c:	f001 fbf8 	bl	800bb30 <__assert_func>
 800a340:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a344:	6007      	str	r7, [r0, #0]
 800a346:	60c7      	str	r7, [r0, #12]
 800a348:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a34c:	6819      	ldr	r1, [r3, #0]
 800a34e:	b159      	cbz	r1, 800a368 <_dtoa_r+0x60>
 800a350:	685a      	ldr	r2, [r3, #4]
 800a352:	604a      	str	r2, [r1, #4]
 800a354:	2301      	movs	r3, #1
 800a356:	4093      	lsls	r3, r2
 800a358:	608b      	str	r3, [r1, #8]
 800a35a:	4648      	mov	r0, r9
 800a35c:	f000 fe72 	bl	800b044 <_Bfree>
 800a360:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a364:	2200      	movs	r2, #0
 800a366:	601a      	str	r2, [r3, #0]
 800a368:	1e2b      	subs	r3, r5, #0
 800a36a:	bfbb      	ittet	lt
 800a36c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a370:	9303      	strlt	r3, [sp, #12]
 800a372:	2300      	movge	r3, #0
 800a374:	2201      	movlt	r2, #1
 800a376:	bfac      	ite	ge
 800a378:	6033      	strge	r3, [r6, #0]
 800a37a:	6032      	strlt	r2, [r6, #0]
 800a37c:	4b90      	ldr	r3, [pc, #576]	@ (800a5c0 <_dtoa_r+0x2b8>)
 800a37e:	9e03      	ldr	r6, [sp, #12]
 800a380:	43b3      	bics	r3, r6
 800a382:	d110      	bne.n	800a3a6 <_dtoa_r+0x9e>
 800a384:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a386:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a38a:	6013      	str	r3, [r2, #0]
 800a38c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800a390:	4323      	orrs	r3, r4
 800a392:	f000 84e6 	beq.w	800ad62 <_dtoa_r+0xa5a>
 800a396:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a398:	4f8a      	ldr	r7, [pc, #552]	@ (800a5c4 <_dtoa_r+0x2bc>)
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f000 84e8 	beq.w	800ad70 <_dtoa_r+0xa68>
 800a3a0:	1cfb      	adds	r3, r7, #3
 800a3a2:	f000 bce3 	b.w	800ad6c <_dtoa_r+0xa64>
 800a3a6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a3aa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3b2:	d10a      	bne.n	800a3ca <_dtoa_r+0xc2>
 800a3b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a3bc:	b113      	cbz	r3, 800a3c4 <_dtoa_r+0xbc>
 800a3be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a3c0:	4b81      	ldr	r3, [pc, #516]	@ (800a5c8 <_dtoa_r+0x2c0>)
 800a3c2:	6013      	str	r3, [r2, #0]
 800a3c4:	4f81      	ldr	r7, [pc, #516]	@ (800a5cc <_dtoa_r+0x2c4>)
 800a3c6:	f000 bcd3 	b.w	800ad70 <_dtoa_r+0xa68>
 800a3ca:	aa0e      	add	r2, sp, #56	@ 0x38
 800a3cc:	a90f      	add	r1, sp, #60	@ 0x3c
 800a3ce:	4648      	mov	r0, r9
 800a3d0:	eeb0 0b48 	vmov.f64	d0, d8
 800a3d4:	f001 f918 	bl	800b608 <__d2b>
 800a3d8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800a3dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3de:	9001      	str	r0, [sp, #4]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d045      	beq.n	800a470 <_dtoa_r+0x168>
 800a3e4:	eeb0 7b48 	vmov.f64	d7, d8
 800a3e8:	ee18 1a90 	vmov	r1, s17
 800a3ec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a3f0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800a3f4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a3f8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a3fc:	2500      	movs	r5, #0
 800a3fe:	ee07 1a90 	vmov	s15, r1
 800a402:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800a406:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a5a0 <_dtoa_r+0x298>
 800a40a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a40e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800a5a8 <_dtoa_r+0x2a0>
 800a412:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a416:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a5b0 <_dtoa_r+0x2a8>
 800a41a:	ee07 3a90 	vmov	s15, r3
 800a41e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a422:	eeb0 7b46 	vmov.f64	d7, d6
 800a426:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a42a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a42e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a436:	ee16 8a90 	vmov	r8, s13
 800a43a:	d508      	bpl.n	800a44e <_dtoa_r+0x146>
 800a43c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a440:	eeb4 6b47 	vcmp.f64	d6, d7
 800a444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a448:	bf18      	it	ne
 800a44a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a44e:	f1b8 0f16 	cmp.w	r8, #22
 800a452:	d82b      	bhi.n	800a4ac <_dtoa_r+0x1a4>
 800a454:	495e      	ldr	r1, [pc, #376]	@ (800a5d0 <_dtoa_r+0x2c8>)
 800a456:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a45a:	ed91 7b00 	vldr	d7, [r1]
 800a45e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a466:	d501      	bpl.n	800a46c <_dtoa_r+0x164>
 800a468:	f108 38ff 	add.w	r8, r8, #4294967295
 800a46c:	2100      	movs	r1, #0
 800a46e:	e01e      	b.n	800a4ae <_dtoa_r+0x1a6>
 800a470:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a472:	4413      	add	r3, r2
 800a474:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a478:	2920      	cmp	r1, #32
 800a47a:	bfc1      	itttt	gt
 800a47c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a480:	408e      	lslgt	r6, r1
 800a482:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a486:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a48a:	bfd6      	itet	le
 800a48c:	f1c1 0120 	rsble	r1, r1, #32
 800a490:	4331      	orrgt	r1, r6
 800a492:	fa04 f101 	lslle.w	r1, r4, r1
 800a496:	ee07 1a90 	vmov	s15, r1
 800a49a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a49e:	3b01      	subs	r3, #1
 800a4a0:	ee17 1a90 	vmov	r1, s15
 800a4a4:	2501      	movs	r5, #1
 800a4a6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a4aa:	e7a8      	b.n	800a3fe <_dtoa_r+0xf6>
 800a4ac:	2101      	movs	r1, #1
 800a4ae:	1ad2      	subs	r2, r2, r3
 800a4b0:	1e53      	subs	r3, r2, #1
 800a4b2:	9306      	str	r3, [sp, #24]
 800a4b4:	bf45      	ittet	mi
 800a4b6:	f1c2 0301 	rsbmi	r3, r2, #1
 800a4ba:	9304      	strmi	r3, [sp, #16]
 800a4bc:	2300      	movpl	r3, #0
 800a4be:	2300      	movmi	r3, #0
 800a4c0:	bf4c      	ite	mi
 800a4c2:	9306      	strmi	r3, [sp, #24]
 800a4c4:	9304      	strpl	r3, [sp, #16]
 800a4c6:	f1b8 0f00 	cmp.w	r8, #0
 800a4ca:	910c      	str	r1, [sp, #48]	@ 0x30
 800a4cc:	db18      	blt.n	800a500 <_dtoa_r+0x1f8>
 800a4ce:	9b06      	ldr	r3, [sp, #24]
 800a4d0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a4d4:	4443      	add	r3, r8
 800a4d6:	9306      	str	r3, [sp, #24]
 800a4d8:	2300      	movs	r3, #0
 800a4da:	9a07      	ldr	r2, [sp, #28]
 800a4dc:	2a09      	cmp	r2, #9
 800a4de:	d845      	bhi.n	800a56c <_dtoa_r+0x264>
 800a4e0:	2a05      	cmp	r2, #5
 800a4e2:	bfc4      	itt	gt
 800a4e4:	3a04      	subgt	r2, #4
 800a4e6:	9207      	strgt	r2, [sp, #28]
 800a4e8:	9a07      	ldr	r2, [sp, #28]
 800a4ea:	f1a2 0202 	sub.w	r2, r2, #2
 800a4ee:	bfcc      	ite	gt
 800a4f0:	2400      	movgt	r4, #0
 800a4f2:	2401      	movle	r4, #1
 800a4f4:	2a03      	cmp	r2, #3
 800a4f6:	d844      	bhi.n	800a582 <_dtoa_r+0x27a>
 800a4f8:	e8df f002 	tbb	[pc, r2]
 800a4fc:	0b173634 	.word	0x0b173634
 800a500:	9b04      	ldr	r3, [sp, #16]
 800a502:	2200      	movs	r2, #0
 800a504:	eba3 0308 	sub.w	r3, r3, r8
 800a508:	9304      	str	r3, [sp, #16]
 800a50a:	920a      	str	r2, [sp, #40]	@ 0x28
 800a50c:	f1c8 0300 	rsb	r3, r8, #0
 800a510:	e7e3      	b.n	800a4da <_dtoa_r+0x1d2>
 800a512:	2201      	movs	r2, #1
 800a514:	9208      	str	r2, [sp, #32]
 800a516:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a518:	eb08 0b02 	add.w	fp, r8, r2
 800a51c:	f10b 0a01 	add.w	sl, fp, #1
 800a520:	4652      	mov	r2, sl
 800a522:	2a01      	cmp	r2, #1
 800a524:	bfb8      	it	lt
 800a526:	2201      	movlt	r2, #1
 800a528:	e006      	b.n	800a538 <_dtoa_r+0x230>
 800a52a:	2201      	movs	r2, #1
 800a52c:	9208      	str	r2, [sp, #32]
 800a52e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a530:	2a00      	cmp	r2, #0
 800a532:	dd29      	ble.n	800a588 <_dtoa_r+0x280>
 800a534:	4693      	mov	fp, r2
 800a536:	4692      	mov	sl, r2
 800a538:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a53c:	2100      	movs	r1, #0
 800a53e:	2004      	movs	r0, #4
 800a540:	f100 0614 	add.w	r6, r0, #20
 800a544:	4296      	cmp	r6, r2
 800a546:	d926      	bls.n	800a596 <_dtoa_r+0x28e>
 800a548:	6079      	str	r1, [r7, #4]
 800a54a:	4648      	mov	r0, r9
 800a54c:	9305      	str	r3, [sp, #20]
 800a54e:	f000 fd39 	bl	800afc4 <_Balloc>
 800a552:	9b05      	ldr	r3, [sp, #20]
 800a554:	4607      	mov	r7, r0
 800a556:	2800      	cmp	r0, #0
 800a558:	d13e      	bne.n	800a5d8 <_dtoa_r+0x2d0>
 800a55a:	4b1e      	ldr	r3, [pc, #120]	@ (800a5d4 <_dtoa_r+0x2cc>)
 800a55c:	4602      	mov	r2, r0
 800a55e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a562:	e6ea      	b.n	800a33a <_dtoa_r+0x32>
 800a564:	2200      	movs	r2, #0
 800a566:	e7e1      	b.n	800a52c <_dtoa_r+0x224>
 800a568:	2200      	movs	r2, #0
 800a56a:	e7d3      	b.n	800a514 <_dtoa_r+0x20c>
 800a56c:	2401      	movs	r4, #1
 800a56e:	2200      	movs	r2, #0
 800a570:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a574:	f04f 3bff 	mov.w	fp, #4294967295
 800a578:	2100      	movs	r1, #0
 800a57a:	46da      	mov	sl, fp
 800a57c:	2212      	movs	r2, #18
 800a57e:	9109      	str	r1, [sp, #36]	@ 0x24
 800a580:	e7da      	b.n	800a538 <_dtoa_r+0x230>
 800a582:	2201      	movs	r2, #1
 800a584:	9208      	str	r2, [sp, #32]
 800a586:	e7f5      	b.n	800a574 <_dtoa_r+0x26c>
 800a588:	f04f 0b01 	mov.w	fp, #1
 800a58c:	46da      	mov	sl, fp
 800a58e:	465a      	mov	r2, fp
 800a590:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800a594:	e7d0      	b.n	800a538 <_dtoa_r+0x230>
 800a596:	3101      	adds	r1, #1
 800a598:	0040      	lsls	r0, r0, #1
 800a59a:	e7d1      	b.n	800a540 <_dtoa_r+0x238>
 800a59c:	f3af 8000 	nop.w
 800a5a0:	636f4361 	.word	0x636f4361
 800a5a4:	3fd287a7 	.word	0x3fd287a7
 800a5a8:	8b60c8b3 	.word	0x8b60c8b3
 800a5ac:	3fc68a28 	.word	0x3fc68a28
 800a5b0:	509f79fb 	.word	0x509f79fb
 800a5b4:	3fd34413 	.word	0x3fd34413
 800a5b8:	0800c2a5 	.word	0x0800c2a5
 800a5bc:	0800c2bc 	.word	0x0800c2bc
 800a5c0:	7ff00000 	.word	0x7ff00000
 800a5c4:	0800c2a1 	.word	0x0800c2a1
 800a5c8:	0800c275 	.word	0x0800c275
 800a5cc:	0800c274 	.word	0x0800c274
 800a5d0:	0800c410 	.word	0x0800c410
 800a5d4:	0800c314 	.word	0x0800c314
 800a5d8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800a5dc:	f1ba 0f0e 	cmp.w	sl, #14
 800a5e0:	6010      	str	r0, [r2, #0]
 800a5e2:	d86e      	bhi.n	800a6c2 <_dtoa_r+0x3ba>
 800a5e4:	2c00      	cmp	r4, #0
 800a5e6:	d06c      	beq.n	800a6c2 <_dtoa_r+0x3ba>
 800a5e8:	f1b8 0f00 	cmp.w	r8, #0
 800a5ec:	f340 80b4 	ble.w	800a758 <_dtoa_r+0x450>
 800a5f0:	4ac8      	ldr	r2, [pc, #800]	@ (800a914 <_dtoa_r+0x60c>)
 800a5f2:	f008 010f 	and.w	r1, r8, #15
 800a5f6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a5fa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a5fe:	ed92 7b00 	vldr	d7, [r2]
 800a602:	ea4f 1128 	mov.w	r1, r8, asr #4
 800a606:	f000 809b 	beq.w	800a740 <_dtoa_r+0x438>
 800a60a:	4ac3      	ldr	r2, [pc, #780]	@ (800a918 <_dtoa_r+0x610>)
 800a60c:	ed92 6b08 	vldr	d6, [r2, #32]
 800a610:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a614:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a618:	f001 010f 	and.w	r1, r1, #15
 800a61c:	2203      	movs	r2, #3
 800a61e:	48be      	ldr	r0, [pc, #760]	@ (800a918 <_dtoa_r+0x610>)
 800a620:	2900      	cmp	r1, #0
 800a622:	f040 808f 	bne.w	800a744 <_dtoa_r+0x43c>
 800a626:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a62a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a62e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a632:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a634:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a638:	2900      	cmp	r1, #0
 800a63a:	f000 80b3 	beq.w	800a7a4 <_dtoa_r+0x49c>
 800a63e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800a642:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a64a:	f140 80ab 	bpl.w	800a7a4 <_dtoa_r+0x49c>
 800a64e:	f1ba 0f00 	cmp.w	sl, #0
 800a652:	f000 80a7 	beq.w	800a7a4 <_dtoa_r+0x49c>
 800a656:	f1bb 0f00 	cmp.w	fp, #0
 800a65a:	dd30      	ble.n	800a6be <_dtoa_r+0x3b6>
 800a65c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800a660:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a664:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a668:	f108 31ff 	add.w	r1, r8, #4294967295
 800a66c:	9105      	str	r1, [sp, #20]
 800a66e:	3201      	adds	r2, #1
 800a670:	465c      	mov	r4, fp
 800a672:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a676:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800a67a:	ee07 2a90 	vmov	s15, r2
 800a67e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a682:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a686:	ee15 2a90 	vmov	r2, s11
 800a68a:	ec51 0b15 	vmov	r0, r1, d5
 800a68e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800a692:	2c00      	cmp	r4, #0
 800a694:	f040 808a 	bne.w	800a7ac <_dtoa_r+0x4a4>
 800a698:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a69c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a6a0:	ec41 0b17 	vmov	d7, r0, r1
 800a6a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ac:	f300 826a 	bgt.w	800ab84 <_dtoa_r+0x87c>
 800a6b0:	eeb1 7b47 	vneg.f64	d7, d7
 800a6b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a6b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6bc:	d423      	bmi.n	800a706 <_dtoa_r+0x3fe>
 800a6be:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a6c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a6c4:	2a00      	cmp	r2, #0
 800a6c6:	f2c0 8129 	blt.w	800a91c <_dtoa_r+0x614>
 800a6ca:	f1b8 0f0e 	cmp.w	r8, #14
 800a6ce:	f300 8125 	bgt.w	800a91c <_dtoa_r+0x614>
 800a6d2:	4b90      	ldr	r3, [pc, #576]	@ (800a914 <_dtoa_r+0x60c>)
 800a6d4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a6d8:	ed93 6b00 	vldr	d6, [r3]
 800a6dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	f280 80c8 	bge.w	800a874 <_dtoa_r+0x56c>
 800a6e4:	f1ba 0f00 	cmp.w	sl, #0
 800a6e8:	f300 80c4 	bgt.w	800a874 <_dtoa_r+0x56c>
 800a6ec:	d10b      	bne.n	800a706 <_dtoa_r+0x3fe>
 800a6ee:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a6f2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a6f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a6fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a702:	f2c0 823c 	blt.w	800ab7e <_dtoa_r+0x876>
 800a706:	2400      	movs	r4, #0
 800a708:	4625      	mov	r5, r4
 800a70a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70c:	43db      	mvns	r3, r3
 800a70e:	9305      	str	r3, [sp, #20]
 800a710:	463e      	mov	r6, r7
 800a712:	f04f 0800 	mov.w	r8, #0
 800a716:	4621      	mov	r1, r4
 800a718:	4648      	mov	r0, r9
 800a71a:	f000 fc93 	bl	800b044 <_Bfree>
 800a71e:	2d00      	cmp	r5, #0
 800a720:	f000 80a2 	beq.w	800a868 <_dtoa_r+0x560>
 800a724:	f1b8 0f00 	cmp.w	r8, #0
 800a728:	d005      	beq.n	800a736 <_dtoa_r+0x42e>
 800a72a:	45a8      	cmp	r8, r5
 800a72c:	d003      	beq.n	800a736 <_dtoa_r+0x42e>
 800a72e:	4641      	mov	r1, r8
 800a730:	4648      	mov	r0, r9
 800a732:	f000 fc87 	bl	800b044 <_Bfree>
 800a736:	4629      	mov	r1, r5
 800a738:	4648      	mov	r0, r9
 800a73a:	f000 fc83 	bl	800b044 <_Bfree>
 800a73e:	e093      	b.n	800a868 <_dtoa_r+0x560>
 800a740:	2202      	movs	r2, #2
 800a742:	e76c      	b.n	800a61e <_dtoa_r+0x316>
 800a744:	07cc      	lsls	r4, r1, #31
 800a746:	d504      	bpl.n	800a752 <_dtoa_r+0x44a>
 800a748:	ed90 6b00 	vldr	d6, [r0]
 800a74c:	3201      	adds	r2, #1
 800a74e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a752:	1049      	asrs	r1, r1, #1
 800a754:	3008      	adds	r0, #8
 800a756:	e763      	b.n	800a620 <_dtoa_r+0x318>
 800a758:	d022      	beq.n	800a7a0 <_dtoa_r+0x498>
 800a75a:	f1c8 0100 	rsb	r1, r8, #0
 800a75e:	4a6d      	ldr	r2, [pc, #436]	@ (800a914 <_dtoa_r+0x60c>)
 800a760:	f001 000f 	and.w	r0, r1, #15
 800a764:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a768:	ed92 7b00 	vldr	d7, [r2]
 800a76c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a770:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a774:	4868      	ldr	r0, [pc, #416]	@ (800a918 <_dtoa_r+0x610>)
 800a776:	1109      	asrs	r1, r1, #4
 800a778:	2400      	movs	r4, #0
 800a77a:	2202      	movs	r2, #2
 800a77c:	b929      	cbnz	r1, 800a78a <_dtoa_r+0x482>
 800a77e:	2c00      	cmp	r4, #0
 800a780:	f43f af57 	beq.w	800a632 <_dtoa_r+0x32a>
 800a784:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a788:	e753      	b.n	800a632 <_dtoa_r+0x32a>
 800a78a:	07ce      	lsls	r6, r1, #31
 800a78c:	d505      	bpl.n	800a79a <_dtoa_r+0x492>
 800a78e:	ed90 6b00 	vldr	d6, [r0]
 800a792:	3201      	adds	r2, #1
 800a794:	2401      	movs	r4, #1
 800a796:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a79a:	1049      	asrs	r1, r1, #1
 800a79c:	3008      	adds	r0, #8
 800a79e:	e7ed      	b.n	800a77c <_dtoa_r+0x474>
 800a7a0:	2202      	movs	r2, #2
 800a7a2:	e746      	b.n	800a632 <_dtoa_r+0x32a>
 800a7a4:	f8cd 8014 	str.w	r8, [sp, #20]
 800a7a8:	4654      	mov	r4, sl
 800a7aa:	e762      	b.n	800a672 <_dtoa_r+0x36a>
 800a7ac:	4a59      	ldr	r2, [pc, #356]	@ (800a914 <_dtoa_r+0x60c>)
 800a7ae:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800a7b2:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a7b6:	9a08      	ldr	r2, [sp, #32]
 800a7b8:	ec41 0b17 	vmov	d7, r0, r1
 800a7bc:	443c      	add	r4, r7
 800a7be:	b34a      	cbz	r2, 800a814 <_dtoa_r+0x50c>
 800a7c0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800a7c4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800a7c8:	463e      	mov	r6, r7
 800a7ca:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a7ce:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a7d2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a7d6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a7da:	ee14 2a90 	vmov	r2, s9
 800a7de:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a7e2:	3230      	adds	r2, #48	@ 0x30
 800a7e4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a7e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7f0:	f806 2b01 	strb.w	r2, [r6], #1
 800a7f4:	d438      	bmi.n	800a868 <_dtoa_r+0x560>
 800a7f6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a7fa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a802:	d46e      	bmi.n	800a8e2 <_dtoa_r+0x5da>
 800a804:	42a6      	cmp	r6, r4
 800a806:	f43f af5a 	beq.w	800a6be <_dtoa_r+0x3b6>
 800a80a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a80e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a812:	e7e0      	b.n	800a7d6 <_dtoa_r+0x4ce>
 800a814:	4621      	mov	r1, r4
 800a816:	463e      	mov	r6, r7
 800a818:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a81c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a820:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a824:	ee14 2a90 	vmov	r2, s9
 800a828:	3230      	adds	r2, #48	@ 0x30
 800a82a:	f806 2b01 	strb.w	r2, [r6], #1
 800a82e:	42a6      	cmp	r6, r4
 800a830:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a834:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a838:	d119      	bne.n	800a86e <_dtoa_r+0x566>
 800a83a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800a83e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a842:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a84a:	dc4a      	bgt.n	800a8e2 <_dtoa_r+0x5da>
 800a84c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a850:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a858:	f57f af31 	bpl.w	800a6be <_dtoa_r+0x3b6>
 800a85c:	460e      	mov	r6, r1
 800a85e:	3901      	subs	r1, #1
 800a860:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a864:	2b30      	cmp	r3, #48	@ 0x30
 800a866:	d0f9      	beq.n	800a85c <_dtoa_r+0x554>
 800a868:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a86c:	e027      	b.n	800a8be <_dtoa_r+0x5b6>
 800a86e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a872:	e7d5      	b.n	800a820 <_dtoa_r+0x518>
 800a874:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a878:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800a87c:	463e      	mov	r6, r7
 800a87e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a882:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a886:	ee15 3a10 	vmov	r3, s10
 800a88a:	3330      	adds	r3, #48	@ 0x30
 800a88c:	f806 3b01 	strb.w	r3, [r6], #1
 800a890:	1bf3      	subs	r3, r6, r7
 800a892:	459a      	cmp	sl, r3
 800a894:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a898:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a89c:	d132      	bne.n	800a904 <_dtoa_r+0x5fc>
 800a89e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a8a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8aa:	dc18      	bgt.n	800a8de <_dtoa_r+0x5d6>
 800a8ac:	eeb4 7b46 	vcmp.f64	d7, d6
 800a8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8b4:	d103      	bne.n	800a8be <_dtoa_r+0x5b6>
 800a8b6:	ee15 3a10 	vmov	r3, s10
 800a8ba:	07db      	lsls	r3, r3, #31
 800a8bc:	d40f      	bmi.n	800a8de <_dtoa_r+0x5d6>
 800a8be:	9901      	ldr	r1, [sp, #4]
 800a8c0:	4648      	mov	r0, r9
 800a8c2:	f000 fbbf 	bl	800b044 <_Bfree>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a8ca:	7033      	strb	r3, [r6, #0]
 800a8cc:	f108 0301 	add.w	r3, r8, #1
 800a8d0:	6013      	str	r3, [r2, #0]
 800a8d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	f000 824b 	beq.w	800ad70 <_dtoa_r+0xa68>
 800a8da:	601e      	str	r6, [r3, #0]
 800a8dc:	e248      	b.n	800ad70 <_dtoa_r+0xa68>
 800a8de:	f8cd 8014 	str.w	r8, [sp, #20]
 800a8e2:	4633      	mov	r3, r6
 800a8e4:	461e      	mov	r6, r3
 800a8e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8ea:	2a39      	cmp	r2, #57	@ 0x39
 800a8ec:	d106      	bne.n	800a8fc <_dtoa_r+0x5f4>
 800a8ee:	429f      	cmp	r7, r3
 800a8f0:	d1f8      	bne.n	800a8e4 <_dtoa_r+0x5dc>
 800a8f2:	9a05      	ldr	r2, [sp, #20]
 800a8f4:	3201      	adds	r2, #1
 800a8f6:	9205      	str	r2, [sp, #20]
 800a8f8:	2230      	movs	r2, #48	@ 0x30
 800a8fa:	703a      	strb	r2, [r7, #0]
 800a8fc:	781a      	ldrb	r2, [r3, #0]
 800a8fe:	3201      	adds	r2, #1
 800a900:	701a      	strb	r2, [r3, #0]
 800a902:	e7b1      	b.n	800a868 <_dtoa_r+0x560>
 800a904:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a908:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a90c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a910:	d1b5      	bne.n	800a87e <_dtoa_r+0x576>
 800a912:	e7d4      	b.n	800a8be <_dtoa_r+0x5b6>
 800a914:	0800c410 	.word	0x0800c410
 800a918:	0800c3e8 	.word	0x0800c3e8
 800a91c:	9908      	ldr	r1, [sp, #32]
 800a91e:	2900      	cmp	r1, #0
 800a920:	f000 80e9 	beq.w	800aaf6 <_dtoa_r+0x7ee>
 800a924:	9907      	ldr	r1, [sp, #28]
 800a926:	2901      	cmp	r1, #1
 800a928:	f300 80cb 	bgt.w	800aac2 <_dtoa_r+0x7ba>
 800a92c:	2d00      	cmp	r5, #0
 800a92e:	f000 80c4 	beq.w	800aaba <_dtoa_r+0x7b2>
 800a932:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a936:	9e04      	ldr	r6, [sp, #16]
 800a938:	461c      	mov	r4, r3
 800a93a:	9305      	str	r3, [sp, #20]
 800a93c:	9b04      	ldr	r3, [sp, #16]
 800a93e:	4413      	add	r3, r2
 800a940:	9304      	str	r3, [sp, #16]
 800a942:	9b06      	ldr	r3, [sp, #24]
 800a944:	2101      	movs	r1, #1
 800a946:	4413      	add	r3, r2
 800a948:	4648      	mov	r0, r9
 800a94a:	9306      	str	r3, [sp, #24]
 800a94c:	f000 fc2e 	bl	800b1ac <__i2b>
 800a950:	9b05      	ldr	r3, [sp, #20]
 800a952:	4605      	mov	r5, r0
 800a954:	b166      	cbz	r6, 800a970 <_dtoa_r+0x668>
 800a956:	9a06      	ldr	r2, [sp, #24]
 800a958:	2a00      	cmp	r2, #0
 800a95a:	dd09      	ble.n	800a970 <_dtoa_r+0x668>
 800a95c:	42b2      	cmp	r2, r6
 800a95e:	9904      	ldr	r1, [sp, #16]
 800a960:	bfa8      	it	ge
 800a962:	4632      	movge	r2, r6
 800a964:	1a89      	subs	r1, r1, r2
 800a966:	9104      	str	r1, [sp, #16]
 800a968:	9906      	ldr	r1, [sp, #24]
 800a96a:	1ab6      	subs	r6, r6, r2
 800a96c:	1a8a      	subs	r2, r1, r2
 800a96e:	9206      	str	r2, [sp, #24]
 800a970:	b30b      	cbz	r3, 800a9b6 <_dtoa_r+0x6ae>
 800a972:	9a08      	ldr	r2, [sp, #32]
 800a974:	2a00      	cmp	r2, #0
 800a976:	f000 80c5 	beq.w	800ab04 <_dtoa_r+0x7fc>
 800a97a:	2c00      	cmp	r4, #0
 800a97c:	f000 80bf 	beq.w	800aafe <_dtoa_r+0x7f6>
 800a980:	4629      	mov	r1, r5
 800a982:	4622      	mov	r2, r4
 800a984:	4648      	mov	r0, r9
 800a986:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a988:	f000 fcc8 	bl	800b31c <__pow5mult>
 800a98c:	9a01      	ldr	r2, [sp, #4]
 800a98e:	4601      	mov	r1, r0
 800a990:	4605      	mov	r5, r0
 800a992:	4648      	mov	r0, r9
 800a994:	f000 fc20 	bl	800b1d8 <__multiply>
 800a998:	9901      	ldr	r1, [sp, #4]
 800a99a:	9005      	str	r0, [sp, #20]
 800a99c:	4648      	mov	r0, r9
 800a99e:	f000 fb51 	bl	800b044 <_Bfree>
 800a9a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9a4:	1b1b      	subs	r3, r3, r4
 800a9a6:	f000 80b0 	beq.w	800ab0a <_dtoa_r+0x802>
 800a9aa:	9905      	ldr	r1, [sp, #20]
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	4648      	mov	r0, r9
 800a9b0:	f000 fcb4 	bl	800b31c <__pow5mult>
 800a9b4:	9001      	str	r0, [sp, #4]
 800a9b6:	2101      	movs	r1, #1
 800a9b8:	4648      	mov	r0, r9
 800a9ba:	f000 fbf7 	bl	800b1ac <__i2b>
 800a9be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9c0:	4604      	mov	r4, r0
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f000 81da 	beq.w	800ad7c <_dtoa_r+0xa74>
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	4601      	mov	r1, r0
 800a9cc:	4648      	mov	r0, r9
 800a9ce:	f000 fca5 	bl	800b31c <__pow5mult>
 800a9d2:	9b07      	ldr	r3, [sp, #28]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	4604      	mov	r4, r0
 800a9d8:	f300 80a0 	bgt.w	800ab1c <_dtoa_r+0x814>
 800a9dc:	9b02      	ldr	r3, [sp, #8]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	f040 8096 	bne.w	800ab10 <_dtoa_r+0x808>
 800a9e4:	9b03      	ldr	r3, [sp, #12]
 800a9e6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a9ea:	2a00      	cmp	r2, #0
 800a9ec:	f040 8092 	bne.w	800ab14 <_dtoa_r+0x80c>
 800a9f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a9f4:	0d12      	lsrs	r2, r2, #20
 800a9f6:	0512      	lsls	r2, r2, #20
 800a9f8:	2a00      	cmp	r2, #0
 800a9fa:	f000 808d 	beq.w	800ab18 <_dtoa_r+0x810>
 800a9fe:	9b04      	ldr	r3, [sp, #16]
 800aa00:	3301      	adds	r3, #1
 800aa02:	9304      	str	r3, [sp, #16]
 800aa04:	9b06      	ldr	r3, [sp, #24]
 800aa06:	3301      	adds	r3, #1
 800aa08:	9306      	str	r3, [sp, #24]
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	f000 81b9 	beq.w	800ad88 <_dtoa_r+0xa80>
 800aa16:	6922      	ldr	r2, [r4, #16]
 800aa18:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800aa1c:	6910      	ldr	r0, [r2, #16]
 800aa1e:	f000 fb79 	bl	800b114 <__hi0bits>
 800aa22:	f1c0 0020 	rsb	r0, r0, #32
 800aa26:	9b06      	ldr	r3, [sp, #24]
 800aa28:	4418      	add	r0, r3
 800aa2a:	f010 001f 	ands.w	r0, r0, #31
 800aa2e:	f000 8081 	beq.w	800ab34 <_dtoa_r+0x82c>
 800aa32:	f1c0 0220 	rsb	r2, r0, #32
 800aa36:	2a04      	cmp	r2, #4
 800aa38:	dd73      	ble.n	800ab22 <_dtoa_r+0x81a>
 800aa3a:	9b04      	ldr	r3, [sp, #16]
 800aa3c:	f1c0 001c 	rsb	r0, r0, #28
 800aa40:	4403      	add	r3, r0
 800aa42:	9304      	str	r3, [sp, #16]
 800aa44:	9b06      	ldr	r3, [sp, #24]
 800aa46:	4406      	add	r6, r0
 800aa48:	4403      	add	r3, r0
 800aa4a:	9306      	str	r3, [sp, #24]
 800aa4c:	9b04      	ldr	r3, [sp, #16]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	dd05      	ble.n	800aa5e <_dtoa_r+0x756>
 800aa52:	9901      	ldr	r1, [sp, #4]
 800aa54:	461a      	mov	r2, r3
 800aa56:	4648      	mov	r0, r9
 800aa58:	f000 fcba 	bl	800b3d0 <__lshift>
 800aa5c:	9001      	str	r0, [sp, #4]
 800aa5e:	9b06      	ldr	r3, [sp, #24]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	dd05      	ble.n	800aa70 <_dtoa_r+0x768>
 800aa64:	4621      	mov	r1, r4
 800aa66:	461a      	mov	r2, r3
 800aa68:	4648      	mov	r0, r9
 800aa6a:	f000 fcb1 	bl	800b3d0 <__lshift>
 800aa6e:	4604      	mov	r4, r0
 800aa70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d060      	beq.n	800ab38 <_dtoa_r+0x830>
 800aa76:	9801      	ldr	r0, [sp, #4]
 800aa78:	4621      	mov	r1, r4
 800aa7a:	f000 fd15 	bl	800b4a8 <__mcmp>
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	da5a      	bge.n	800ab38 <_dtoa_r+0x830>
 800aa82:	f108 33ff 	add.w	r3, r8, #4294967295
 800aa86:	9305      	str	r3, [sp, #20]
 800aa88:	9901      	ldr	r1, [sp, #4]
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	220a      	movs	r2, #10
 800aa8e:	4648      	mov	r0, r9
 800aa90:	f000 fafa 	bl	800b088 <__multadd>
 800aa94:	9b08      	ldr	r3, [sp, #32]
 800aa96:	9001      	str	r0, [sp, #4]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f000 8177 	beq.w	800ad8c <_dtoa_r+0xa84>
 800aa9e:	4629      	mov	r1, r5
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	220a      	movs	r2, #10
 800aaa4:	4648      	mov	r0, r9
 800aaa6:	f000 faef 	bl	800b088 <__multadd>
 800aaaa:	f1bb 0f00 	cmp.w	fp, #0
 800aaae:	4605      	mov	r5, r0
 800aab0:	dc6e      	bgt.n	800ab90 <_dtoa_r+0x888>
 800aab2:	9b07      	ldr	r3, [sp, #28]
 800aab4:	2b02      	cmp	r3, #2
 800aab6:	dc48      	bgt.n	800ab4a <_dtoa_r+0x842>
 800aab8:	e06a      	b.n	800ab90 <_dtoa_r+0x888>
 800aaba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aabc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800aac0:	e739      	b.n	800a936 <_dtoa_r+0x62e>
 800aac2:	f10a 34ff 	add.w	r4, sl, #4294967295
 800aac6:	42a3      	cmp	r3, r4
 800aac8:	db07      	blt.n	800aada <_dtoa_r+0x7d2>
 800aaca:	f1ba 0f00 	cmp.w	sl, #0
 800aace:	eba3 0404 	sub.w	r4, r3, r4
 800aad2:	db0b      	blt.n	800aaec <_dtoa_r+0x7e4>
 800aad4:	9e04      	ldr	r6, [sp, #16]
 800aad6:	4652      	mov	r2, sl
 800aad8:	e72f      	b.n	800a93a <_dtoa_r+0x632>
 800aada:	1ae2      	subs	r2, r4, r3
 800aadc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aade:	9e04      	ldr	r6, [sp, #16]
 800aae0:	4413      	add	r3, r2
 800aae2:	930a      	str	r3, [sp, #40]	@ 0x28
 800aae4:	4652      	mov	r2, sl
 800aae6:	4623      	mov	r3, r4
 800aae8:	2400      	movs	r4, #0
 800aaea:	e726      	b.n	800a93a <_dtoa_r+0x632>
 800aaec:	9a04      	ldr	r2, [sp, #16]
 800aaee:	eba2 060a 	sub.w	r6, r2, sl
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	e721      	b.n	800a93a <_dtoa_r+0x632>
 800aaf6:	9e04      	ldr	r6, [sp, #16]
 800aaf8:	9d08      	ldr	r5, [sp, #32]
 800aafa:	461c      	mov	r4, r3
 800aafc:	e72a      	b.n	800a954 <_dtoa_r+0x64c>
 800aafe:	9a01      	ldr	r2, [sp, #4]
 800ab00:	9205      	str	r2, [sp, #20]
 800ab02:	e752      	b.n	800a9aa <_dtoa_r+0x6a2>
 800ab04:	9901      	ldr	r1, [sp, #4]
 800ab06:	461a      	mov	r2, r3
 800ab08:	e751      	b.n	800a9ae <_dtoa_r+0x6a6>
 800ab0a:	9b05      	ldr	r3, [sp, #20]
 800ab0c:	9301      	str	r3, [sp, #4]
 800ab0e:	e752      	b.n	800a9b6 <_dtoa_r+0x6ae>
 800ab10:	2300      	movs	r3, #0
 800ab12:	e77b      	b.n	800aa0c <_dtoa_r+0x704>
 800ab14:	9b02      	ldr	r3, [sp, #8]
 800ab16:	e779      	b.n	800aa0c <_dtoa_r+0x704>
 800ab18:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ab1a:	e778      	b.n	800aa0e <_dtoa_r+0x706>
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab20:	e779      	b.n	800aa16 <_dtoa_r+0x70e>
 800ab22:	d093      	beq.n	800aa4c <_dtoa_r+0x744>
 800ab24:	9b04      	ldr	r3, [sp, #16]
 800ab26:	321c      	adds	r2, #28
 800ab28:	4413      	add	r3, r2
 800ab2a:	9304      	str	r3, [sp, #16]
 800ab2c:	9b06      	ldr	r3, [sp, #24]
 800ab2e:	4416      	add	r6, r2
 800ab30:	4413      	add	r3, r2
 800ab32:	e78a      	b.n	800aa4a <_dtoa_r+0x742>
 800ab34:	4602      	mov	r2, r0
 800ab36:	e7f5      	b.n	800ab24 <_dtoa_r+0x81c>
 800ab38:	f1ba 0f00 	cmp.w	sl, #0
 800ab3c:	f8cd 8014 	str.w	r8, [sp, #20]
 800ab40:	46d3      	mov	fp, sl
 800ab42:	dc21      	bgt.n	800ab88 <_dtoa_r+0x880>
 800ab44:	9b07      	ldr	r3, [sp, #28]
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	dd1e      	ble.n	800ab88 <_dtoa_r+0x880>
 800ab4a:	f1bb 0f00 	cmp.w	fp, #0
 800ab4e:	f47f addc 	bne.w	800a70a <_dtoa_r+0x402>
 800ab52:	4621      	mov	r1, r4
 800ab54:	465b      	mov	r3, fp
 800ab56:	2205      	movs	r2, #5
 800ab58:	4648      	mov	r0, r9
 800ab5a:	f000 fa95 	bl	800b088 <__multadd>
 800ab5e:	4601      	mov	r1, r0
 800ab60:	4604      	mov	r4, r0
 800ab62:	9801      	ldr	r0, [sp, #4]
 800ab64:	f000 fca0 	bl	800b4a8 <__mcmp>
 800ab68:	2800      	cmp	r0, #0
 800ab6a:	f77f adce 	ble.w	800a70a <_dtoa_r+0x402>
 800ab6e:	463e      	mov	r6, r7
 800ab70:	2331      	movs	r3, #49	@ 0x31
 800ab72:	f806 3b01 	strb.w	r3, [r6], #1
 800ab76:	9b05      	ldr	r3, [sp, #20]
 800ab78:	3301      	adds	r3, #1
 800ab7a:	9305      	str	r3, [sp, #20]
 800ab7c:	e5c9      	b.n	800a712 <_dtoa_r+0x40a>
 800ab7e:	f8cd 8014 	str.w	r8, [sp, #20]
 800ab82:	4654      	mov	r4, sl
 800ab84:	4625      	mov	r5, r4
 800ab86:	e7f2      	b.n	800ab6e <_dtoa_r+0x866>
 800ab88:	9b08      	ldr	r3, [sp, #32]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	f000 8102 	beq.w	800ad94 <_dtoa_r+0xa8c>
 800ab90:	2e00      	cmp	r6, #0
 800ab92:	dd05      	ble.n	800aba0 <_dtoa_r+0x898>
 800ab94:	4629      	mov	r1, r5
 800ab96:	4632      	mov	r2, r6
 800ab98:	4648      	mov	r0, r9
 800ab9a:	f000 fc19 	bl	800b3d0 <__lshift>
 800ab9e:	4605      	mov	r5, r0
 800aba0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d058      	beq.n	800ac58 <_dtoa_r+0x950>
 800aba6:	6869      	ldr	r1, [r5, #4]
 800aba8:	4648      	mov	r0, r9
 800abaa:	f000 fa0b 	bl	800afc4 <_Balloc>
 800abae:	4606      	mov	r6, r0
 800abb0:	b928      	cbnz	r0, 800abbe <_dtoa_r+0x8b6>
 800abb2:	4b82      	ldr	r3, [pc, #520]	@ (800adbc <_dtoa_r+0xab4>)
 800abb4:	4602      	mov	r2, r0
 800abb6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800abba:	f7ff bbbe 	b.w	800a33a <_dtoa_r+0x32>
 800abbe:	692a      	ldr	r2, [r5, #16]
 800abc0:	3202      	adds	r2, #2
 800abc2:	0092      	lsls	r2, r2, #2
 800abc4:	f105 010c 	add.w	r1, r5, #12
 800abc8:	300c      	adds	r0, #12
 800abca:	f000 ffa3 	bl	800bb14 <memcpy>
 800abce:	2201      	movs	r2, #1
 800abd0:	4631      	mov	r1, r6
 800abd2:	4648      	mov	r0, r9
 800abd4:	f000 fbfc 	bl	800b3d0 <__lshift>
 800abd8:	1c7b      	adds	r3, r7, #1
 800abda:	9304      	str	r3, [sp, #16]
 800abdc:	eb07 030b 	add.w	r3, r7, fp
 800abe0:	9309      	str	r3, [sp, #36]	@ 0x24
 800abe2:	9b02      	ldr	r3, [sp, #8]
 800abe4:	f003 0301 	and.w	r3, r3, #1
 800abe8:	46a8      	mov	r8, r5
 800abea:	9308      	str	r3, [sp, #32]
 800abec:	4605      	mov	r5, r0
 800abee:	9b04      	ldr	r3, [sp, #16]
 800abf0:	9801      	ldr	r0, [sp, #4]
 800abf2:	4621      	mov	r1, r4
 800abf4:	f103 3bff 	add.w	fp, r3, #4294967295
 800abf8:	f7ff fafb 	bl	800a1f2 <quorem>
 800abfc:	4641      	mov	r1, r8
 800abfe:	9002      	str	r0, [sp, #8]
 800ac00:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ac04:	9801      	ldr	r0, [sp, #4]
 800ac06:	f000 fc4f 	bl	800b4a8 <__mcmp>
 800ac0a:	462a      	mov	r2, r5
 800ac0c:	9006      	str	r0, [sp, #24]
 800ac0e:	4621      	mov	r1, r4
 800ac10:	4648      	mov	r0, r9
 800ac12:	f000 fc65 	bl	800b4e0 <__mdiff>
 800ac16:	68c2      	ldr	r2, [r0, #12]
 800ac18:	4606      	mov	r6, r0
 800ac1a:	b9fa      	cbnz	r2, 800ac5c <_dtoa_r+0x954>
 800ac1c:	4601      	mov	r1, r0
 800ac1e:	9801      	ldr	r0, [sp, #4]
 800ac20:	f000 fc42 	bl	800b4a8 <__mcmp>
 800ac24:	4602      	mov	r2, r0
 800ac26:	4631      	mov	r1, r6
 800ac28:	4648      	mov	r0, r9
 800ac2a:	920a      	str	r2, [sp, #40]	@ 0x28
 800ac2c:	f000 fa0a 	bl	800b044 <_Bfree>
 800ac30:	9b07      	ldr	r3, [sp, #28]
 800ac32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac34:	9e04      	ldr	r6, [sp, #16]
 800ac36:	ea42 0103 	orr.w	r1, r2, r3
 800ac3a:	9b08      	ldr	r3, [sp, #32]
 800ac3c:	4319      	orrs	r1, r3
 800ac3e:	d10f      	bne.n	800ac60 <_dtoa_r+0x958>
 800ac40:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ac44:	d028      	beq.n	800ac98 <_dtoa_r+0x990>
 800ac46:	9b06      	ldr	r3, [sp, #24]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	dd02      	ble.n	800ac52 <_dtoa_r+0x94a>
 800ac4c:	9b02      	ldr	r3, [sp, #8]
 800ac4e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800ac52:	f88b a000 	strb.w	sl, [fp]
 800ac56:	e55e      	b.n	800a716 <_dtoa_r+0x40e>
 800ac58:	4628      	mov	r0, r5
 800ac5a:	e7bd      	b.n	800abd8 <_dtoa_r+0x8d0>
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	e7e2      	b.n	800ac26 <_dtoa_r+0x91e>
 800ac60:	9b06      	ldr	r3, [sp, #24]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	db04      	blt.n	800ac70 <_dtoa_r+0x968>
 800ac66:	9907      	ldr	r1, [sp, #28]
 800ac68:	430b      	orrs	r3, r1
 800ac6a:	9908      	ldr	r1, [sp, #32]
 800ac6c:	430b      	orrs	r3, r1
 800ac6e:	d120      	bne.n	800acb2 <_dtoa_r+0x9aa>
 800ac70:	2a00      	cmp	r2, #0
 800ac72:	ddee      	ble.n	800ac52 <_dtoa_r+0x94a>
 800ac74:	9901      	ldr	r1, [sp, #4]
 800ac76:	2201      	movs	r2, #1
 800ac78:	4648      	mov	r0, r9
 800ac7a:	f000 fba9 	bl	800b3d0 <__lshift>
 800ac7e:	4621      	mov	r1, r4
 800ac80:	9001      	str	r0, [sp, #4]
 800ac82:	f000 fc11 	bl	800b4a8 <__mcmp>
 800ac86:	2800      	cmp	r0, #0
 800ac88:	dc03      	bgt.n	800ac92 <_dtoa_r+0x98a>
 800ac8a:	d1e2      	bne.n	800ac52 <_dtoa_r+0x94a>
 800ac8c:	f01a 0f01 	tst.w	sl, #1
 800ac90:	d0df      	beq.n	800ac52 <_dtoa_r+0x94a>
 800ac92:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ac96:	d1d9      	bne.n	800ac4c <_dtoa_r+0x944>
 800ac98:	2339      	movs	r3, #57	@ 0x39
 800ac9a:	f88b 3000 	strb.w	r3, [fp]
 800ac9e:	4633      	mov	r3, r6
 800aca0:	461e      	mov	r6, r3
 800aca2:	3b01      	subs	r3, #1
 800aca4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aca8:	2a39      	cmp	r2, #57	@ 0x39
 800acaa:	d052      	beq.n	800ad52 <_dtoa_r+0xa4a>
 800acac:	3201      	adds	r2, #1
 800acae:	701a      	strb	r2, [r3, #0]
 800acb0:	e531      	b.n	800a716 <_dtoa_r+0x40e>
 800acb2:	2a00      	cmp	r2, #0
 800acb4:	dd07      	ble.n	800acc6 <_dtoa_r+0x9be>
 800acb6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800acba:	d0ed      	beq.n	800ac98 <_dtoa_r+0x990>
 800acbc:	f10a 0301 	add.w	r3, sl, #1
 800acc0:	f88b 3000 	strb.w	r3, [fp]
 800acc4:	e527      	b.n	800a716 <_dtoa_r+0x40e>
 800acc6:	9b04      	ldr	r3, [sp, #16]
 800acc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acca:	f803 ac01 	strb.w	sl, [r3, #-1]
 800acce:	4293      	cmp	r3, r2
 800acd0:	d029      	beq.n	800ad26 <_dtoa_r+0xa1e>
 800acd2:	9901      	ldr	r1, [sp, #4]
 800acd4:	2300      	movs	r3, #0
 800acd6:	220a      	movs	r2, #10
 800acd8:	4648      	mov	r0, r9
 800acda:	f000 f9d5 	bl	800b088 <__multadd>
 800acde:	45a8      	cmp	r8, r5
 800ace0:	9001      	str	r0, [sp, #4]
 800ace2:	f04f 0300 	mov.w	r3, #0
 800ace6:	f04f 020a 	mov.w	r2, #10
 800acea:	4641      	mov	r1, r8
 800acec:	4648      	mov	r0, r9
 800acee:	d107      	bne.n	800ad00 <_dtoa_r+0x9f8>
 800acf0:	f000 f9ca 	bl	800b088 <__multadd>
 800acf4:	4680      	mov	r8, r0
 800acf6:	4605      	mov	r5, r0
 800acf8:	9b04      	ldr	r3, [sp, #16]
 800acfa:	3301      	adds	r3, #1
 800acfc:	9304      	str	r3, [sp, #16]
 800acfe:	e776      	b.n	800abee <_dtoa_r+0x8e6>
 800ad00:	f000 f9c2 	bl	800b088 <__multadd>
 800ad04:	4629      	mov	r1, r5
 800ad06:	4680      	mov	r8, r0
 800ad08:	2300      	movs	r3, #0
 800ad0a:	220a      	movs	r2, #10
 800ad0c:	4648      	mov	r0, r9
 800ad0e:	f000 f9bb 	bl	800b088 <__multadd>
 800ad12:	4605      	mov	r5, r0
 800ad14:	e7f0      	b.n	800acf8 <_dtoa_r+0x9f0>
 800ad16:	f1bb 0f00 	cmp.w	fp, #0
 800ad1a:	bfcc      	ite	gt
 800ad1c:	465e      	movgt	r6, fp
 800ad1e:	2601      	movle	r6, #1
 800ad20:	443e      	add	r6, r7
 800ad22:	f04f 0800 	mov.w	r8, #0
 800ad26:	9901      	ldr	r1, [sp, #4]
 800ad28:	2201      	movs	r2, #1
 800ad2a:	4648      	mov	r0, r9
 800ad2c:	f000 fb50 	bl	800b3d0 <__lshift>
 800ad30:	4621      	mov	r1, r4
 800ad32:	9001      	str	r0, [sp, #4]
 800ad34:	f000 fbb8 	bl	800b4a8 <__mcmp>
 800ad38:	2800      	cmp	r0, #0
 800ad3a:	dcb0      	bgt.n	800ac9e <_dtoa_r+0x996>
 800ad3c:	d102      	bne.n	800ad44 <_dtoa_r+0xa3c>
 800ad3e:	f01a 0f01 	tst.w	sl, #1
 800ad42:	d1ac      	bne.n	800ac9e <_dtoa_r+0x996>
 800ad44:	4633      	mov	r3, r6
 800ad46:	461e      	mov	r6, r3
 800ad48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad4c:	2a30      	cmp	r2, #48	@ 0x30
 800ad4e:	d0fa      	beq.n	800ad46 <_dtoa_r+0xa3e>
 800ad50:	e4e1      	b.n	800a716 <_dtoa_r+0x40e>
 800ad52:	429f      	cmp	r7, r3
 800ad54:	d1a4      	bne.n	800aca0 <_dtoa_r+0x998>
 800ad56:	9b05      	ldr	r3, [sp, #20]
 800ad58:	3301      	adds	r3, #1
 800ad5a:	9305      	str	r3, [sp, #20]
 800ad5c:	2331      	movs	r3, #49	@ 0x31
 800ad5e:	703b      	strb	r3, [r7, #0]
 800ad60:	e4d9      	b.n	800a716 <_dtoa_r+0x40e>
 800ad62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ad64:	4f16      	ldr	r7, [pc, #88]	@ (800adc0 <_dtoa_r+0xab8>)
 800ad66:	b11b      	cbz	r3, 800ad70 <_dtoa_r+0xa68>
 800ad68:	f107 0308 	add.w	r3, r7, #8
 800ad6c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ad6e:	6013      	str	r3, [r2, #0]
 800ad70:	4638      	mov	r0, r7
 800ad72:	b011      	add	sp, #68	@ 0x44
 800ad74:	ecbd 8b02 	vpop	{d8}
 800ad78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7c:	9b07      	ldr	r3, [sp, #28]
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	f77f ae2c 	ble.w	800a9dc <_dtoa_r+0x6d4>
 800ad84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad86:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad88:	2001      	movs	r0, #1
 800ad8a:	e64c      	b.n	800aa26 <_dtoa_r+0x71e>
 800ad8c:	f1bb 0f00 	cmp.w	fp, #0
 800ad90:	f77f aed8 	ble.w	800ab44 <_dtoa_r+0x83c>
 800ad94:	463e      	mov	r6, r7
 800ad96:	9801      	ldr	r0, [sp, #4]
 800ad98:	4621      	mov	r1, r4
 800ad9a:	f7ff fa2a 	bl	800a1f2 <quorem>
 800ad9e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ada2:	f806 ab01 	strb.w	sl, [r6], #1
 800ada6:	1bf2      	subs	r2, r6, r7
 800ada8:	4593      	cmp	fp, r2
 800adaa:	ddb4      	ble.n	800ad16 <_dtoa_r+0xa0e>
 800adac:	9901      	ldr	r1, [sp, #4]
 800adae:	2300      	movs	r3, #0
 800adb0:	220a      	movs	r2, #10
 800adb2:	4648      	mov	r0, r9
 800adb4:	f000 f968 	bl	800b088 <__multadd>
 800adb8:	9001      	str	r0, [sp, #4]
 800adba:	e7ec      	b.n	800ad96 <_dtoa_r+0xa8e>
 800adbc:	0800c314 	.word	0x0800c314
 800adc0:	0800c298 	.word	0x0800c298

0800adc4 <_free_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	4605      	mov	r5, r0
 800adc8:	2900      	cmp	r1, #0
 800adca:	d041      	beq.n	800ae50 <_free_r+0x8c>
 800adcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800add0:	1f0c      	subs	r4, r1, #4
 800add2:	2b00      	cmp	r3, #0
 800add4:	bfb8      	it	lt
 800add6:	18e4      	addlt	r4, r4, r3
 800add8:	f000 f8e8 	bl	800afac <__malloc_lock>
 800addc:	4a1d      	ldr	r2, [pc, #116]	@ (800ae54 <_free_r+0x90>)
 800adde:	6813      	ldr	r3, [r2, #0]
 800ade0:	b933      	cbnz	r3, 800adf0 <_free_r+0x2c>
 800ade2:	6063      	str	r3, [r4, #4]
 800ade4:	6014      	str	r4, [r2, #0]
 800ade6:	4628      	mov	r0, r5
 800ade8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adec:	f000 b8e4 	b.w	800afb8 <__malloc_unlock>
 800adf0:	42a3      	cmp	r3, r4
 800adf2:	d908      	bls.n	800ae06 <_free_r+0x42>
 800adf4:	6820      	ldr	r0, [r4, #0]
 800adf6:	1821      	adds	r1, r4, r0
 800adf8:	428b      	cmp	r3, r1
 800adfa:	bf01      	itttt	eq
 800adfc:	6819      	ldreq	r1, [r3, #0]
 800adfe:	685b      	ldreq	r3, [r3, #4]
 800ae00:	1809      	addeq	r1, r1, r0
 800ae02:	6021      	streq	r1, [r4, #0]
 800ae04:	e7ed      	b.n	800ade2 <_free_r+0x1e>
 800ae06:	461a      	mov	r2, r3
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	b10b      	cbz	r3, 800ae10 <_free_r+0x4c>
 800ae0c:	42a3      	cmp	r3, r4
 800ae0e:	d9fa      	bls.n	800ae06 <_free_r+0x42>
 800ae10:	6811      	ldr	r1, [r2, #0]
 800ae12:	1850      	adds	r0, r2, r1
 800ae14:	42a0      	cmp	r0, r4
 800ae16:	d10b      	bne.n	800ae30 <_free_r+0x6c>
 800ae18:	6820      	ldr	r0, [r4, #0]
 800ae1a:	4401      	add	r1, r0
 800ae1c:	1850      	adds	r0, r2, r1
 800ae1e:	4283      	cmp	r3, r0
 800ae20:	6011      	str	r1, [r2, #0]
 800ae22:	d1e0      	bne.n	800ade6 <_free_r+0x22>
 800ae24:	6818      	ldr	r0, [r3, #0]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	6053      	str	r3, [r2, #4]
 800ae2a:	4408      	add	r0, r1
 800ae2c:	6010      	str	r0, [r2, #0]
 800ae2e:	e7da      	b.n	800ade6 <_free_r+0x22>
 800ae30:	d902      	bls.n	800ae38 <_free_r+0x74>
 800ae32:	230c      	movs	r3, #12
 800ae34:	602b      	str	r3, [r5, #0]
 800ae36:	e7d6      	b.n	800ade6 <_free_r+0x22>
 800ae38:	6820      	ldr	r0, [r4, #0]
 800ae3a:	1821      	adds	r1, r4, r0
 800ae3c:	428b      	cmp	r3, r1
 800ae3e:	bf04      	itt	eq
 800ae40:	6819      	ldreq	r1, [r3, #0]
 800ae42:	685b      	ldreq	r3, [r3, #4]
 800ae44:	6063      	str	r3, [r4, #4]
 800ae46:	bf04      	itt	eq
 800ae48:	1809      	addeq	r1, r1, r0
 800ae4a:	6021      	streq	r1, [r4, #0]
 800ae4c:	6054      	str	r4, [r2, #4]
 800ae4e:	e7ca      	b.n	800ade6 <_free_r+0x22>
 800ae50:	bd38      	pop	{r3, r4, r5, pc}
 800ae52:	bf00      	nop
 800ae54:	20000c50 	.word	0x20000c50

0800ae58 <malloc>:
 800ae58:	4b02      	ldr	r3, [pc, #8]	@ (800ae64 <malloc+0xc>)
 800ae5a:	4601      	mov	r1, r0
 800ae5c:	6818      	ldr	r0, [r3, #0]
 800ae5e:	f000 b825 	b.w	800aeac <_malloc_r>
 800ae62:	bf00      	nop
 800ae64:	20000070 	.word	0x20000070

0800ae68 <sbrk_aligned>:
 800ae68:	b570      	push	{r4, r5, r6, lr}
 800ae6a:	4e0f      	ldr	r6, [pc, #60]	@ (800aea8 <sbrk_aligned+0x40>)
 800ae6c:	460c      	mov	r4, r1
 800ae6e:	6831      	ldr	r1, [r6, #0]
 800ae70:	4605      	mov	r5, r0
 800ae72:	b911      	cbnz	r1, 800ae7a <sbrk_aligned+0x12>
 800ae74:	f000 fe3e 	bl	800baf4 <_sbrk_r>
 800ae78:	6030      	str	r0, [r6, #0]
 800ae7a:	4621      	mov	r1, r4
 800ae7c:	4628      	mov	r0, r5
 800ae7e:	f000 fe39 	bl	800baf4 <_sbrk_r>
 800ae82:	1c43      	adds	r3, r0, #1
 800ae84:	d103      	bne.n	800ae8e <sbrk_aligned+0x26>
 800ae86:	f04f 34ff 	mov.w	r4, #4294967295
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	bd70      	pop	{r4, r5, r6, pc}
 800ae8e:	1cc4      	adds	r4, r0, #3
 800ae90:	f024 0403 	bic.w	r4, r4, #3
 800ae94:	42a0      	cmp	r0, r4
 800ae96:	d0f8      	beq.n	800ae8a <sbrk_aligned+0x22>
 800ae98:	1a21      	subs	r1, r4, r0
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	f000 fe2a 	bl	800baf4 <_sbrk_r>
 800aea0:	3001      	adds	r0, #1
 800aea2:	d1f2      	bne.n	800ae8a <sbrk_aligned+0x22>
 800aea4:	e7ef      	b.n	800ae86 <sbrk_aligned+0x1e>
 800aea6:	bf00      	nop
 800aea8:	20000c4c 	.word	0x20000c4c

0800aeac <_malloc_r>:
 800aeac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aeb0:	1ccd      	adds	r5, r1, #3
 800aeb2:	f025 0503 	bic.w	r5, r5, #3
 800aeb6:	3508      	adds	r5, #8
 800aeb8:	2d0c      	cmp	r5, #12
 800aeba:	bf38      	it	cc
 800aebc:	250c      	movcc	r5, #12
 800aebe:	2d00      	cmp	r5, #0
 800aec0:	4606      	mov	r6, r0
 800aec2:	db01      	blt.n	800aec8 <_malloc_r+0x1c>
 800aec4:	42a9      	cmp	r1, r5
 800aec6:	d904      	bls.n	800aed2 <_malloc_r+0x26>
 800aec8:	230c      	movs	r3, #12
 800aeca:	6033      	str	r3, [r6, #0]
 800aecc:	2000      	movs	r0, #0
 800aece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aed2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800afa8 <_malloc_r+0xfc>
 800aed6:	f000 f869 	bl	800afac <__malloc_lock>
 800aeda:	f8d8 3000 	ldr.w	r3, [r8]
 800aede:	461c      	mov	r4, r3
 800aee0:	bb44      	cbnz	r4, 800af34 <_malloc_r+0x88>
 800aee2:	4629      	mov	r1, r5
 800aee4:	4630      	mov	r0, r6
 800aee6:	f7ff ffbf 	bl	800ae68 <sbrk_aligned>
 800aeea:	1c43      	adds	r3, r0, #1
 800aeec:	4604      	mov	r4, r0
 800aeee:	d158      	bne.n	800afa2 <_malloc_r+0xf6>
 800aef0:	f8d8 4000 	ldr.w	r4, [r8]
 800aef4:	4627      	mov	r7, r4
 800aef6:	2f00      	cmp	r7, #0
 800aef8:	d143      	bne.n	800af82 <_malloc_r+0xd6>
 800aefa:	2c00      	cmp	r4, #0
 800aefc:	d04b      	beq.n	800af96 <_malloc_r+0xea>
 800aefe:	6823      	ldr	r3, [r4, #0]
 800af00:	4639      	mov	r1, r7
 800af02:	4630      	mov	r0, r6
 800af04:	eb04 0903 	add.w	r9, r4, r3
 800af08:	f000 fdf4 	bl	800baf4 <_sbrk_r>
 800af0c:	4581      	cmp	r9, r0
 800af0e:	d142      	bne.n	800af96 <_malloc_r+0xea>
 800af10:	6821      	ldr	r1, [r4, #0]
 800af12:	1a6d      	subs	r5, r5, r1
 800af14:	4629      	mov	r1, r5
 800af16:	4630      	mov	r0, r6
 800af18:	f7ff ffa6 	bl	800ae68 <sbrk_aligned>
 800af1c:	3001      	adds	r0, #1
 800af1e:	d03a      	beq.n	800af96 <_malloc_r+0xea>
 800af20:	6823      	ldr	r3, [r4, #0]
 800af22:	442b      	add	r3, r5
 800af24:	6023      	str	r3, [r4, #0]
 800af26:	f8d8 3000 	ldr.w	r3, [r8]
 800af2a:	685a      	ldr	r2, [r3, #4]
 800af2c:	bb62      	cbnz	r2, 800af88 <_malloc_r+0xdc>
 800af2e:	f8c8 7000 	str.w	r7, [r8]
 800af32:	e00f      	b.n	800af54 <_malloc_r+0xa8>
 800af34:	6822      	ldr	r2, [r4, #0]
 800af36:	1b52      	subs	r2, r2, r5
 800af38:	d420      	bmi.n	800af7c <_malloc_r+0xd0>
 800af3a:	2a0b      	cmp	r2, #11
 800af3c:	d917      	bls.n	800af6e <_malloc_r+0xc2>
 800af3e:	1961      	adds	r1, r4, r5
 800af40:	42a3      	cmp	r3, r4
 800af42:	6025      	str	r5, [r4, #0]
 800af44:	bf18      	it	ne
 800af46:	6059      	strne	r1, [r3, #4]
 800af48:	6863      	ldr	r3, [r4, #4]
 800af4a:	bf08      	it	eq
 800af4c:	f8c8 1000 	streq.w	r1, [r8]
 800af50:	5162      	str	r2, [r4, r5]
 800af52:	604b      	str	r3, [r1, #4]
 800af54:	4630      	mov	r0, r6
 800af56:	f000 f82f 	bl	800afb8 <__malloc_unlock>
 800af5a:	f104 000b 	add.w	r0, r4, #11
 800af5e:	1d23      	adds	r3, r4, #4
 800af60:	f020 0007 	bic.w	r0, r0, #7
 800af64:	1ac2      	subs	r2, r0, r3
 800af66:	bf1c      	itt	ne
 800af68:	1a1b      	subne	r3, r3, r0
 800af6a:	50a3      	strne	r3, [r4, r2]
 800af6c:	e7af      	b.n	800aece <_malloc_r+0x22>
 800af6e:	6862      	ldr	r2, [r4, #4]
 800af70:	42a3      	cmp	r3, r4
 800af72:	bf0c      	ite	eq
 800af74:	f8c8 2000 	streq.w	r2, [r8]
 800af78:	605a      	strne	r2, [r3, #4]
 800af7a:	e7eb      	b.n	800af54 <_malloc_r+0xa8>
 800af7c:	4623      	mov	r3, r4
 800af7e:	6864      	ldr	r4, [r4, #4]
 800af80:	e7ae      	b.n	800aee0 <_malloc_r+0x34>
 800af82:	463c      	mov	r4, r7
 800af84:	687f      	ldr	r7, [r7, #4]
 800af86:	e7b6      	b.n	800aef6 <_malloc_r+0x4a>
 800af88:	461a      	mov	r2, r3
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	42a3      	cmp	r3, r4
 800af8e:	d1fb      	bne.n	800af88 <_malloc_r+0xdc>
 800af90:	2300      	movs	r3, #0
 800af92:	6053      	str	r3, [r2, #4]
 800af94:	e7de      	b.n	800af54 <_malloc_r+0xa8>
 800af96:	230c      	movs	r3, #12
 800af98:	6033      	str	r3, [r6, #0]
 800af9a:	4630      	mov	r0, r6
 800af9c:	f000 f80c 	bl	800afb8 <__malloc_unlock>
 800afa0:	e794      	b.n	800aecc <_malloc_r+0x20>
 800afa2:	6005      	str	r5, [r0, #0]
 800afa4:	e7d6      	b.n	800af54 <_malloc_r+0xa8>
 800afa6:	bf00      	nop
 800afa8:	20000c50 	.word	0x20000c50

0800afac <__malloc_lock>:
 800afac:	4801      	ldr	r0, [pc, #4]	@ (800afb4 <__malloc_lock+0x8>)
 800afae:	f7ff b91e 	b.w	800a1ee <__retarget_lock_acquire_recursive>
 800afb2:	bf00      	nop
 800afb4:	20000c48 	.word	0x20000c48

0800afb8 <__malloc_unlock>:
 800afb8:	4801      	ldr	r0, [pc, #4]	@ (800afc0 <__malloc_unlock+0x8>)
 800afba:	f7ff b919 	b.w	800a1f0 <__retarget_lock_release_recursive>
 800afbe:	bf00      	nop
 800afc0:	20000c48 	.word	0x20000c48

0800afc4 <_Balloc>:
 800afc4:	b570      	push	{r4, r5, r6, lr}
 800afc6:	69c6      	ldr	r6, [r0, #28]
 800afc8:	4604      	mov	r4, r0
 800afca:	460d      	mov	r5, r1
 800afcc:	b976      	cbnz	r6, 800afec <_Balloc+0x28>
 800afce:	2010      	movs	r0, #16
 800afd0:	f7ff ff42 	bl	800ae58 <malloc>
 800afd4:	4602      	mov	r2, r0
 800afd6:	61e0      	str	r0, [r4, #28]
 800afd8:	b920      	cbnz	r0, 800afe4 <_Balloc+0x20>
 800afda:	4b18      	ldr	r3, [pc, #96]	@ (800b03c <_Balloc+0x78>)
 800afdc:	4818      	ldr	r0, [pc, #96]	@ (800b040 <_Balloc+0x7c>)
 800afde:	216b      	movs	r1, #107	@ 0x6b
 800afe0:	f000 fda6 	bl	800bb30 <__assert_func>
 800afe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afe8:	6006      	str	r6, [r0, #0]
 800afea:	60c6      	str	r6, [r0, #12]
 800afec:	69e6      	ldr	r6, [r4, #28]
 800afee:	68f3      	ldr	r3, [r6, #12]
 800aff0:	b183      	cbz	r3, 800b014 <_Balloc+0x50>
 800aff2:	69e3      	ldr	r3, [r4, #28]
 800aff4:	68db      	ldr	r3, [r3, #12]
 800aff6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800affa:	b9b8      	cbnz	r0, 800b02c <_Balloc+0x68>
 800affc:	2101      	movs	r1, #1
 800affe:	fa01 f605 	lsl.w	r6, r1, r5
 800b002:	1d72      	adds	r2, r6, #5
 800b004:	0092      	lsls	r2, r2, #2
 800b006:	4620      	mov	r0, r4
 800b008:	f000 fdb0 	bl	800bb6c <_calloc_r>
 800b00c:	b160      	cbz	r0, 800b028 <_Balloc+0x64>
 800b00e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b012:	e00e      	b.n	800b032 <_Balloc+0x6e>
 800b014:	2221      	movs	r2, #33	@ 0x21
 800b016:	2104      	movs	r1, #4
 800b018:	4620      	mov	r0, r4
 800b01a:	f000 fda7 	bl	800bb6c <_calloc_r>
 800b01e:	69e3      	ldr	r3, [r4, #28]
 800b020:	60f0      	str	r0, [r6, #12]
 800b022:	68db      	ldr	r3, [r3, #12]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d1e4      	bne.n	800aff2 <_Balloc+0x2e>
 800b028:	2000      	movs	r0, #0
 800b02a:	bd70      	pop	{r4, r5, r6, pc}
 800b02c:	6802      	ldr	r2, [r0, #0]
 800b02e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b032:	2300      	movs	r3, #0
 800b034:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b038:	e7f7      	b.n	800b02a <_Balloc+0x66>
 800b03a:	bf00      	nop
 800b03c:	0800c2a5 	.word	0x0800c2a5
 800b040:	0800c325 	.word	0x0800c325

0800b044 <_Bfree>:
 800b044:	b570      	push	{r4, r5, r6, lr}
 800b046:	69c6      	ldr	r6, [r0, #28]
 800b048:	4605      	mov	r5, r0
 800b04a:	460c      	mov	r4, r1
 800b04c:	b976      	cbnz	r6, 800b06c <_Bfree+0x28>
 800b04e:	2010      	movs	r0, #16
 800b050:	f7ff ff02 	bl	800ae58 <malloc>
 800b054:	4602      	mov	r2, r0
 800b056:	61e8      	str	r0, [r5, #28]
 800b058:	b920      	cbnz	r0, 800b064 <_Bfree+0x20>
 800b05a:	4b09      	ldr	r3, [pc, #36]	@ (800b080 <_Bfree+0x3c>)
 800b05c:	4809      	ldr	r0, [pc, #36]	@ (800b084 <_Bfree+0x40>)
 800b05e:	218f      	movs	r1, #143	@ 0x8f
 800b060:	f000 fd66 	bl	800bb30 <__assert_func>
 800b064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b068:	6006      	str	r6, [r0, #0]
 800b06a:	60c6      	str	r6, [r0, #12]
 800b06c:	b13c      	cbz	r4, 800b07e <_Bfree+0x3a>
 800b06e:	69eb      	ldr	r3, [r5, #28]
 800b070:	6862      	ldr	r2, [r4, #4]
 800b072:	68db      	ldr	r3, [r3, #12]
 800b074:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b078:	6021      	str	r1, [r4, #0]
 800b07a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b07e:	bd70      	pop	{r4, r5, r6, pc}
 800b080:	0800c2a5 	.word	0x0800c2a5
 800b084:	0800c325 	.word	0x0800c325

0800b088 <__multadd>:
 800b088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b08c:	690d      	ldr	r5, [r1, #16]
 800b08e:	4607      	mov	r7, r0
 800b090:	460c      	mov	r4, r1
 800b092:	461e      	mov	r6, r3
 800b094:	f101 0c14 	add.w	ip, r1, #20
 800b098:	2000      	movs	r0, #0
 800b09a:	f8dc 3000 	ldr.w	r3, [ip]
 800b09e:	b299      	uxth	r1, r3
 800b0a0:	fb02 6101 	mla	r1, r2, r1, r6
 800b0a4:	0c1e      	lsrs	r6, r3, #16
 800b0a6:	0c0b      	lsrs	r3, r1, #16
 800b0a8:	fb02 3306 	mla	r3, r2, r6, r3
 800b0ac:	b289      	uxth	r1, r1
 800b0ae:	3001      	adds	r0, #1
 800b0b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b0b4:	4285      	cmp	r5, r0
 800b0b6:	f84c 1b04 	str.w	r1, [ip], #4
 800b0ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b0be:	dcec      	bgt.n	800b09a <__multadd+0x12>
 800b0c0:	b30e      	cbz	r6, 800b106 <__multadd+0x7e>
 800b0c2:	68a3      	ldr	r3, [r4, #8]
 800b0c4:	42ab      	cmp	r3, r5
 800b0c6:	dc19      	bgt.n	800b0fc <__multadd+0x74>
 800b0c8:	6861      	ldr	r1, [r4, #4]
 800b0ca:	4638      	mov	r0, r7
 800b0cc:	3101      	adds	r1, #1
 800b0ce:	f7ff ff79 	bl	800afc4 <_Balloc>
 800b0d2:	4680      	mov	r8, r0
 800b0d4:	b928      	cbnz	r0, 800b0e2 <__multadd+0x5a>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	4b0c      	ldr	r3, [pc, #48]	@ (800b10c <__multadd+0x84>)
 800b0da:	480d      	ldr	r0, [pc, #52]	@ (800b110 <__multadd+0x88>)
 800b0dc:	21ba      	movs	r1, #186	@ 0xba
 800b0de:	f000 fd27 	bl	800bb30 <__assert_func>
 800b0e2:	6922      	ldr	r2, [r4, #16]
 800b0e4:	3202      	adds	r2, #2
 800b0e6:	f104 010c 	add.w	r1, r4, #12
 800b0ea:	0092      	lsls	r2, r2, #2
 800b0ec:	300c      	adds	r0, #12
 800b0ee:	f000 fd11 	bl	800bb14 <memcpy>
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	4638      	mov	r0, r7
 800b0f6:	f7ff ffa5 	bl	800b044 <_Bfree>
 800b0fa:	4644      	mov	r4, r8
 800b0fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b100:	3501      	adds	r5, #1
 800b102:	615e      	str	r6, [r3, #20]
 800b104:	6125      	str	r5, [r4, #16]
 800b106:	4620      	mov	r0, r4
 800b108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b10c:	0800c314 	.word	0x0800c314
 800b110:	0800c325 	.word	0x0800c325

0800b114 <__hi0bits>:
 800b114:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b118:	4603      	mov	r3, r0
 800b11a:	bf36      	itet	cc
 800b11c:	0403      	lslcc	r3, r0, #16
 800b11e:	2000      	movcs	r0, #0
 800b120:	2010      	movcc	r0, #16
 800b122:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b126:	bf3c      	itt	cc
 800b128:	021b      	lslcc	r3, r3, #8
 800b12a:	3008      	addcc	r0, #8
 800b12c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b130:	bf3c      	itt	cc
 800b132:	011b      	lslcc	r3, r3, #4
 800b134:	3004      	addcc	r0, #4
 800b136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b13a:	bf3c      	itt	cc
 800b13c:	009b      	lslcc	r3, r3, #2
 800b13e:	3002      	addcc	r0, #2
 800b140:	2b00      	cmp	r3, #0
 800b142:	db05      	blt.n	800b150 <__hi0bits+0x3c>
 800b144:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b148:	f100 0001 	add.w	r0, r0, #1
 800b14c:	bf08      	it	eq
 800b14e:	2020      	moveq	r0, #32
 800b150:	4770      	bx	lr

0800b152 <__lo0bits>:
 800b152:	6803      	ldr	r3, [r0, #0]
 800b154:	4602      	mov	r2, r0
 800b156:	f013 0007 	ands.w	r0, r3, #7
 800b15a:	d00b      	beq.n	800b174 <__lo0bits+0x22>
 800b15c:	07d9      	lsls	r1, r3, #31
 800b15e:	d421      	bmi.n	800b1a4 <__lo0bits+0x52>
 800b160:	0798      	lsls	r0, r3, #30
 800b162:	bf49      	itett	mi
 800b164:	085b      	lsrmi	r3, r3, #1
 800b166:	089b      	lsrpl	r3, r3, #2
 800b168:	2001      	movmi	r0, #1
 800b16a:	6013      	strmi	r3, [r2, #0]
 800b16c:	bf5c      	itt	pl
 800b16e:	6013      	strpl	r3, [r2, #0]
 800b170:	2002      	movpl	r0, #2
 800b172:	4770      	bx	lr
 800b174:	b299      	uxth	r1, r3
 800b176:	b909      	cbnz	r1, 800b17c <__lo0bits+0x2a>
 800b178:	0c1b      	lsrs	r3, r3, #16
 800b17a:	2010      	movs	r0, #16
 800b17c:	b2d9      	uxtb	r1, r3
 800b17e:	b909      	cbnz	r1, 800b184 <__lo0bits+0x32>
 800b180:	3008      	adds	r0, #8
 800b182:	0a1b      	lsrs	r3, r3, #8
 800b184:	0719      	lsls	r1, r3, #28
 800b186:	bf04      	itt	eq
 800b188:	091b      	lsreq	r3, r3, #4
 800b18a:	3004      	addeq	r0, #4
 800b18c:	0799      	lsls	r1, r3, #30
 800b18e:	bf04      	itt	eq
 800b190:	089b      	lsreq	r3, r3, #2
 800b192:	3002      	addeq	r0, #2
 800b194:	07d9      	lsls	r1, r3, #31
 800b196:	d403      	bmi.n	800b1a0 <__lo0bits+0x4e>
 800b198:	085b      	lsrs	r3, r3, #1
 800b19a:	f100 0001 	add.w	r0, r0, #1
 800b19e:	d003      	beq.n	800b1a8 <__lo0bits+0x56>
 800b1a0:	6013      	str	r3, [r2, #0]
 800b1a2:	4770      	bx	lr
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	4770      	bx	lr
 800b1a8:	2020      	movs	r0, #32
 800b1aa:	4770      	bx	lr

0800b1ac <__i2b>:
 800b1ac:	b510      	push	{r4, lr}
 800b1ae:	460c      	mov	r4, r1
 800b1b0:	2101      	movs	r1, #1
 800b1b2:	f7ff ff07 	bl	800afc4 <_Balloc>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	b928      	cbnz	r0, 800b1c6 <__i2b+0x1a>
 800b1ba:	4b05      	ldr	r3, [pc, #20]	@ (800b1d0 <__i2b+0x24>)
 800b1bc:	4805      	ldr	r0, [pc, #20]	@ (800b1d4 <__i2b+0x28>)
 800b1be:	f240 1145 	movw	r1, #325	@ 0x145
 800b1c2:	f000 fcb5 	bl	800bb30 <__assert_func>
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	6144      	str	r4, [r0, #20]
 800b1ca:	6103      	str	r3, [r0, #16]
 800b1cc:	bd10      	pop	{r4, pc}
 800b1ce:	bf00      	nop
 800b1d0:	0800c314 	.word	0x0800c314
 800b1d4:	0800c325 	.word	0x0800c325

0800b1d8 <__multiply>:
 800b1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1dc:	4617      	mov	r7, r2
 800b1de:	690a      	ldr	r2, [r1, #16]
 800b1e0:	693b      	ldr	r3, [r7, #16]
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	bfa8      	it	ge
 800b1e6:	463b      	movge	r3, r7
 800b1e8:	4689      	mov	r9, r1
 800b1ea:	bfa4      	itt	ge
 800b1ec:	460f      	movge	r7, r1
 800b1ee:	4699      	movge	r9, r3
 800b1f0:	693d      	ldr	r5, [r7, #16]
 800b1f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	6879      	ldr	r1, [r7, #4]
 800b1fa:	eb05 060a 	add.w	r6, r5, sl
 800b1fe:	42b3      	cmp	r3, r6
 800b200:	b085      	sub	sp, #20
 800b202:	bfb8      	it	lt
 800b204:	3101      	addlt	r1, #1
 800b206:	f7ff fedd 	bl	800afc4 <_Balloc>
 800b20a:	b930      	cbnz	r0, 800b21a <__multiply+0x42>
 800b20c:	4602      	mov	r2, r0
 800b20e:	4b41      	ldr	r3, [pc, #260]	@ (800b314 <__multiply+0x13c>)
 800b210:	4841      	ldr	r0, [pc, #260]	@ (800b318 <__multiply+0x140>)
 800b212:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b216:	f000 fc8b 	bl	800bb30 <__assert_func>
 800b21a:	f100 0414 	add.w	r4, r0, #20
 800b21e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b222:	4623      	mov	r3, r4
 800b224:	2200      	movs	r2, #0
 800b226:	4573      	cmp	r3, lr
 800b228:	d320      	bcc.n	800b26c <__multiply+0x94>
 800b22a:	f107 0814 	add.w	r8, r7, #20
 800b22e:	f109 0114 	add.w	r1, r9, #20
 800b232:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b236:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b23a:	9302      	str	r3, [sp, #8]
 800b23c:	1beb      	subs	r3, r5, r7
 800b23e:	3b15      	subs	r3, #21
 800b240:	f023 0303 	bic.w	r3, r3, #3
 800b244:	3304      	adds	r3, #4
 800b246:	3715      	adds	r7, #21
 800b248:	42bd      	cmp	r5, r7
 800b24a:	bf38      	it	cc
 800b24c:	2304      	movcc	r3, #4
 800b24e:	9301      	str	r3, [sp, #4]
 800b250:	9b02      	ldr	r3, [sp, #8]
 800b252:	9103      	str	r1, [sp, #12]
 800b254:	428b      	cmp	r3, r1
 800b256:	d80c      	bhi.n	800b272 <__multiply+0x9a>
 800b258:	2e00      	cmp	r6, #0
 800b25a:	dd03      	ble.n	800b264 <__multiply+0x8c>
 800b25c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b260:	2b00      	cmp	r3, #0
 800b262:	d055      	beq.n	800b310 <__multiply+0x138>
 800b264:	6106      	str	r6, [r0, #16]
 800b266:	b005      	add	sp, #20
 800b268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b26c:	f843 2b04 	str.w	r2, [r3], #4
 800b270:	e7d9      	b.n	800b226 <__multiply+0x4e>
 800b272:	f8b1 a000 	ldrh.w	sl, [r1]
 800b276:	f1ba 0f00 	cmp.w	sl, #0
 800b27a:	d01f      	beq.n	800b2bc <__multiply+0xe4>
 800b27c:	46c4      	mov	ip, r8
 800b27e:	46a1      	mov	r9, r4
 800b280:	2700      	movs	r7, #0
 800b282:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b286:	f8d9 3000 	ldr.w	r3, [r9]
 800b28a:	fa1f fb82 	uxth.w	fp, r2
 800b28e:	b29b      	uxth	r3, r3
 800b290:	fb0a 330b 	mla	r3, sl, fp, r3
 800b294:	443b      	add	r3, r7
 800b296:	f8d9 7000 	ldr.w	r7, [r9]
 800b29a:	0c12      	lsrs	r2, r2, #16
 800b29c:	0c3f      	lsrs	r7, r7, #16
 800b29e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b2a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2ac:	4565      	cmp	r5, ip
 800b2ae:	f849 3b04 	str.w	r3, [r9], #4
 800b2b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b2b6:	d8e4      	bhi.n	800b282 <__multiply+0xaa>
 800b2b8:	9b01      	ldr	r3, [sp, #4]
 800b2ba:	50e7      	str	r7, [r4, r3]
 800b2bc:	9b03      	ldr	r3, [sp, #12]
 800b2be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b2c2:	3104      	adds	r1, #4
 800b2c4:	f1b9 0f00 	cmp.w	r9, #0
 800b2c8:	d020      	beq.n	800b30c <__multiply+0x134>
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	4647      	mov	r7, r8
 800b2ce:	46a4      	mov	ip, r4
 800b2d0:	f04f 0a00 	mov.w	sl, #0
 800b2d4:	f8b7 b000 	ldrh.w	fp, [r7]
 800b2d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b2dc:	fb09 220b 	mla	r2, r9, fp, r2
 800b2e0:	4452      	add	r2, sl
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2e8:	f84c 3b04 	str.w	r3, [ip], #4
 800b2ec:	f857 3b04 	ldr.w	r3, [r7], #4
 800b2f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2f4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b2f8:	fb09 330a 	mla	r3, r9, sl, r3
 800b2fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b300:	42bd      	cmp	r5, r7
 800b302:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b306:	d8e5      	bhi.n	800b2d4 <__multiply+0xfc>
 800b308:	9a01      	ldr	r2, [sp, #4]
 800b30a:	50a3      	str	r3, [r4, r2]
 800b30c:	3404      	adds	r4, #4
 800b30e:	e79f      	b.n	800b250 <__multiply+0x78>
 800b310:	3e01      	subs	r6, #1
 800b312:	e7a1      	b.n	800b258 <__multiply+0x80>
 800b314:	0800c314 	.word	0x0800c314
 800b318:	0800c325 	.word	0x0800c325

0800b31c <__pow5mult>:
 800b31c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b320:	4615      	mov	r5, r2
 800b322:	f012 0203 	ands.w	r2, r2, #3
 800b326:	4607      	mov	r7, r0
 800b328:	460e      	mov	r6, r1
 800b32a:	d007      	beq.n	800b33c <__pow5mult+0x20>
 800b32c:	4c25      	ldr	r4, [pc, #148]	@ (800b3c4 <__pow5mult+0xa8>)
 800b32e:	3a01      	subs	r2, #1
 800b330:	2300      	movs	r3, #0
 800b332:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b336:	f7ff fea7 	bl	800b088 <__multadd>
 800b33a:	4606      	mov	r6, r0
 800b33c:	10ad      	asrs	r5, r5, #2
 800b33e:	d03d      	beq.n	800b3bc <__pow5mult+0xa0>
 800b340:	69fc      	ldr	r4, [r7, #28]
 800b342:	b97c      	cbnz	r4, 800b364 <__pow5mult+0x48>
 800b344:	2010      	movs	r0, #16
 800b346:	f7ff fd87 	bl	800ae58 <malloc>
 800b34a:	4602      	mov	r2, r0
 800b34c:	61f8      	str	r0, [r7, #28]
 800b34e:	b928      	cbnz	r0, 800b35c <__pow5mult+0x40>
 800b350:	4b1d      	ldr	r3, [pc, #116]	@ (800b3c8 <__pow5mult+0xac>)
 800b352:	481e      	ldr	r0, [pc, #120]	@ (800b3cc <__pow5mult+0xb0>)
 800b354:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b358:	f000 fbea 	bl	800bb30 <__assert_func>
 800b35c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b360:	6004      	str	r4, [r0, #0]
 800b362:	60c4      	str	r4, [r0, #12]
 800b364:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b368:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b36c:	b94c      	cbnz	r4, 800b382 <__pow5mult+0x66>
 800b36e:	f240 2171 	movw	r1, #625	@ 0x271
 800b372:	4638      	mov	r0, r7
 800b374:	f7ff ff1a 	bl	800b1ac <__i2b>
 800b378:	2300      	movs	r3, #0
 800b37a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b37e:	4604      	mov	r4, r0
 800b380:	6003      	str	r3, [r0, #0]
 800b382:	f04f 0900 	mov.w	r9, #0
 800b386:	07eb      	lsls	r3, r5, #31
 800b388:	d50a      	bpl.n	800b3a0 <__pow5mult+0x84>
 800b38a:	4631      	mov	r1, r6
 800b38c:	4622      	mov	r2, r4
 800b38e:	4638      	mov	r0, r7
 800b390:	f7ff ff22 	bl	800b1d8 <__multiply>
 800b394:	4631      	mov	r1, r6
 800b396:	4680      	mov	r8, r0
 800b398:	4638      	mov	r0, r7
 800b39a:	f7ff fe53 	bl	800b044 <_Bfree>
 800b39e:	4646      	mov	r6, r8
 800b3a0:	106d      	asrs	r5, r5, #1
 800b3a2:	d00b      	beq.n	800b3bc <__pow5mult+0xa0>
 800b3a4:	6820      	ldr	r0, [r4, #0]
 800b3a6:	b938      	cbnz	r0, 800b3b8 <__pow5mult+0x9c>
 800b3a8:	4622      	mov	r2, r4
 800b3aa:	4621      	mov	r1, r4
 800b3ac:	4638      	mov	r0, r7
 800b3ae:	f7ff ff13 	bl	800b1d8 <__multiply>
 800b3b2:	6020      	str	r0, [r4, #0]
 800b3b4:	f8c0 9000 	str.w	r9, [r0]
 800b3b8:	4604      	mov	r4, r0
 800b3ba:	e7e4      	b.n	800b386 <__pow5mult+0x6a>
 800b3bc:	4630      	mov	r0, r6
 800b3be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3c2:	bf00      	nop
 800b3c4:	0800c3d8 	.word	0x0800c3d8
 800b3c8:	0800c2a5 	.word	0x0800c2a5
 800b3cc:	0800c325 	.word	0x0800c325

0800b3d0 <__lshift>:
 800b3d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3d4:	460c      	mov	r4, r1
 800b3d6:	6849      	ldr	r1, [r1, #4]
 800b3d8:	6923      	ldr	r3, [r4, #16]
 800b3da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b3de:	68a3      	ldr	r3, [r4, #8]
 800b3e0:	4607      	mov	r7, r0
 800b3e2:	4691      	mov	r9, r2
 800b3e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b3e8:	f108 0601 	add.w	r6, r8, #1
 800b3ec:	42b3      	cmp	r3, r6
 800b3ee:	db0b      	blt.n	800b408 <__lshift+0x38>
 800b3f0:	4638      	mov	r0, r7
 800b3f2:	f7ff fde7 	bl	800afc4 <_Balloc>
 800b3f6:	4605      	mov	r5, r0
 800b3f8:	b948      	cbnz	r0, 800b40e <__lshift+0x3e>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	4b28      	ldr	r3, [pc, #160]	@ (800b4a0 <__lshift+0xd0>)
 800b3fe:	4829      	ldr	r0, [pc, #164]	@ (800b4a4 <__lshift+0xd4>)
 800b400:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b404:	f000 fb94 	bl	800bb30 <__assert_func>
 800b408:	3101      	adds	r1, #1
 800b40a:	005b      	lsls	r3, r3, #1
 800b40c:	e7ee      	b.n	800b3ec <__lshift+0x1c>
 800b40e:	2300      	movs	r3, #0
 800b410:	f100 0114 	add.w	r1, r0, #20
 800b414:	f100 0210 	add.w	r2, r0, #16
 800b418:	4618      	mov	r0, r3
 800b41a:	4553      	cmp	r3, sl
 800b41c:	db33      	blt.n	800b486 <__lshift+0xb6>
 800b41e:	6920      	ldr	r0, [r4, #16]
 800b420:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b424:	f104 0314 	add.w	r3, r4, #20
 800b428:	f019 091f 	ands.w	r9, r9, #31
 800b42c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b430:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b434:	d02b      	beq.n	800b48e <__lshift+0xbe>
 800b436:	f1c9 0e20 	rsb	lr, r9, #32
 800b43a:	468a      	mov	sl, r1
 800b43c:	2200      	movs	r2, #0
 800b43e:	6818      	ldr	r0, [r3, #0]
 800b440:	fa00 f009 	lsl.w	r0, r0, r9
 800b444:	4310      	orrs	r0, r2
 800b446:	f84a 0b04 	str.w	r0, [sl], #4
 800b44a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b44e:	459c      	cmp	ip, r3
 800b450:	fa22 f20e 	lsr.w	r2, r2, lr
 800b454:	d8f3      	bhi.n	800b43e <__lshift+0x6e>
 800b456:	ebac 0304 	sub.w	r3, ip, r4
 800b45a:	3b15      	subs	r3, #21
 800b45c:	f023 0303 	bic.w	r3, r3, #3
 800b460:	3304      	adds	r3, #4
 800b462:	f104 0015 	add.w	r0, r4, #21
 800b466:	4560      	cmp	r0, ip
 800b468:	bf88      	it	hi
 800b46a:	2304      	movhi	r3, #4
 800b46c:	50ca      	str	r2, [r1, r3]
 800b46e:	b10a      	cbz	r2, 800b474 <__lshift+0xa4>
 800b470:	f108 0602 	add.w	r6, r8, #2
 800b474:	3e01      	subs	r6, #1
 800b476:	4638      	mov	r0, r7
 800b478:	612e      	str	r6, [r5, #16]
 800b47a:	4621      	mov	r1, r4
 800b47c:	f7ff fde2 	bl	800b044 <_Bfree>
 800b480:	4628      	mov	r0, r5
 800b482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b486:	f842 0f04 	str.w	r0, [r2, #4]!
 800b48a:	3301      	adds	r3, #1
 800b48c:	e7c5      	b.n	800b41a <__lshift+0x4a>
 800b48e:	3904      	subs	r1, #4
 800b490:	f853 2b04 	ldr.w	r2, [r3], #4
 800b494:	f841 2f04 	str.w	r2, [r1, #4]!
 800b498:	459c      	cmp	ip, r3
 800b49a:	d8f9      	bhi.n	800b490 <__lshift+0xc0>
 800b49c:	e7ea      	b.n	800b474 <__lshift+0xa4>
 800b49e:	bf00      	nop
 800b4a0:	0800c314 	.word	0x0800c314
 800b4a4:	0800c325 	.word	0x0800c325

0800b4a8 <__mcmp>:
 800b4a8:	690a      	ldr	r2, [r1, #16]
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	6900      	ldr	r0, [r0, #16]
 800b4ae:	1a80      	subs	r0, r0, r2
 800b4b0:	b530      	push	{r4, r5, lr}
 800b4b2:	d10e      	bne.n	800b4d2 <__mcmp+0x2a>
 800b4b4:	3314      	adds	r3, #20
 800b4b6:	3114      	adds	r1, #20
 800b4b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b4bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b4c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b4c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b4c8:	4295      	cmp	r5, r2
 800b4ca:	d003      	beq.n	800b4d4 <__mcmp+0x2c>
 800b4cc:	d205      	bcs.n	800b4da <__mcmp+0x32>
 800b4ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d2:	bd30      	pop	{r4, r5, pc}
 800b4d4:	42a3      	cmp	r3, r4
 800b4d6:	d3f3      	bcc.n	800b4c0 <__mcmp+0x18>
 800b4d8:	e7fb      	b.n	800b4d2 <__mcmp+0x2a>
 800b4da:	2001      	movs	r0, #1
 800b4dc:	e7f9      	b.n	800b4d2 <__mcmp+0x2a>
	...

0800b4e0 <__mdiff>:
 800b4e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e4:	4689      	mov	r9, r1
 800b4e6:	4606      	mov	r6, r0
 800b4e8:	4611      	mov	r1, r2
 800b4ea:	4648      	mov	r0, r9
 800b4ec:	4614      	mov	r4, r2
 800b4ee:	f7ff ffdb 	bl	800b4a8 <__mcmp>
 800b4f2:	1e05      	subs	r5, r0, #0
 800b4f4:	d112      	bne.n	800b51c <__mdiff+0x3c>
 800b4f6:	4629      	mov	r1, r5
 800b4f8:	4630      	mov	r0, r6
 800b4fa:	f7ff fd63 	bl	800afc4 <_Balloc>
 800b4fe:	4602      	mov	r2, r0
 800b500:	b928      	cbnz	r0, 800b50e <__mdiff+0x2e>
 800b502:	4b3f      	ldr	r3, [pc, #252]	@ (800b600 <__mdiff+0x120>)
 800b504:	f240 2137 	movw	r1, #567	@ 0x237
 800b508:	483e      	ldr	r0, [pc, #248]	@ (800b604 <__mdiff+0x124>)
 800b50a:	f000 fb11 	bl	800bb30 <__assert_func>
 800b50e:	2301      	movs	r3, #1
 800b510:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b514:	4610      	mov	r0, r2
 800b516:	b003      	add	sp, #12
 800b518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b51c:	bfbc      	itt	lt
 800b51e:	464b      	movlt	r3, r9
 800b520:	46a1      	movlt	r9, r4
 800b522:	4630      	mov	r0, r6
 800b524:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b528:	bfba      	itte	lt
 800b52a:	461c      	movlt	r4, r3
 800b52c:	2501      	movlt	r5, #1
 800b52e:	2500      	movge	r5, #0
 800b530:	f7ff fd48 	bl	800afc4 <_Balloc>
 800b534:	4602      	mov	r2, r0
 800b536:	b918      	cbnz	r0, 800b540 <__mdiff+0x60>
 800b538:	4b31      	ldr	r3, [pc, #196]	@ (800b600 <__mdiff+0x120>)
 800b53a:	f240 2145 	movw	r1, #581	@ 0x245
 800b53e:	e7e3      	b.n	800b508 <__mdiff+0x28>
 800b540:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b544:	6926      	ldr	r6, [r4, #16]
 800b546:	60c5      	str	r5, [r0, #12]
 800b548:	f109 0310 	add.w	r3, r9, #16
 800b54c:	f109 0514 	add.w	r5, r9, #20
 800b550:	f104 0e14 	add.w	lr, r4, #20
 800b554:	f100 0b14 	add.w	fp, r0, #20
 800b558:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b55c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b560:	9301      	str	r3, [sp, #4]
 800b562:	46d9      	mov	r9, fp
 800b564:	f04f 0c00 	mov.w	ip, #0
 800b568:	9b01      	ldr	r3, [sp, #4]
 800b56a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b56e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b572:	9301      	str	r3, [sp, #4]
 800b574:	fa1f f38a 	uxth.w	r3, sl
 800b578:	4619      	mov	r1, r3
 800b57a:	b283      	uxth	r3, r0
 800b57c:	1acb      	subs	r3, r1, r3
 800b57e:	0c00      	lsrs	r0, r0, #16
 800b580:	4463      	add	r3, ip
 800b582:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b586:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b590:	4576      	cmp	r6, lr
 800b592:	f849 3b04 	str.w	r3, [r9], #4
 800b596:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b59a:	d8e5      	bhi.n	800b568 <__mdiff+0x88>
 800b59c:	1b33      	subs	r3, r6, r4
 800b59e:	3b15      	subs	r3, #21
 800b5a0:	f023 0303 	bic.w	r3, r3, #3
 800b5a4:	3415      	adds	r4, #21
 800b5a6:	3304      	adds	r3, #4
 800b5a8:	42a6      	cmp	r6, r4
 800b5aa:	bf38      	it	cc
 800b5ac:	2304      	movcc	r3, #4
 800b5ae:	441d      	add	r5, r3
 800b5b0:	445b      	add	r3, fp
 800b5b2:	461e      	mov	r6, r3
 800b5b4:	462c      	mov	r4, r5
 800b5b6:	4544      	cmp	r4, r8
 800b5b8:	d30e      	bcc.n	800b5d8 <__mdiff+0xf8>
 800b5ba:	f108 0103 	add.w	r1, r8, #3
 800b5be:	1b49      	subs	r1, r1, r5
 800b5c0:	f021 0103 	bic.w	r1, r1, #3
 800b5c4:	3d03      	subs	r5, #3
 800b5c6:	45a8      	cmp	r8, r5
 800b5c8:	bf38      	it	cc
 800b5ca:	2100      	movcc	r1, #0
 800b5cc:	440b      	add	r3, r1
 800b5ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b5d2:	b191      	cbz	r1, 800b5fa <__mdiff+0x11a>
 800b5d4:	6117      	str	r7, [r2, #16]
 800b5d6:	e79d      	b.n	800b514 <__mdiff+0x34>
 800b5d8:	f854 1b04 	ldr.w	r1, [r4], #4
 800b5dc:	46e6      	mov	lr, ip
 800b5de:	0c08      	lsrs	r0, r1, #16
 800b5e0:	fa1c fc81 	uxtah	ip, ip, r1
 800b5e4:	4471      	add	r1, lr
 800b5e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b5ea:	b289      	uxth	r1, r1
 800b5ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b5f0:	f846 1b04 	str.w	r1, [r6], #4
 800b5f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b5f8:	e7dd      	b.n	800b5b6 <__mdiff+0xd6>
 800b5fa:	3f01      	subs	r7, #1
 800b5fc:	e7e7      	b.n	800b5ce <__mdiff+0xee>
 800b5fe:	bf00      	nop
 800b600:	0800c314 	.word	0x0800c314
 800b604:	0800c325 	.word	0x0800c325

0800b608 <__d2b>:
 800b608:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b60c:	460f      	mov	r7, r1
 800b60e:	2101      	movs	r1, #1
 800b610:	ec59 8b10 	vmov	r8, r9, d0
 800b614:	4616      	mov	r6, r2
 800b616:	f7ff fcd5 	bl	800afc4 <_Balloc>
 800b61a:	4604      	mov	r4, r0
 800b61c:	b930      	cbnz	r0, 800b62c <__d2b+0x24>
 800b61e:	4602      	mov	r2, r0
 800b620:	4b23      	ldr	r3, [pc, #140]	@ (800b6b0 <__d2b+0xa8>)
 800b622:	4824      	ldr	r0, [pc, #144]	@ (800b6b4 <__d2b+0xac>)
 800b624:	f240 310f 	movw	r1, #783	@ 0x30f
 800b628:	f000 fa82 	bl	800bb30 <__assert_func>
 800b62c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b630:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b634:	b10d      	cbz	r5, 800b63a <__d2b+0x32>
 800b636:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b63a:	9301      	str	r3, [sp, #4]
 800b63c:	f1b8 0300 	subs.w	r3, r8, #0
 800b640:	d023      	beq.n	800b68a <__d2b+0x82>
 800b642:	4668      	mov	r0, sp
 800b644:	9300      	str	r3, [sp, #0]
 800b646:	f7ff fd84 	bl	800b152 <__lo0bits>
 800b64a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b64e:	b1d0      	cbz	r0, 800b686 <__d2b+0x7e>
 800b650:	f1c0 0320 	rsb	r3, r0, #32
 800b654:	fa02 f303 	lsl.w	r3, r2, r3
 800b658:	430b      	orrs	r3, r1
 800b65a:	40c2      	lsrs	r2, r0
 800b65c:	6163      	str	r3, [r4, #20]
 800b65e:	9201      	str	r2, [sp, #4]
 800b660:	9b01      	ldr	r3, [sp, #4]
 800b662:	61a3      	str	r3, [r4, #24]
 800b664:	2b00      	cmp	r3, #0
 800b666:	bf0c      	ite	eq
 800b668:	2201      	moveq	r2, #1
 800b66a:	2202      	movne	r2, #2
 800b66c:	6122      	str	r2, [r4, #16]
 800b66e:	b1a5      	cbz	r5, 800b69a <__d2b+0x92>
 800b670:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b674:	4405      	add	r5, r0
 800b676:	603d      	str	r5, [r7, #0]
 800b678:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b67c:	6030      	str	r0, [r6, #0]
 800b67e:	4620      	mov	r0, r4
 800b680:	b003      	add	sp, #12
 800b682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b686:	6161      	str	r1, [r4, #20]
 800b688:	e7ea      	b.n	800b660 <__d2b+0x58>
 800b68a:	a801      	add	r0, sp, #4
 800b68c:	f7ff fd61 	bl	800b152 <__lo0bits>
 800b690:	9b01      	ldr	r3, [sp, #4]
 800b692:	6163      	str	r3, [r4, #20]
 800b694:	3020      	adds	r0, #32
 800b696:	2201      	movs	r2, #1
 800b698:	e7e8      	b.n	800b66c <__d2b+0x64>
 800b69a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b69e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b6a2:	6038      	str	r0, [r7, #0]
 800b6a4:	6918      	ldr	r0, [r3, #16]
 800b6a6:	f7ff fd35 	bl	800b114 <__hi0bits>
 800b6aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b6ae:	e7e5      	b.n	800b67c <__d2b+0x74>
 800b6b0:	0800c314 	.word	0x0800c314
 800b6b4:	0800c325 	.word	0x0800c325

0800b6b8 <__ssputs_r>:
 800b6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6bc:	688e      	ldr	r6, [r1, #8]
 800b6be:	461f      	mov	r7, r3
 800b6c0:	42be      	cmp	r6, r7
 800b6c2:	680b      	ldr	r3, [r1, #0]
 800b6c4:	4682      	mov	sl, r0
 800b6c6:	460c      	mov	r4, r1
 800b6c8:	4690      	mov	r8, r2
 800b6ca:	d82d      	bhi.n	800b728 <__ssputs_r+0x70>
 800b6cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b6d4:	d026      	beq.n	800b724 <__ssputs_r+0x6c>
 800b6d6:	6965      	ldr	r5, [r4, #20]
 800b6d8:	6909      	ldr	r1, [r1, #16]
 800b6da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b6de:	eba3 0901 	sub.w	r9, r3, r1
 800b6e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b6e6:	1c7b      	adds	r3, r7, #1
 800b6e8:	444b      	add	r3, r9
 800b6ea:	106d      	asrs	r5, r5, #1
 800b6ec:	429d      	cmp	r5, r3
 800b6ee:	bf38      	it	cc
 800b6f0:	461d      	movcc	r5, r3
 800b6f2:	0553      	lsls	r3, r2, #21
 800b6f4:	d527      	bpl.n	800b746 <__ssputs_r+0x8e>
 800b6f6:	4629      	mov	r1, r5
 800b6f8:	f7ff fbd8 	bl	800aeac <_malloc_r>
 800b6fc:	4606      	mov	r6, r0
 800b6fe:	b360      	cbz	r0, 800b75a <__ssputs_r+0xa2>
 800b700:	6921      	ldr	r1, [r4, #16]
 800b702:	464a      	mov	r2, r9
 800b704:	f000 fa06 	bl	800bb14 <memcpy>
 800b708:	89a3      	ldrh	r3, [r4, #12]
 800b70a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b70e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b712:	81a3      	strh	r3, [r4, #12]
 800b714:	6126      	str	r6, [r4, #16]
 800b716:	6165      	str	r5, [r4, #20]
 800b718:	444e      	add	r6, r9
 800b71a:	eba5 0509 	sub.w	r5, r5, r9
 800b71e:	6026      	str	r6, [r4, #0]
 800b720:	60a5      	str	r5, [r4, #8]
 800b722:	463e      	mov	r6, r7
 800b724:	42be      	cmp	r6, r7
 800b726:	d900      	bls.n	800b72a <__ssputs_r+0x72>
 800b728:	463e      	mov	r6, r7
 800b72a:	6820      	ldr	r0, [r4, #0]
 800b72c:	4632      	mov	r2, r6
 800b72e:	4641      	mov	r1, r8
 800b730:	f000 f9c6 	bl	800bac0 <memmove>
 800b734:	68a3      	ldr	r3, [r4, #8]
 800b736:	1b9b      	subs	r3, r3, r6
 800b738:	60a3      	str	r3, [r4, #8]
 800b73a:	6823      	ldr	r3, [r4, #0]
 800b73c:	4433      	add	r3, r6
 800b73e:	6023      	str	r3, [r4, #0]
 800b740:	2000      	movs	r0, #0
 800b742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b746:	462a      	mov	r2, r5
 800b748:	f000 fa36 	bl	800bbb8 <_realloc_r>
 800b74c:	4606      	mov	r6, r0
 800b74e:	2800      	cmp	r0, #0
 800b750:	d1e0      	bne.n	800b714 <__ssputs_r+0x5c>
 800b752:	6921      	ldr	r1, [r4, #16]
 800b754:	4650      	mov	r0, sl
 800b756:	f7ff fb35 	bl	800adc4 <_free_r>
 800b75a:	230c      	movs	r3, #12
 800b75c:	f8ca 3000 	str.w	r3, [sl]
 800b760:	89a3      	ldrh	r3, [r4, #12]
 800b762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b766:	81a3      	strh	r3, [r4, #12]
 800b768:	f04f 30ff 	mov.w	r0, #4294967295
 800b76c:	e7e9      	b.n	800b742 <__ssputs_r+0x8a>
	...

0800b770 <_svfiprintf_r>:
 800b770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b774:	4698      	mov	r8, r3
 800b776:	898b      	ldrh	r3, [r1, #12]
 800b778:	061b      	lsls	r3, r3, #24
 800b77a:	b09d      	sub	sp, #116	@ 0x74
 800b77c:	4607      	mov	r7, r0
 800b77e:	460d      	mov	r5, r1
 800b780:	4614      	mov	r4, r2
 800b782:	d510      	bpl.n	800b7a6 <_svfiprintf_r+0x36>
 800b784:	690b      	ldr	r3, [r1, #16]
 800b786:	b973      	cbnz	r3, 800b7a6 <_svfiprintf_r+0x36>
 800b788:	2140      	movs	r1, #64	@ 0x40
 800b78a:	f7ff fb8f 	bl	800aeac <_malloc_r>
 800b78e:	6028      	str	r0, [r5, #0]
 800b790:	6128      	str	r0, [r5, #16]
 800b792:	b930      	cbnz	r0, 800b7a2 <_svfiprintf_r+0x32>
 800b794:	230c      	movs	r3, #12
 800b796:	603b      	str	r3, [r7, #0]
 800b798:	f04f 30ff 	mov.w	r0, #4294967295
 800b79c:	b01d      	add	sp, #116	@ 0x74
 800b79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a2:	2340      	movs	r3, #64	@ 0x40
 800b7a4:	616b      	str	r3, [r5, #20]
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7aa:	2320      	movs	r3, #32
 800b7ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b7b0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7b4:	2330      	movs	r3, #48	@ 0x30
 800b7b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b954 <_svfiprintf_r+0x1e4>
 800b7ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b7be:	f04f 0901 	mov.w	r9, #1
 800b7c2:	4623      	mov	r3, r4
 800b7c4:	469a      	mov	sl, r3
 800b7c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7ca:	b10a      	cbz	r2, 800b7d0 <_svfiprintf_r+0x60>
 800b7cc:	2a25      	cmp	r2, #37	@ 0x25
 800b7ce:	d1f9      	bne.n	800b7c4 <_svfiprintf_r+0x54>
 800b7d0:	ebba 0b04 	subs.w	fp, sl, r4
 800b7d4:	d00b      	beq.n	800b7ee <_svfiprintf_r+0x7e>
 800b7d6:	465b      	mov	r3, fp
 800b7d8:	4622      	mov	r2, r4
 800b7da:	4629      	mov	r1, r5
 800b7dc:	4638      	mov	r0, r7
 800b7de:	f7ff ff6b 	bl	800b6b8 <__ssputs_r>
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	f000 80a7 	beq.w	800b936 <_svfiprintf_r+0x1c6>
 800b7e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b7ea:	445a      	add	r2, fp
 800b7ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800b7ee:	f89a 3000 	ldrb.w	r3, [sl]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	f000 809f 	beq.w	800b936 <_svfiprintf_r+0x1c6>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b7fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b802:	f10a 0a01 	add.w	sl, sl, #1
 800b806:	9304      	str	r3, [sp, #16]
 800b808:	9307      	str	r3, [sp, #28]
 800b80a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b80e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b810:	4654      	mov	r4, sl
 800b812:	2205      	movs	r2, #5
 800b814:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b818:	484e      	ldr	r0, [pc, #312]	@ (800b954 <_svfiprintf_r+0x1e4>)
 800b81a:	f7f4 fd11 	bl	8000240 <memchr>
 800b81e:	9a04      	ldr	r2, [sp, #16]
 800b820:	b9d8      	cbnz	r0, 800b85a <_svfiprintf_r+0xea>
 800b822:	06d0      	lsls	r0, r2, #27
 800b824:	bf44      	itt	mi
 800b826:	2320      	movmi	r3, #32
 800b828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b82c:	0711      	lsls	r1, r2, #28
 800b82e:	bf44      	itt	mi
 800b830:	232b      	movmi	r3, #43	@ 0x2b
 800b832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b836:	f89a 3000 	ldrb.w	r3, [sl]
 800b83a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b83c:	d015      	beq.n	800b86a <_svfiprintf_r+0xfa>
 800b83e:	9a07      	ldr	r2, [sp, #28]
 800b840:	4654      	mov	r4, sl
 800b842:	2000      	movs	r0, #0
 800b844:	f04f 0c0a 	mov.w	ip, #10
 800b848:	4621      	mov	r1, r4
 800b84a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b84e:	3b30      	subs	r3, #48	@ 0x30
 800b850:	2b09      	cmp	r3, #9
 800b852:	d94b      	bls.n	800b8ec <_svfiprintf_r+0x17c>
 800b854:	b1b0      	cbz	r0, 800b884 <_svfiprintf_r+0x114>
 800b856:	9207      	str	r2, [sp, #28]
 800b858:	e014      	b.n	800b884 <_svfiprintf_r+0x114>
 800b85a:	eba0 0308 	sub.w	r3, r0, r8
 800b85e:	fa09 f303 	lsl.w	r3, r9, r3
 800b862:	4313      	orrs	r3, r2
 800b864:	9304      	str	r3, [sp, #16]
 800b866:	46a2      	mov	sl, r4
 800b868:	e7d2      	b.n	800b810 <_svfiprintf_r+0xa0>
 800b86a:	9b03      	ldr	r3, [sp, #12]
 800b86c:	1d19      	adds	r1, r3, #4
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	9103      	str	r1, [sp, #12]
 800b872:	2b00      	cmp	r3, #0
 800b874:	bfbb      	ittet	lt
 800b876:	425b      	neglt	r3, r3
 800b878:	f042 0202 	orrlt.w	r2, r2, #2
 800b87c:	9307      	strge	r3, [sp, #28]
 800b87e:	9307      	strlt	r3, [sp, #28]
 800b880:	bfb8      	it	lt
 800b882:	9204      	strlt	r2, [sp, #16]
 800b884:	7823      	ldrb	r3, [r4, #0]
 800b886:	2b2e      	cmp	r3, #46	@ 0x2e
 800b888:	d10a      	bne.n	800b8a0 <_svfiprintf_r+0x130>
 800b88a:	7863      	ldrb	r3, [r4, #1]
 800b88c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b88e:	d132      	bne.n	800b8f6 <_svfiprintf_r+0x186>
 800b890:	9b03      	ldr	r3, [sp, #12]
 800b892:	1d1a      	adds	r2, r3, #4
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	9203      	str	r2, [sp, #12]
 800b898:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b89c:	3402      	adds	r4, #2
 800b89e:	9305      	str	r3, [sp, #20]
 800b8a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b964 <_svfiprintf_r+0x1f4>
 800b8a4:	7821      	ldrb	r1, [r4, #0]
 800b8a6:	2203      	movs	r2, #3
 800b8a8:	4650      	mov	r0, sl
 800b8aa:	f7f4 fcc9 	bl	8000240 <memchr>
 800b8ae:	b138      	cbz	r0, 800b8c0 <_svfiprintf_r+0x150>
 800b8b0:	9b04      	ldr	r3, [sp, #16]
 800b8b2:	eba0 000a 	sub.w	r0, r0, sl
 800b8b6:	2240      	movs	r2, #64	@ 0x40
 800b8b8:	4082      	lsls	r2, r0
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	3401      	adds	r4, #1
 800b8be:	9304      	str	r3, [sp, #16]
 800b8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8c4:	4824      	ldr	r0, [pc, #144]	@ (800b958 <_svfiprintf_r+0x1e8>)
 800b8c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b8ca:	2206      	movs	r2, #6
 800b8cc:	f7f4 fcb8 	bl	8000240 <memchr>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	d036      	beq.n	800b942 <_svfiprintf_r+0x1d2>
 800b8d4:	4b21      	ldr	r3, [pc, #132]	@ (800b95c <_svfiprintf_r+0x1ec>)
 800b8d6:	bb1b      	cbnz	r3, 800b920 <_svfiprintf_r+0x1b0>
 800b8d8:	9b03      	ldr	r3, [sp, #12]
 800b8da:	3307      	adds	r3, #7
 800b8dc:	f023 0307 	bic.w	r3, r3, #7
 800b8e0:	3308      	adds	r3, #8
 800b8e2:	9303      	str	r3, [sp, #12]
 800b8e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8e6:	4433      	add	r3, r6
 800b8e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8ea:	e76a      	b.n	800b7c2 <_svfiprintf_r+0x52>
 800b8ec:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8f0:	460c      	mov	r4, r1
 800b8f2:	2001      	movs	r0, #1
 800b8f4:	e7a8      	b.n	800b848 <_svfiprintf_r+0xd8>
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	3401      	adds	r4, #1
 800b8fa:	9305      	str	r3, [sp, #20]
 800b8fc:	4619      	mov	r1, r3
 800b8fe:	f04f 0c0a 	mov.w	ip, #10
 800b902:	4620      	mov	r0, r4
 800b904:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b908:	3a30      	subs	r2, #48	@ 0x30
 800b90a:	2a09      	cmp	r2, #9
 800b90c:	d903      	bls.n	800b916 <_svfiprintf_r+0x1a6>
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d0c6      	beq.n	800b8a0 <_svfiprintf_r+0x130>
 800b912:	9105      	str	r1, [sp, #20]
 800b914:	e7c4      	b.n	800b8a0 <_svfiprintf_r+0x130>
 800b916:	fb0c 2101 	mla	r1, ip, r1, r2
 800b91a:	4604      	mov	r4, r0
 800b91c:	2301      	movs	r3, #1
 800b91e:	e7f0      	b.n	800b902 <_svfiprintf_r+0x192>
 800b920:	ab03      	add	r3, sp, #12
 800b922:	9300      	str	r3, [sp, #0]
 800b924:	462a      	mov	r2, r5
 800b926:	4b0e      	ldr	r3, [pc, #56]	@ (800b960 <_svfiprintf_r+0x1f0>)
 800b928:	a904      	add	r1, sp, #16
 800b92a:	4638      	mov	r0, r7
 800b92c:	f7fd ff14 	bl	8009758 <_printf_float>
 800b930:	1c42      	adds	r2, r0, #1
 800b932:	4606      	mov	r6, r0
 800b934:	d1d6      	bne.n	800b8e4 <_svfiprintf_r+0x174>
 800b936:	89ab      	ldrh	r3, [r5, #12]
 800b938:	065b      	lsls	r3, r3, #25
 800b93a:	f53f af2d 	bmi.w	800b798 <_svfiprintf_r+0x28>
 800b93e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b940:	e72c      	b.n	800b79c <_svfiprintf_r+0x2c>
 800b942:	ab03      	add	r3, sp, #12
 800b944:	9300      	str	r3, [sp, #0]
 800b946:	462a      	mov	r2, r5
 800b948:	4b05      	ldr	r3, [pc, #20]	@ (800b960 <_svfiprintf_r+0x1f0>)
 800b94a:	a904      	add	r1, sp, #16
 800b94c:	4638      	mov	r0, r7
 800b94e:	f7fe f98b 	bl	8009c68 <_printf_i>
 800b952:	e7ed      	b.n	800b930 <_svfiprintf_r+0x1c0>
 800b954:	0800c37e 	.word	0x0800c37e
 800b958:	0800c388 	.word	0x0800c388
 800b95c:	08009759 	.word	0x08009759
 800b960:	0800b6b9 	.word	0x0800b6b9
 800b964:	0800c384 	.word	0x0800c384

0800b968 <__sflush_r>:
 800b968:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b96c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b970:	0716      	lsls	r6, r2, #28
 800b972:	4605      	mov	r5, r0
 800b974:	460c      	mov	r4, r1
 800b976:	d454      	bmi.n	800ba22 <__sflush_r+0xba>
 800b978:	684b      	ldr	r3, [r1, #4]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	dc02      	bgt.n	800b984 <__sflush_r+0x1c>
 800b97e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b980:	2b00      	cmp	r3, #0
 800b982:	dd48      	ble.n	800ba16 <__sflush_r+0xae>
 800b984:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b986:	2e00      	cmp	r6, #0
 800b988:	d045      	beq.n	800ba16 <__sflush_r+0xae>
 800b98a:	2300      	movs	r3, #0
 800b98c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b990:	682f      	ldr	r7, [r5, #0]
 800b992:	6a21      	ldr	r1, [r4, #32]
 800b994:	602b      	str	r3, [r5, #0]
 800b996:	d030      	beq.n	800b9fa <__sflush_r+0x92>
 800b998:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b99a:	89a3      	ldrh	r3, [r4, #12]
 800b99c:	0759      	lsls	r1, r3, #29
 800b99e:	d505      	bpl.n	800b9ac <__sflush_r+0x44>
 800b9a0:	6863      	ldr	r3, [r4, #4]
 800b9a2:	1ad2      	subs	r2, r2, r3
 800b9a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b9a6:	b10b      	cbz	r3, 800b9ac <__sflush_r+0x44>
 800b9a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b9aa:	1ad2      	subs	r2, r2, r3
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b9b0:	6a21      	ldr	r1, [r4, #32]
 800b9b2:	4628      	mov	r0, r5
 800b9b4:	47b0      	blx	r6
 800b9b6:	1c43      	adds	r3, r0, #1
 800b9b8:	89a3      	ldrh	r3, [r4, #12]
 800b9ba:	d106      	bne.n	800b9ca <__sflush_r+0x62>
 800b9bc:	6829      	ldr	r1, [r5, #0]
 800b9be:	291d      	cmp	r1, #29
 800b9c0:	d82b      	bhi.n	800ba1a <__sflush_r+0xb2>
 800b9c2:	4a2a      	ldr	r2, [pc, #168]	@ (800ba6c <__sflush_r+0x104>)
 800b9c4:	40ca      	lsrs	r2, r1
 800b9c6:	07d6      	lsls	r6, r2, #31
 800b9c8:	d527      	bpl.n	800ba1a <__sflush_r+0xb2>
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	6062      	str	r2, [r4, #4]
 800b9ce:	04d9      	lsls	r1, r3, #19
 800b9d0:	6922      	ldr	r2, [r4, #16]
 800b9d2:	6022      	str	r2, [r4, #0]
 800b9d4:	d504      	bpl.n	800b9e0 <__sflush_r+0x78>
 800b9d6:	1c42      	adds	r2, r0, #1
 800b9d8:	d101      	bne.n	800b9de <__sflush_r+0x76>
 800b9da:	682b      	ldr	r3, [r5, #0]
 800b9dc:	b903      	cbnz	r3, 800b9e0 <__sflush_r+0x78>
 800b9de:	6560      	str	r0, [r4, #84]	@ 0x54
 800b9e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b9e2:	602f      	str	r7, [r5, #0]
 800b9e4:	b1b9      	cbz	r1, 800ba16 <__sflush_r+0xae>
 800b9e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b9ea:	4299      	cmp	r1, r3
 800b9ec:	d002      	beq.n	800b9f4 <__sflush_r+0x8c>
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	f7ff f9e8 	bl	800adc4 <_free_r>
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9f8:	e00d      	b.n	800ba16 <__sflush_r+0xae>
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	47b0      	blx	r6
 800ba00:	4602      	mov	r2, r0
 800ba02:	1c50      	adds	r0, r2, #1
 800ba04:	d1c9      	bne.n	800b99a <__sflush_r+0x32>
 800ba06:	682b      	ldr	r3, [r5, #0]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d0c6      	beq.n	800b99a <__sflush_r+0x32>
 800ba0c:	2b1d      	cmp	r3, #29
 800ba0e:	d001      	beq.n	800ba14 <__sflush_r+0xac>
 800ba10:	2b16      	cmp	r3, #22
 800ba12:	d11e      	bne.n	800ba52 <__sflush_r+0xea>
 800ba14:	602f      	str	r7, [r5, #0]
 800ba16:	2000      	movs	r0, #0
 800ba18:	e022      	b.n	800ba60 <__sflush_r+0xf8>
 800ba1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba1e:	b21b      	sxth	r3, r3
 800ba20:	e01b      	b.n	800ba5a <__sflush_r+0xf2>
 800ba22:	690f      	ldr	r7, [r1, #16]
 800ba24:	2f00      	cmp	r7, #0
 800ba26:	d0f6      	beq.n	800ba16 <__sflush_r+0xae>
 800ba28:	0793      	lsls	r3, r2, #30
 800ba2a:	680e      	ldr	r6, [r1, #0]
 800ba2c:	bf08      	it	eq
 800ba2e:	694b      	ldreq	r3, [r1, #20]
 800ba30:	600f      	str	r7, [r1, #0]
 800ba32:	bf18      	it	ne
 800ba34:	2300      	movne	r3, #0
 800ba36:	eba6 0807 	sub.w	r8, r6, r7
 800ba3a:	608b      	str	r3, [r1, #8]
 800ba3c:	f1b8 0f00 	cmp.w	r8, #0
 800ba40:	dde9      	ble.n	800ba16 <__sflush_r+0xae>
 800ba42:	6a21      	ldr	r1, [r4, #32]
 800ba44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ba46:	4643      	mov	r3, r8
 800ba48:	463a      	mov	r2, r7
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	47b0      	blx	r6
 800ba4e:	2800      	cmp	r0, #0
 800ba50:	dc08      	bgt.n	800ba64 <__sflush_r+0xfc>
 800ba52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba5a:	81a3      	strh	r3, [r4, #12]
 800ba5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba64:	4407      	add	r7, r0
 800ba66:	eba8 0800 	sub.w	r8, r8, r0
 800ba6a:	e7e7      	b.n	800ba3c <__sflush_r+0xd4>
 800ba6c:	20400001 	.word	0x20400001

0800ba70 <_fflush_r>:
 800ba70:	b538      	push	{r3, r4, r5, lr}
 800ba72:	690b      	ldr	r3, [r1, #16]
 800ba74:	4605      	mov	r5, r0
 800ba76:	460c      	mov	r4, r1
 800ba78:	b913      	cbnz	r3, 800ba80 <_fflush_r+0x10>
 800ba7a:	2500      	movs	r5, #0
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	bd38      	pop	{r3, r4, r5, pc}
 800ba80:	b118      	cbz	r0, 800ba8a <_fflush_r+0x1a>
 800ba82:	6a03      	ldr	r3, [r0, #32]
 800ba84:	b90b      	cbnz	r3, 800ba8a <_fflush_r+0x1a>
 800ba86:	f7fe fa99 	bl	8009fbc <__sinit>
 800ba8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d0f3      	beq.n	800ba7a <_fflush_r+0xa>
 800ba92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ba94:	07d0      	lsls	r0, r2, #31
 800ba96:	d404      	bmi.n	800baa2 <_fflush_r+0x32>
 800ba98:	0599      	lsls	r1, r3, #22
 800ba9a:	d402      	bmi.n	800baa2 <_fflush_r+0x32>
 800ba9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba9e:	f7fe fba6 	bl	800a1ee <__retarget_lock_acquire_recursive>
 800baa2:	4628      	mov	r0, r5
 800baa4:	4621      	mov	r1, r4
 800baa6:	f7ff ff5f 	bl	800b968 <__sflush_r>
 800baaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800baac:	07da      	lsls	r2, r3, #31
 800baae:	4605      	mov	r5, r0
 800bab0:	d4e4      	bmi.n	800ba7c <_fflush_r+0xc>
 800bab2:	89a3      	ldrh	r3, [r4, #12]
 800bab4:	059b      	lsls	r3, r3, #22
 800bab6:	d4e1      	bmi.n	800ba7c <_fflush_r+0xc>
 800bab8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800baba:	f7fe fb99 	bl	800a1f0 <__retarget_lock_release_recursive>
 800babe:	e7dd      	b.n	800ba7c <_fflush_r+0xc>

0800bac0 <memmove>:
 800bac0:	4288      	cmp	r0, r1
 800bac2:	b510      	push	{r4, lr}
 800bac4:	eb01 0402 	add.w	r4, r1, r2
 800bac8:	d902      	bls.n	800bad0 <memmove+0x10>
 800baca:	4284      	cmp	r4, r0
 800bacc:	4623      	mov	r3, r4
 800bace:	d807      	bhi.n	800bae0 <memmove+0x20>
 800bad0:	1e43      	subs	r3, r0, #1
 800bad2:	42a1      	cmp	r1, r4
 800bad4:	d008      	beq.n	800bae8 <memmove+0x28>
 800bad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bada:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bade:	e7f8      	b.n	800bad2 <memmove+0x12>
 800bae0:	4402      	add	r2, r0
 800bae2:	4601      	mov	r1, r0
 800bae4:	428a      	cmp	r2, r1
 800bae6:	d100      	bne.n	800baea <memmove+0x2a>
 800bae8:	bd10      	pop	{r4, pc}
 800baea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800baee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800baf2:	e7f7      	b.n	800bae4 <memmove+0x24>

0800baf4 <_sbrk_r>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	4d06      	ldr	r5, [pc, #24]	@ (800bb10 <_sbrk_r+0x1c>)
 800baf8:	2300      	movs	r3, #0
 800bafa:	4604      	mov	r4, r0
 800bafc:	4608      	mov	r0, r1
 800bafe:	602b      	str	r3, [r5, #0]
 800bb00:	f7f6 fed6 	bl	80028b0 <_sbrk>
 800bb04:	1c43      	adds	r3, r0, #1
 800bb06:	d102      	bne.n	800bb0e <_sbrk_r+0x1a>
 800bb08:	682b      	ldr	r3, [r5, #0]
 800bb0a:	b103      	cbz	r3, 800bb0e <_sbrk_r+0x1a>
 800bb0c:	6023      	str	r3, [r4, #0]
 800bb0e:	bd38      	pop	{r3, r4, r5, pc}
 800bb10:	20000c44 	.word	0x20000c44

0800bb14 <memcpy>:
 800bb14:	440a      	add	r2, r1
 800bb16:	4291      	cmp	r1, r2
 800bb18:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb1c:	d100      	bne.n	800bb20 <memcpy+0xc>
 800bb1e:	4770      	bx	lr
 800bb20:	b510      	push	{r4, lr}
 800bb22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb26:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb2a:	4291      	cmp	r1, r2
 800bb2c:	d1f9      	bne.n	800bb22 <memcpy+0xe>
 800bb2e:	bd10      	pop	{r4, pc}

0800bb30 <__assert_func>:
 800bb30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb32:	4614      	mov	r4, r2
 800bb34:	461a      	mov	r2, r3
 800bb36:	4b09      	ldr	r3, [pc, #36]	@ (800bb5c <__assert_func+0x2c>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4605      	mov	r5, r0
 800bb3c:	68d8      	ldr	r0, [r3, #12]
 800bb3e:	b14c      	cbz	r4, 800bb54 <__assert_func+0x24>
 800bb40:	4b07      	ldr	r3, [pc, #28]	@ (800bb60 <__assert_func+0x30>)
 800bb42:	9100      	str	r1, [sp, #0]
 800bb44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb48:	4906      	ldr	r1, [pc, #24]	@ (800bb64 <__assert_func+0x34>)
 800bb4a:	462b      	mov	r3, r5
 800bb4c:	f000 f870 	bl	800bc30 <fiprintf>
 800bb50:	f000 f880 	bl	800bc54 <abort>
 800bb54:	4b04      	ldr	r3, [pc, #16]	@ (800bb68 <__assert_func+0x38>)
 800bb56:	461c      	mov	r4, r3
 800bb58:	e7f3      	b.n	800bb42 <__assert_func+0x12>
 800bb5a:	bf00      	nop
 800bb5c:	20000070 	.word	0x20000070
 800bb60:	0800c399 	.word	0x0800c399
 800bb64:	0800c3a6 	.word	0x0800c3a6
 800bb68:	0800c3d4 	.word	0x0800c3d4

0800bb6c <_calloc_r>:
 800bb6c:	b570      	push	{r4, r5, r6, lr}
 800bb6e:	fba1 5402 	umull	r5, r4, r1, r2
 800bb72:	b934      	cbnz	r4, 800bb82 <_calloc_r+0x16>
 800bb74:	4629      	mov	r1, r5
 800bb76:	f7ff f999 	bl	800aeac <_malloc_r>
 800bb7a:	4606      	mov	r6, r0
 800bb7c:	b928      	cbnz	r0, 800bb8a <_calloc_r+0x1e>
 800bb7e:	4630      	mov	r0, r6
 800bb80:	bd70      	pop	{r4, r5, r6, pc}
 800bb82:	220c      	movs	r2, #12
 800bb84:	6002      	str	r2, [r0, #0]
 800bb86:	2600      	movs	r6, #0
 800bb88:	e7f9      	b.n	800bb7e <_calloc_r+0x12>
 800bb8a:	462a      	mov	r2, r5
 800bb8c:	4621      	mov	r1, r4
 800bb8e:	f7fe fab0 	bl	800a0f2 <memset>
 800bb92:	e7f4      	b.n	800bb7e <_calloc_r+0x12>

0800bb94 <__ascii_mbtowc>:
 800bb94:	b082      	sub	sp, #8
 800bb96:	b901      	cbnz	r1, 800bb9a <__ascii_mbtowc+0x6>
 800bb98:	a901      	add	r1, sp, #4
 800bb9a:	b142      	cbz	r2, 800bbae <__ascii_mbtowc+0x1a>
 800bb9c:	b14b      	cbz	r3, 800bbb2 <__ascii_mbtowc+0x1e>
 800bb9e:	7813      	ldrb	r3, [r2, #0]
 800bba0:	600b      	str	r3, [r1, #0]
 800bba2:	7812      	ldrb	r2, [r2, #0]
 800bba4:	1e10      	subs	r0, r2, #0
 800bba6:	bf18      	it	ne
 800bba8:	2001      	movne	r0, #1
 800bbaa:	b002      	add	sp, #8
 800bbac:	4770      	bx	lr
 800bbae:	4610      	mov	r0, r2
 800bbb0:	e7fb      	b.n	800bbaa <__ascii_mbtowc+0x16>
 800bbb2:	f06f 0001 	mvn.w	r0, #1
 800bbb6:	e7f8      	b.n	800bbaa <__ascii_mbtowc+0x16>

0800bbb8 <_realloc_r>:
 800bbb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbbc:	4607      	mov	r7, r0
 800bbbe:	4614      	mov	r4, r2
 800bbc0:	460d      	mov	r5, r1
 800bbc2:	b921      	cbnz	r1, 800bbce <_realloc_r+0x16>
 800bbc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbc8:	4611      	mov	r1, r2
 800bbca:	f7ff b96f 	b.w	800aeac <_malloc_r>
 800bbce:	b92a      	cbnz	r2, 800bbdc <_realloc_r+0x24>
 800bbd0:	f7ff f8f8 	bl	800adc4 <_free_r>
 800bbd4:	4625      	mov	r5, r4
 800bbd6:	4628      	mov	r0, r5
 800bbd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbdc:	f000 f841 	bl	800bc62 <_malloc_usable_size_r>
 800bbe0:	4284      	cmp	r4, r0
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	d802      	bhi.n	800bbec <_realloc_r+0x34>
 800bbe6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bbea:	d8f4      	bhi.n	800bbd6 <_realloc_r+0x1e>
 800bbec:	4621      	mov	r1, r4
 800bbee:	4638      	mov	r0, r7
 800bbf0:	f7ff f95c 	bl	800aeac <_malloc_r>
 800bbf4:	4680      	mov	r8, r0
 800bbf6:	b908      	cbnz	r0, 800bbfc <_realloc_r+0x44>
 800bbf8:	4645      	mov	r5, r8
 800bbfa:	e7ec      	b.n	800bbd6 <_realloc_r+0x1e>
 800bbfc:	42b4      	cmp	r4, r6
 800bbfe:	4622      	mov	r2, r4
 800bc00:	4629      	mov	r1, r5
 800bc02:	bf28      	it	cs
 800bc04:	4632      	movcs	r2, r6
 800bc06:	f7ff ff85 	bl	800bb14 <memcpy>
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	4638      	mov	r0, r7
 800bc0e:	f7ff f8d9 	bl	800adc4 <_free_r>
 800bc12:	e7f1      	b.n	800bbf8 <_realloc_r+0x40>

0800bc14 <__ascii_wctomb>:
 800bc14:	4603      	mov	r3, r0
 800bc16:	4608      	mov	r0, r1
 800bc18:	b141      	cbz	r1, 800bc2c <__ascii_wctomb+0x18>
 800bc1a:	2aff      	cmp	r2, #255	@ 0xff
 800bc1c:	d904      	bls.n	800bc28 <__ascii_wctomb+0x14>
 800bc1e:	228a      	movs	r2, #138	@ 0x8a
 800bc20:	601a      	str	r2, [r3, #0]
 800bc22:	f04f 30ff 	mov.w	r0, #4294967295
 800bc26:	4770      	bx	lr
 800bc28:	700a      	strb	r2, [r1, #0]
 800bc2a:	2001      	movs	r0, #1
 800bc2c:	4770      	bx	lr
	...

0800bc30 <fiprintf>:
 800bc30:	b40e      	push	{r1, r2, r3}
 800bc32:	b503      	push	{r0, r1, lr}
 800bc34:	4601      	mov	r1, r0
 800bc36:	ab03      	add	r3, sp, #12
 800bc38:	4805      	ldr	r0, [pc, #20]	@ (800bc50 <fiprintf+0x20>)
 800bc3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc3e:	6800      	ldr	r0, [r0, #0]
 800bc40:	9301      	str	r3, [sp, #4]
 800bc42:	f000 f83f 	bl	800bcc4 <_vfiprintf_r>
 800bc46:	b002      	add	sp, #8
 800bc48:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc4c:	b003      	add	sp, #12
 800bc4e:	4770      	bx	lr
 800bc50:	20000070 	.word	0x20000070

0800bc54 <abort>:
 800bc54:	b508      	push	{r3, lr}
 800bc56:	2006      	movs	r0, #6
 800bc58:	f000 fa08 	bl	800c06c <raise>
 800bc5c:	2001      	movs	r0, #1
 800bc5e:	f7f6 fdaf 	bl	80027c0 <_exit>

0800bc62 <_malloc_usable_size_r>:
 800bc62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc66:	1f18      	subs	r0, r3, #4
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	bfbc      	itt	lt
 800bc6c:	580b      	ldrlt	r3, [r1, r0]
 800bc6e:	18c0      	addlt	r0, r0, r3
 800bc70:	4770      	bx	lr

0800bc72 <__sfputc_r>:
 800bc72:	6893      	ldr	r3, [r2, #8]
 800bc74:	3b01      	subs	r3, #1
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	b410      	push	{r4}
 800bc7a:	6093      	str	r3, [r2, #8]
 800bc7c:	da08      	bge.n	800bc90 <__sfputc_r+0x1e>
 800bc7e:	6994      	ldr	r4, [r2, #24]
 800bc80:	42a3      	cmp	r3, r4
 800bc82:	db01      	blt.n	800bc88 <__sfputc_r+0x16>
 800bc84:	290a      	cmp	r1, #10
 800bc86:	d103      	bne.n	800bc90 <__sfputc_r+0x1e>
 800bc88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc8c:	f000 b932 	b.w	800bef4 <__swbuf_r>
 800bc90:	6813      	ldr	r3, [r2, #0]
 800bc92:	1c58      	adds	r0, r3, #1
 800bc94:	6010      	str	r0, [r2, #0]
 800bc96:	7019      	strb	r1, [r3, #0]
 800bc98:	4608      	mov	r0, r1
 800bc9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc9e:	4770      	bx	lr

0800bca0 <__sfputs_r>:
 800bca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bca2:	4606      	mov	r6, r0
 800bca4:	460f      	mov	r7, r1
 800bca6:	4614      	mov	r4, r2
 800bca8:	18d5      	adds	r5, r2, r3
 800bcaa:	42ac      	cmp	r4, r5
 800bcac:	d101      	bne.n	800bcb2 <__sfputs_r+0x12>
 800bcae:	2000      	movs	r0, #0
 800bcb0:	e007      	b.n	800bcc2 <__sfputs_r+0x22>
 800bcb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcb6:	463a      	mov	r2, r7
 800bcb8:	4630      	mov	r0, r6
 800bcba:	f7ff ffda 	bl	800bc72 <__sfputc_r>
 800bcbe:	1c43      	adds	r3, r0, #1
 800bcc0:	d1f3      	bne.n	800bcaa <__sfputs_r+0xa>
 800bcc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bcc4 <_vfiprintf_r>:
 800bcc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc8:	460d      	mov	r5, r1
 800bcca:	b09d      	sub	sp, #116	@ 0x74
 800bccc:	4614      	mov	r4, r2
 800bcce:	4698      	mov	r8, r3
 800bcd0:	4606      	mov	r6, r0
 800bcd2:	b118      	cbz	r0, 800bcdc <_vfiprintf_r+0x18>
 800bcd4:	6a03      	ldr	r3, [r0, #32]
 800bcd6:	b90b      	cbnz	r3, 800bcdc <_vfiprintf_r+0x18>
 800bcd8:	f7fe f970 	bl	8009fbc <__sinit>
 800bcdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bcde:	07d9      	lsls	r1, r3, #31
 800bce0:	d405      	bmi.n	800bcee <_vfiprintf_r+0x2a>
 800bce2:	89ab      	ldrh	r3, [r5, #12]
 800bce4:	059a      	lsls	r2, r3, #22
 800bce6:	d402      	bmi.n	800bcee <_vfiprintf_r+0x2a>
 800bce8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bcea:	f7fe fa80 	bl	800a1ee <__retarget_lock_acquire_recursive>
 800bcee:	89ab      	ldrh	r3, [r5, #12]
 800bcf0:	071b      	lsls	r3, r3, #28
 800bcf2:	d501      	bpl.n	800bcf8 <_vfiprintf_r+0x34>
 800bcf4:	692b      	ldr	r3, [r5, #16]
 800bcf6:	b99b      	cbnz	r3, 800bd20 <_vfiprintf_r+0x5c>
 800bcf8:	4629      	mov	r1, r5
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	f000 f938 	bl	800bf70 <__swsetup_r>
 800bd00:	b170      	cbz	r0, 800bd20 <_vfiprintf_r+0x5c>
 800bd02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd04:	07dc      	lsls	r4, r3, #31
 800bd06:	d504      	bpl.n	800bd12 <_vfiprintf_r+0x4e>
 800bd08:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0c:	b01d      	add	sp, #116	@ 0x74
 800bd0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd12:	89ab      	ldrh	r3, [r5, #12]
 800bd14:	0598      	lsls	r0, r3, #22
 800bd16:	d4f7      	bmi.n	800bd08 <_vfiprintf_r+0x44>
 800bd18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd1a:	f7fe fa69 	bl	800a1f0 <__retarget_lock_release_recursive>
 800bd1e:	e7f3      	b.n	800bd08 <_vfiprintf_r+0x44>
 800bd20:	2300      	movs	r3, #0
 800bd22:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd24:	2320      	movs	r3, #32
 800bd26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd2a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd2e:	2330      	movs	r3, #48	@ 0x30
 800bd30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bee0 <_vfiprintf_r+0x21c>
 800bd34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd38:	f04f 0901 	mov.w	r9, #1
 800bd3c:	4623      	mov	r3, r4
 800bd3e:	469a      	mov	sl, r3
 800bd40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd44:	b10a      	cbz	r2, 800bd4a <_vfiprintf_r+0x86>
 800bd46:	2a25      	cmp	r2, #37	@ 0x25
 800bd48:	d1f9      	bne.n	800bd3e <_vfiprintf_r+0x7a>
 800bd4a:	ebba 0b04 	subs.w	fp, sl, r4
 800bd4e:	d00b      	beq.n	800bd68 <_vfiprintf_r+0xa4>
 800bd50:	465b      	mov	r3, fp
 800bd52:	4622      	mov	r2, r4
 800bd54:	4629      	mov	r1, r5
 800bd56:	4630      	mov	r0, r6
 800bd58:	f7ff ffa2 	bl	800bca0 <__sfputs_r>
 800bd5c:	3001      	adds	r0, #1
 800bd5e:	f000 80a7 	beq.w	800beb0 <_vfiprintf_r+0x1ec>
 800bd62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd64:	445a      	add	r2, fp
 800bd66:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd68:	f89a 3000 	ldrb.w	r3, [sl]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	f000 809f 	beq.w	800beb0 <_vfiprintf_r+0x1ec>
 800bd72:	2300      	movs	r3, #0
 800bd74:	f04f 32ff 	mov.w	r2, #4294967295
 800bd78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd7c:	f10a 0a01 	add.w	sl, sl, #1
 800bd80:	9304      	str	r3, [sp, #16]
 800bd82:	9307      	str	r3, [sp, #28]
 800bd84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd88:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd8a:	4654      	mov	r4, sl
 800bd8c:	2205      	movs	r2, #5
 800bd8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd92:	4853      	ldr	r0, [pc, #332]	@ (800bee0 <_vfiprintf_r+0x21c>)
 800bd94:	f7f4 fa54 	bl	8000240 <memchr>
 800bd98:	9a04      	ldr	r2, [sp, #16]
 800bd9a:	b9d8      	cbnz	r0, 800bdd4 <_vfiprintf_r+0x110>
 800bd9c:	06d1      	lsls	r1, r2, #27
 800bd9e:	bf44      	itt	mi
 800bda0:	2320      	movmi	r3, #32
 800bda2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bda6:	0713      	lsls	r3, r2, #28
 800bda8:	bf44      	itt	mi
 800bdaa:	232b      	movmi	r3, #43	@ 0x2b
 800bdac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdb0:	f89a 3000 	ldrb.w	r3, [sl]
 800bdb4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdb6:	d015      	beq.n	800bde4 <_vfiprintf_r+0x120>
 800bdb8:	9a07      	ldr	r2, [sp, #28]
 800bdba:	4654      	mov	r4, sl
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	f04f 0c0a 	mov.w	ip, #10
 800bdc2:	4621      	mov	r1, r4
 800bdc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdc8:	3b30      	subs	r3, #48	@ 0x30
 800bdca:	2b09      	cmp	r3, #9
 800bdcc:	d94b      	bls.n	800be66 <_vfiprintf_r+0x1a2>
 800bdce:	b1b0      	cbz	r0, 800bdfe <_vfiprintf_r+0x13a>
 800bdd0:	9207      	str	r2, [sp, #28]
 800bdd2:	e014      	b.n	800bdfe <_vfiprintf_r+0x13a>
 800bdd4:	eba0 0308 	sub.w	r3, r0, r8
 800bdd8:	fa09 f303 	lsl.w	r3, r9, r3
 800bddc:	4313      	orrs	r3, r2
 800bdde:	9304      	str	r3, [sp, #16]
 800bde0:	46a2      	mov	sl, r4
 800bde2:	e7d2      	b.n	800bd8a <_vfiprintf_r+0xc6>
 800bde4:	9b03      	ldr	r3, [sp, #12]
 800bde6:	1d19      	adds	r1, r3, #4
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	9103      	str	r1, [sp, #12]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	bfbb      	ittet	lt
 800bdf0:	425b      	neglt	r3, r3
 800bdf2:	f042 0202 	orrlt.w	r2, r2, #2
 800bdf6:	9307      	strge	r3, [sp, #28]
 800bdf8:	9307      	strlt	r3, [sp, #28]
 800bdfa:	bfb8      	it	lt
 800bdfc:	9204      	strlt	r2, [sp, #16]
 800bdfe:	7823      	ldrb	r3, [r4, #0]
 800be00:	2b2e      	cmp	r3, #46	@ 0x2e
 800be02:	d10a      	bne.n	800be1a <_vfiprintf_r+0x156>
 800be04:	7863      	ldrb	r3, [r4, #1]
 800be06:	2b2a      	cmp	r3, #42	@ 0x2a
 800be08:	d132      	bne.n	800be70 <_vfiprintf_r+0x1ac>
 800be0a:	9b03      	ldr	r3, [sp, #12]
 800be0c:	1d1a      	adds	r2, r3, #4
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	9203      	str	r2, [sp, #12]
 800be12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be16:	3402      	adds	r4, #2
 800be18:	9305      	str	r3, [sp, #20]
 800be1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bef0 <_vfiprintf_r+0x22c>
 800be1e:	7821      	ldrb	r1, [r4, #0]
 800be20:	2203      	movs	r2, #3
 800be22:	4650      	mov	r0, sl
 800be24:	f7f4 fa0c 	bl	8000240 <memchr>
 800be28:	b138      	cbz	r0, 800be3a <_vfiprintf_r+0x176>
 800be2a:	9b04      	ldr	r3, [sp, #16]
 800be2c:	eba0 000a 	sub.w	r0, r0, sl
 800be30:	2240      	movs	r2, #64	@ 0x40
 800be32:	4082      	lsls	r2, r0
 800be34:	4313      	orrs	r3, r2
 800be36:	3401      	adds	r4, #1
 800be38:	9304      	str	r3, [sp, #16]
 800be3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be3e:	4829      	ldr	r0, [pc, #164]	@ (800bee4 <_vfiprintf_r+0x220>)
 800be40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be44:	2206      	movs	r2, #6
 800be46:	f7f4 f9fb 	bl	8000240 <memchr>
 800be4a:	2800      	cmp	r0, #0
 800be4c:	d03f      	beq.n	800bece <_vfiprintf_r+0x20a>
 800be4e:	4b26      	ldr	r3, [pc, #152]	@ (800bee8 <_vfiprintf_r+0x224>)
 800be50:	bb1b      	cbnz	r3, 800be9a <_vfiprintf_r+0x1d6>
 800be52:	9b03      	ldr	r3, [sp, #12]
 800be54:	3307      	adds	r3, #7
 800be56:	f023 0307 	bic.w	r3, r3, #7
 800be5a:	3308      	adds	r3, #8
 800be5c:	9303      	str	r3, [sp, #12]
 800be5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be60:	443b      	add	r3, r7
 800be62:	9309      	str	r3, [sp, #36]	@ 0x24
 800be64:	e76a      	b.n	800bd3c <_vfiprintf_r+0x78>
 800be66:	fb0c 3202 	mla	r2, ip, r2, r3
 800be6a:	460c      	mov	r4, r1
 800be6c:	2001      	movs	r0, #1
 800be6e:	e7a8      	b.n	800bdc2 <_vfiprintf_r+0xfe>
 800be70:	2300      	movs	r3, #0
 800be72:	3401      	adds	r4, #1
 800be74:	9305      	str	r3, [sp, #20]
 800be76:	4619      	mov	r1, r3
 800be78:	f04f 0c0a 	mov.w	ip, #10
 800be7c:	4620      	mov	r0, r4
 800be7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be82:	3a30      	subs	r2, #48	@ 0x30
 800be84:	2a09      	cmp	r2, #9
 800be86:	d903      	bls.n	800be90 <_vfiprintf_r+0x1cc>
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d0c6      	beq.n	800be1a <_vfiprintf_r+0x156>
 800be8c:	9105      	str	r1, [sp, #20]
 800be8e:	e7c4      	b.n	800be1a <_vfiprintf_r+0x156>
 800be90:	fb0c 2101 	mla	r1, ip, r1, r2
 800be94:	4604      	mov	r4, r0
 800be96:	2301      	movs	r3, #1
 800be98:	e7f0      	b.n	800be7c <_vfiprintf_r+0x1b8>
 800be9a:	ab03      	add	r3, sp, #12
 800be9c:	9300      	str	r3, [sp, #0]
 800be9e:	462a      	mov	r2, r5
 800bea0:	4b12      	ldr	r3, [pc, #72]	@ (800beec <_vfiprintf_r+0x228>)
 800bea2:	a904      	add	r1, sp, #16
 800bea4:	4630      	mov	r0, r6
 800bea6:	f7fd fc57 	bl	8009758 <_printf_float>
 800beaa:	4607      	mov	r7, r0
 800beac:	1c78      	adds	r0, r7, #1
 800beae:	d1d6      	bne.n	800be5e <_vfiprintf_r+0x19a>
 800beb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800beb2:	07d9      	lsls	r1, r3, #31
 800beb4:	d405      	bmi.n	800bec2 <_vfiprintf_r+0x1fe>
 800beb6:	89ab      	ldrh	r3, [r5, #12]
 800beb8:	059a      	lsls	r2, r3, #22
 800beba:	d402      	bmi.n	800bec2 <_vfiprintf_r+0x1fe>
 800bebc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bebe:	f7fe f997 	bl	800a1f0 <__retarget_lock_release_recursive>
 800bec2:	89ab      	ldrh	r3, [r5, #12]
 800bec4:	065b      	lsls	r3, r3, #25
 800bec6:	f53f af1f 	bmi.w	800bd08 <_vfiprintf_r+0x44>
 800beca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800becc:	e71e      	b.n	800bd0c <_vfiprintf_r+0x48>
 800bece:	ab03      	add	r3, sp, #12
 800bed0:	9300      	str	r3, [sp, #0]
 800bed2:	462a      	mov	r2, r5
 800bed4:	4b05      	ldr	r3, [pc, #20]	@ (800beec <_vfiprintf_r+0x228>)
 800bed6:	a904      	add	r1, sp, #16
 800bed8:	4630      	mov	r0, r6
 800beda:	f7fd fec5 	bl	8009c68 <_printf_i>
 800bede:	e7e4      	b.n	800beaa <_vfiprintf_r+0x1e6>
 800bee0:	0800c37e 	.word	0x0800c37e
 800bee4:	0800c388 	.word	0x0800c388
 800bee8:	08009759 	.word	0x08009759
 800beec:	0800bca1 	.word	0x0800bca1
 800bef0:	0800c384 	.word	0x0800c384

0800bef4 <__swbuf_r>:
 800bef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef6:	460e      	mov	r6, r1
 800bef8:	4614      	mov	r4, r2
 800befa:	4605      	mov	r5, r0
 800befc:	b118      	cbz	r0, 800bf06 <__swbuf_r+0x12>
 800befe:	6a03      	ldr	r3, [r0, #32]
 800bf00:	b90b      	cbnz	r3, 800bf06 <__swbuf_r+0x12>
 800bf02:	f7fe f85b 	bl	8009fbc <__sinit>
 800bf06:	69a3      	ldr	r3, [r4, #24]
 800bf08:	60a3      	str	r3, [r4, #8]
 800bf0a:	89a3      	ldrh	r3, [r4, #12]
 800bf0c:	071a      	lsls	r2, r3, #28
 800bf0e:	d501      	bpl.n	800bf14 <__swbuf_r+0x20>
 800bf10:	6923      	ldr	r3, [r4, #16]
 800bf12:	b943      	cbnz	r3, 800bf26 <__swbuf_r+0x32>
 800bf14:	4621      	mov	r1, r4
 800bf16:	4628      	mov	r0, r5
 800bf18:	f000 f82a 	bl	800bf70 <__swsetup_r>
 800bf1c:	b118      	cbz	r0, 800bf26 <__swbuf_r+0x32>
 800bf1e:	f04f 37ff 	mov.w	r7, #4294967295
 800bf22:	4638      	mov	r0, r7
 800bf24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf26:	6823      	ldr	r3, [r4, #0]
 800bf28:	6922      	ldr	r2, [r4, #16]
 800bf2a:	1a98      	subs	r0, r3, r2
 800bf2c:	6963      	ldr	r3, [r4, #20]
 800bf2e:	b2f6      	uxtb	r6, r6
 800bf30:	4283      	cmp	r3, r0
 800bf32:	4637      	mov	r7, r6
 800bf34:	dc05      	bgt.n	800bf42 <__swbuf_r+0x4e>
 800bf36:	4621      	mov	r1, r4
 800bf38:	4628      	mov	r0, r5
 800bf3a:	f7ff fd99 	bl	800ba70 <_fflush_r>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	d1ed      	bne.n	800bf1e <__swbuf_r+0x2a>
 800bf42:	68a3      	ldr	r3, [r4, #8]
 800bf44:	3b01      	subs	r3, #1
 800bf46:	60a3      	str	r3, [r4, #8]
 800bf48:	6823      	ldr	r3, [r4, #0]
 800bf4a:	1c5a      	adds	r2, r3, #1
 800bf4c:	6022      	str	r2, [r4, #0]
 800bf4e:	701e      	strb	r6, [r3, #0]
 800bf50:	6962      	ldr	r2, [r4, #20]
 800bf52:	1c43      	adds	r3, r0, #1
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d004      	beq.n	800bf62 <__swbuf_r+0x6e>
 800bf58:	89a3      	ldrh	r3, [r4, #12]
 800bf5a:	07db      	lsls	r3, r3, #31
 800bf5c:	d5e1      	bpl.n	800bf22 <__swbuf_r+0x2e>
 800bf5e:	2e0a      	cmp	r6, #10
 800bf60:	d1df      	bne.n	800bf22 <__swbuf_r+0x2e>
 800bf62:	4621      	mov	r1, r4
 800bf64:	4628      	mov	r0, r5
 800bf66:	f7ff fd83 	bl	800ba70 <_fflush_r>
 800bf6a:	2800      	cmp	r0, #0
 800bf6c:	d0d9      	beq.n	800bf22 <__swbuf_r+0x2e>
 800bf6e:	e7d6      	b.n	800bf1e <__swbuf_r+0x2a>

0800bf70 <__swsetup_r>:
 800bf70:	b538      	push	{r3, r4, r5, lr}
 800bf72:	4b29      	ldr	r3, [pc, #164]	@ (800c018 <__swsetup_r+0xa8>)
 800bf74:	4605      	mov	r5, r0
 800bf76:	6818      	ldr	r0, [r3, #0]
 800bf78:	460c      	mov	r4, r1
 800bf7a:	b118      	cbz	r0, 800bf84 <__swsetup_r+0x14>
 800bf7c:	6a03      	ldr	r3, [r0, #32]
 800bf7e:	b90b      	cbnz	r3, 800bf84 <__swsetup_r+0x14>
 800bf80:	f7fe f81c 	bl	8009fbc <__sinit>
 800bf84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf88:	0719      	lsls	r1, r3, #28
 800bf8a:	d422      	bmi.n	800bfd2 <__swsetup_r+0x62>
 800bf8c:	06da      	lsls	r2, r3, #27
 800bf8e:	d407      	bmi.n	800bfa0 <__swsetup_r+0x30>
 800bf90:	2209      	movs	r2, #9
 800bf92:	602a      	str	r2, [r5, #0]
 800bf94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf98:	81a3      	strh	r3, [r4, #12]
 800bf9a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf9e:	e033      	b.n	800c008 <__swsetup_r+0x98>
 800bfa0:	0758      	lsls	r0, r3, #29
 800bfa2:	d512      	bpl.n	800bfca <__swsetup_r+0x5a>
 800bfa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bfa6:	b141      	cbz	r1, 800bfba <__swsetup_r+0x4a>
 800bfa8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bfac:	4299      	cmp	r1, r3
 800bfae:	d002      	beq.n	800bfb6 <__swsetup_r+0x46>
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	f7fe ff07 	bl	800adc4 <_free_r>
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	6363      	str	r3, [r4, #52]	@ 0x34
 800bfba:	89a3      	ldrh	r3, [r4, #12]
 800bfbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bfc0:	81a3      	strh	r3, [r4, #12]
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	6063      	str	r3, [r4, #4]
 800bfc6:	6923      	ldr	r3, [r4, #16]
 800bfc8:	6023      	str	r3, [r4, #0]
 800bfca:	89a3      	ldrh	r3, [r4, #12]
 800bfcc:	f043 0308 	orr.w	r3, r3, #8
 800bfd0:	81a3      	strh	r3, [r4, #12]
 800bfd2:	6923      	ldr	r3, [r4, #16]
 800bfd4:	b94b      	cbnz	r3, 800bfea <__swsetup_r+0x7a>
 800bfd6:	89a3      	ldrh	r3, [r4, #12]
 800bfd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bfdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfe0:	d003      	beq.n	800bfea <__swsetup_r+0x7a>
 800bfe2:	4621      	mov	r1, r4
 800bfe4:	4628      	mov	r0, r5
 800bfe6:	f000 f883 	bl	800c0f0 <__smakebuf_r>
 800bfea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfee:	f013 0201 	ands.w	r2, r3, #1
 800bff2:	d00a      	beq.n	800c00a <__swsetup_r+0x9a>
 800bff4:	2200      	movs	r2, #0
 800bff6:	60a2      	str	r2, [r4, #8]
 800bff8:	6962      	ldr	r2, [r4, #20]
 800bffa:	4252      	negs	r2, r2
 800bffc:	61a2      	str	r2, [r4, #24]
 800bffe:	6922      	ldr	r2, [r4, #16]
 800c000:	b942      	cbnz	r2, 800c014 <__swsetup_r+0xa4>
 800c002:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c006:	d1c5      	bne.n	800bf94 <__swsetup_r+0x24>
 800c008:	bd38      	pop	{r3, r4, r5, pc}
 800c00a:	0799      	lsls	r1, r3, #30
 800c00c:	bf58      	it	pl
 800c00e:	6962      	ldrpl	r2, [r4, #20]
 800c010:	60a2      	str	r2, [r4, #8]
 800c012:	e7f4      	b.n	800bffe <__swsetup_r+0x8e>
 800c014:	2000      	movs	r0, #0
 800c016:	e7f7      	b.n	800c008 <__swsetup_r+0x98>
 800c018:	20000070 	.word	0x20000070

0800c01c <_raise_r>:
 800c01c:	291f      	cmp	r1, #31
 800c01e:	b538      	push	{r3, r4, r5, lr}
 800c020:	4605      	mov	r5, r0
 800c022:	460c      	mov	r4, r1
 800c024:	d904      	bls.n	800c030 <_raise_r+0x14>
 800c026:	2316      	movs	r3, #22
 800c028:	6003      	str	r3, [r0, #0]
 800c02a:	f04f 30ff 	mov.w	r0, #4294967295
 800c02e:	bd38      	pop	{r3, r4, r5, pc}
 800c030:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c032:	b112      	cbz	r2, 800c03a <_raise_r+0x1e>
 800c034:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c038:	b94b      	cbnz	r3, 800c04e <_raise_r+0x32>
 800c03a:	4628      	mov	r0, r5
 800c03c:	f000 f830 	bl	800c0a0 <_getpid_r>
 800c040:	4622      	mov	r2, r4
 800c042:	4601      	mov	r1, r0
 800c044:	4628      	mov	r0, r5
 800c046:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c04a:	f000 b817 	b.w	800c07c <_kill_r>
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d00a      	beq.n	800c068 <_raise_r+0x4c>
 800c052:	1c59      	adds	r1, r3, #1
 800c054:	d103      	bne.n	800c05e <_raise_r+0x42>
 800c056:	2316      	movs	r3, #22
 800c058:	6003      	str	r3, [r0, #0]
 800c05a:	2001      	movs	r0, #1
 800c05c:	e7e7      	b.n	800c02e <_raise_r+0x12>
 800c05e:	2100      	movs	r1, #0
 800c060:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c064:	4620      	mov	r0, r4
 800c066:	4798      	blx	r3
 800c068:	2000      	movs	r0, #0
 800c06a:	e7e0      	b.n	800c02e <_raise_r+0x12>

0800c06c <raise>:
 800c06c:	4b02      	ldr	r3, [pc, #8]	@ (800c078 <raise+0xc>)
 800c06e:	4601      	mov	r1, r0
 800c070:	6818      	ldr	r0, [r3, #0]
 800c072:	f7ff bfd3 	b.w	800c01c <_raise_r>
 800c076:	bf00      	nop
 800c078:	20000070 	.word	0x20000070

0800c07c <_kill_r>:
 800c07c:	b538      	push	{r3, r4, r5, lr}
 800c07e:	4d07      	ldr	r5, [pc, #28]	@ (800c09c <_kill_r+0x20>)
 800c080:	2300      	movs	r3, #0
 800c082:	4604      	mov	r4, r0
 800c084:	4608      	mov	r0, r1
 800c086:	4611      	mov	r1, r2
 800c088:	602b      	str	r3, [r5, #0]
 800c08a:	f7f6 fb89 	bl	80027a0 <_kill>
 800c08e:	1c43      	adds	r3, r0, #1
 800c090:	d102      	bne.n	800c098 <_kill_r+0x1c>
 800c092:	682b      	ldr	r3, [r5, #0]
 800c094:	b103      	cbz	r3, 800c098 <_kill_r+0x1c>
 800c096:	6023      	str	r3, [r4, #0]
 800c098:	bd38      	pop	{r3, r4, r5, pc}
 800c09a:	bf00      	nop
 800c09c:	20000c44 	.word	0x20000c44

0800c0a0 <_getpid_r>:
 800c0a0:	f7f6 bb76 	b.w	8002790 <_getpid>

0800c0a4 <__swhatbuf_r>:
 800c0a4:	b570      	push	{r4, r5, r6, lr}
 800c0a6:	460c      	mov	r4, r1
 800c0a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0ac:	2900      	cmp	r1, #0
 800c0ae:	b096      	sub	sp, #88	@ 0x58
 800c0b0:	4615      	mov	r5, r2
 800c0b2:	461e      	mov	r6, r3
 800c0b4:	da0d      	bge.n	800c0d2 <__swhatbuf_r+0x2e>
 800c0b6:	89a3      	ldrh	r3, [r4, #12]
 800c0b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c0bc:	f04f 0100 	mov.w	r1, #0
 800c0c0:	bf14      	ite	ne
 800c0c2:	2340      	movne	r3, #64	@ 0x40
 800c0c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	6031      	str	r1, [r6, #0]
 800c0cc:	602b      	str	r3, [r5, #0]
 800c0ce:	b016      	add	sp, #88	@ 0x58
 800c0d0:	bd70      	pop	{r4, r5, r6, pc}
 800c0d2:	466a      	mov	r2, sp
 800c0d4:	f000 f848 	bl	800c168 <_fstat_r>
 800c0d8:	2800      	cmp	r0, #0
 800c0da:	dbec      	blt.n	800c0b6 <__swhatbuf_r+0x12>
 800c0dc:	9901      	ldr	r1, [sp, #4]
 800c0de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c0e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c0e6:	4259      	negs	r1, r3
 800c0e8:	4159      	adcs	r1, r3
 800c0ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c0ee:	e7eb      	b.n	800c0c8 <__swhatbuf_r+0x24>

0800c0f0 <__smakebuf_r>:
 800c0f0:	898b      	ldrh	r3, [r1, #12]
 800c0f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c0f4:	079d      	lsls	r5, r3, #30
 800c0f6:	4606      	mov	r6, r0
 800c0f8:	460c      	mov	r4, r1
 800c0fa:	d507      	bpl.n	800c10c <__smakebuf_r+0x1c>
 800c0fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c100:	6023      	str	r3, [r4, #0]
 800c102:	6123      	str	r3, [r4, #16]
 800c104:	2301      	movs	r3, #1
 800c106:	6163      	str	r3, [r4, #20]
 800c108:	b003      	add	sp, #12
 800c10a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c10c:	ab01      	add	r3, sp, #4
 800c10e:	466a      	mov	r2, sp
 800c110:	f7ff ffc8 	bl	800c0a4 <__swhatbuf_r>
 800c114:	9f00      	ldr	r7, [sp, #0]
 800c116:	4605      	mov	r5, r0
 800c118:	4639      	mov	r1, r7
 800c11a:	4630      	mov	r0, r6
 800c11c:	f7fe fec6 	bl	800aeac <_malloc_r>
 800c120:	b948      	cbnz	r0, 800c136 <__smakebuf_r+0x46>
 800c122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c126:	059a      	lsls	r2, r3, #22
 800c128:	d4ee      	bmi.n	800c108 <__smakebuf_r+0x18>
 800c12a:	f023 0303 	bic.w	r3, r3, #3
 800c12e:	f043 0302 	orr.w	r3, r3, #2
 800c132:	81a3      	strh	r3, [r4, #12]
 800c134:	e7e2      	b.n	800c0fc <__smakebuf_r+0xc>
 800c136:	89a3      	ldrh	r3, [r4, #12]
 800c138:	6020      	str	r0, [r4, #0]
 800c13a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c13e:	81a3      	strh	r3, [r4, #12]
 800c140:	9b01      	ldr	r3, [sp, #4]
 800c142:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c146:	b15b      	cbz	r3, 800c160 <__smakebuf_r+0x70>
 800c148:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c14c:	4630      	mov	r0, r6
 800c14e:	f000 f81d 	bl	800c18c <_isatty_r>
 800c152:	b128      	cbz	r0, 800c160 <__smakebuf_r+0x70>
 800c154:	89a3      	ldrh	r3, [r4, #12]
 800c156:	f023 0303 	bic.w	r3, r3, #3
 800c15a:	f043 0301 	orr.w	r3, r3, #1
 800c15e:	81a3      	strh	r3, [r4, #12]
 800c160:	89a3      	ldrh	r3, [r4, #12]
 800c162:	431d      	orrs	r5, r3
 800c164:	81a5      	strh	r5, [r4, #12]
 800c166:	e7cf      	b.n	800c108 <__smakebuf_r+0x18>

0800c168 <_fstat_r>:
 800c168:	b538      	push	{r3, r4, r5, lr}
 800c16a:	4d07      	ldr	r5, [pc, #28]	@ (800c188 <_fstat_r+0x20>)
 800c16c:	2300      	movs	r3, #0
 800c16e:	4604      	mov	r4, r0
 800c170:	4608      	mov	r0, r1
 800c172:	4611      	mov	r1, r2
 800c174:	602b      	str	r3, [r5, #0]
 800c176:	f7f6 fb73 	bl	8002860 <_fstat>
 800c17a:	1c43      	adds	r3, r0, #1
 800c17c:	d102      	bne.n	800c184 <_fstat_r+0x1c>
 800c17e:	682b      	ldr	r3, [r5, #0]
 800c180:	b103      	cbz	r3, 800c184 <_fstat_r+0x1c>
 800c182:	6023      	str	r3, [r4, #0]
 800c184:	bd38      	pop	{r3, r4, r5, pc}
 800c186:	bf00      	nop
 800c188:	20000c44 	.word	0x20000c44

0800c18c <_isatty_r>:
 800c18c:	b538      	push	{r3, r4, r5, lr}
 800c18e:	4d06      	ldr	r5, [pc, #24]	@ (800c1a8 <_isatty_r+0x1c>)
 800c190:	2300      	movs	r3, #0
 800c192:	4604      	mov	r4, r0
 800c194:	4608      	mov	r0, r1
 800c196:	602b      	str	r3, [r5, #0]
 800c198:	f7f6 fb72 	bl	8002880 <_isatty>
 800c19c:	1c43      	adds	r3, r0, #1
 800c19e:	d102      	bne.n	800c1a6 <_isatty_r+0x1a>
 800c1a0:	682b      	ldr	r3, [r5, #0]
 800c1a2:	b103      	cbz	r3, 800c1a6 <_isatty_r+0x1a>
 800c1a4:	6023      	str	r3, [r4, #0]
 800c1a6:	bd38      	pop	{r3, r4, r5, pc}
 800c1a8:	20000c44 	.word	0x20000c44

0800c1ac <_init>:
 800c1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ae:	bf00      	nop
 800c1b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1b2:	bc08      	pop	{r3}
 800c1b4:	469e      	mov	lr, r3
 800c1b6:	4770      	bx	lr

0800c1b8 <_fini>:
 800c1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ba:	bf00      	nop
 800c1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1be:	bc08      	pop	{r3}
 800c1c0:	469e      	mov	lr, r3
 800c1c2:	4770      	bx	lr
