 
****************************************
Report : qor
Design : test_pe
Version: L-2016.03-SP5-5
Date   : Wed May  8 21:22:15 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              50.00
  Critical Path Length:          9.09
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        755
  Leaf Cell Count:               1596
  Buf/Inv Cell Count:             194
  Buf Cell Count:                   1
  Inv Cell Count:                 193
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1482
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2210.821223
  Noncombinational Area:   593.409580
  Buf/Inv Area:            102.841203
  Total Buffer Area:             0.71
  Total Inverter Area:         102.14
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2804.230803
  Design Area:            2804.230803


  Design Rules
  -----------------------------------
  Total Number of Nets:          1858
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.11
  Mapping Optimization:                3.19
  -----------------------------------------
  Overall Compile Time:               15.11
  Overall Compile Wall Clock Time:    15.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
