// Seed: 450579714
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(1), .id_1(id_5), .id_2((id_5)), .id_3(1'b0)
  );
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_3
  );
endmodule
