// Seed: 1445634908
module module_0 (
    input wand id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wand id_4,
    output supply0 id_5,
    input wire id_6
);
  assign id_5 = "" ? 1 : 1'h0 - id_6;
endmodule
macromodule module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    output wire id_3,
    output uwire id_4,
    inout supply0 id_5
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_4
  );
  input wire id_2;
  input wire id_1;
  assign id_3[1] = -1;
  wire id_7 = id_5;
endmodule
