// Seed: 3355402710
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input uwire id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    input supply0 id_10,
    input wand id_11
);
  assign id_4 = 1;
  tri0 id_13 = 1 == id_3;
  assign id_2 = 1;
  wire id_14;
  id_15(
      .id_0(id_2), .id_1(1)
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output tri0  id_6
);
  assign id_6 = id_1;
  module_0(
      id_3, id_5, id_6, id_2, id_6, id_0, id_1, id_1, id_6, id_5, id_3, id_2
  );
endmodule
