1c1
< --2022-04-21 10:15:07--  http://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
---
> --2022-04-29 20:47:36--  http://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
6c6
< --2022-04-21 10:15:08--  https://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
---
> --2022-04-29 20:47:37--  https://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
10c10
< --2022-04-21 10:15:09--  https://www.hepforge.org/downloads/cutlang/cms_opendata_ttbar.root
---
> --2022-04-29 20:47:37--  https://www.hepforge.org/downloads/cutlang/cms_opendata_ttbar.root
14c14
< --2022-04-21 10:15:09--  https://cutlang.hepforge.org/downloads/cms_opendata_ttbar.root
---
> --2022-04-29 20:47:37--  https://cutlang.hepforge.org/downloads/cms_opendata_ttbar.root
19c19
< --2022-04-21 10:15:10--  https://cutlang.hepforge.org/downloads?f=/cms_opendata_ttbar.root
---
> --2022-04-29 20:47:38--  https://cutlang.hepforge.org/downloads?f=/cms_opendata_ttbar.root
23c23
< --2022-04-21 10:15:10--  https://cutlang.hepforge.org/downloads?f=cms_opendata_ttbar.root
---
> --2022-04-29 20:47:38--  https://cutlang.hepforge.org/downloads?f=cms_opendata_ttbar.root
29,136c29,136
<      0K .......... .......... .......... .......... ..........  156K
<     50K .......... .......... .......... .......... ..........  327K
<    100K .......... .......... .......... .......... .......... 87.2M
<    150K .......... .......... .......... .......... ..........  328K
<    200K .......... .......... .......... .......... .......... 62.3M
<    250K .......... .......... .......... .......... .......... 71.6M
<    300K .......... .......... .......... .......... .......... 16.3M
<    350K .......... .......... .......... .......... .......... 18.9M
<    400K .......... .......... .......... .......... ..........  341K
<    450K .......... .......... .......... .......... .......... 78.5M
<    500K .......... .......... .......... .......... ..........  126M
<    550K .......... .......... .......... .......... ..........  132M
<    600K .......... .......... .......... .......... .......... 31.2M
<    650K .......... .......... .......... .......... .......... 16.7M
<    700K .......... .......... .......... .......... .......... 16.7M
<    750K .......... .......... .......... .......... .......... 17.6M
<    800K .......... .......... .......... .......... ..........  351K
<    850K .......... .......... .......... .......... .......... 73.3M
<    900K .......... .......... .......... .......... ..........  121M
<    950K .......... .......... .......... .......... ..........  130M
<   1000K .......... .......... .......... .......... ..........  117M
<   1050K .......... .......... .......... .......... ..........  277M
<   1100K .......... .......... .......... .......... ..........  296M
<   1150K .......... .......... .......... .......... ..........  297M
<   1200K .......... .......... .......... .......... ..........  223M
<   1250K .......... .......... .......... .......... .......... 18.9M
<   1300K .......... .......... .......... .......... .......... 11.7M
<   1350K .......... .......... .......... .......... ..........  107M
<   1400K .......... .......... .......... .......... .......... 33.2M
<   1450K .......... .......... .......... .......... .......... 38.0M
<   1500K .......... .......... .......... .......... .......... 52.0M
<   1550K .......... .......... .......... .......... .......... 45.9M
<   1600K .......... .......... .......... .......... .......... 36.7M
<   1650K .......... .......... .......... .......... .......... 45.9M
<   1700K .......... .......... .......... .......... ..........  365K
<   1750K .......... .......... .......... .......... .......... 57.6M
<   1800K .......... .......... .......... .......... ..........  184M
<   1850K .......... .......... .......... .......... ..........  276M
<   1900K .......... .......... .......... .......... ..........  297M
<   1950K .......... .......... .......... .......... .......... 84.8M
<   2000K .......... .......... .......... .......... ..........  239M
<   2050K .......... .......... .......... .......... ..........  300M
<   2100K .......... .......... .......... .......... ..........  139M
<   2150K .......... .......... .......... .......... ..........  196M
<   2200K .......... .......... .......... .......... ..........  265M
<   2250K .......... .......... .......... .......... ..........  304M
<   2300K .......... .......... .......... .......... ..........  228M
<   2350K .......... .......... .......... .......... ..........  293M
<   2400K .......... .......... .......... .......... ..........  255M
<   2450K .......... .......... .......... .......... .......... 39.9M
<   2500K .......... .......... .......... .......... .......... 17.0M
<   2550K .......... .......... .......... .......... .......... 33.9M
<   2600K .......... .......... .......... .......... .......... 28.9M
<   2650K .......... .......... .......... .......... .......... 34.0M
<   2700K .......... .......... .......... .......... .......... 32.5M
<   2750K .......... .......... .......... .......... .......... 30.8M
<   2800K .......... .......... .......... .......... .......... 24.8M
<   2850K .......... .......... .......... .......... .......... 67.1M
<   2900K .......... .......... .......... .......... .......... 65.9M
<   2950K .......... .......... .......... .......... .......... 64.9M
<   3000K .......... .......... .......... .......... .......... 64.6M
<   3050K .......... .......... .......... .......... .......... 47.0M
<   3100K .......... .......... .......... .......... ..........  112M
<   3150K .......... .......... .......... .......... .......... 48.3M
<   3200K .......... .......... .......... .......... .......... 69.4M
<   3250K .......... .......... .......... .......... .......... 87.1M
<   3300K .......... .......... .......... .......... .......... 73.4M
<   3350K .......... .......... .......... .......... .......... 70.2M
<   3400K .......... .......... .......... .......... .......... 71.4M
<   3450K .......... .......... .......... .......... ..........  393K
<   3500K .......... .......... .......... .......... ..........  237M
<   3550K .......... .......... .......... .......... .......... 72.6M
<   3600K .......... .......... .......... .......... ..........  171M
<   3650K .......... .......... .......... .......... ..........  292M
<   3700K .......... .......... .......... .......... ..........  299M
<   3750K .......... .......... .......... .......... ..........  112M
<   3800K .......... .......... .......... .......... ..........  220M
<   3850K .......... .......... .......... .......... ..........  285M
<   3900K .......... .......... .......... .......... .......... 89.9M
<   3950K .......... .......... .......... .......... ..........  269M
<   4000K .......... .......... .......... .......... ..........  220M
<   4050K .......... .......... .......... .......... ..........  305M
<   4100K .......... .......... .......... .......... ..........  147M
<   4150K .......... .......... .......... .......... ..........  267M
<   4200K .......... .......... .......... .......... ..........  271M
<   4250K .......... .......... .......... .......... ..........  294M
<   4300K .......... .......... .......... .......... ..........  128M
<   4350K .......... .......... .......... .......... ..........  273M
<   4400K .......... .......... .......... .......... ..........  217M
<   4450K .......... .......... .......... .......... ..........  102M
<   4500K .......... .......... .......... .......... ..........  210M
<   4550K .......... .......... .......... .......... ..........  230M
<   4600K .......... .......... .......... .......... ..........  328K
<   4650K .......... .......... .......... .......... ..........  248M
<   4700K .......... .......... .......... .......... ..........  215M
<   4750K .......... .......... .......... .......... ..........  267M
<   4800K .......... .......... .......... .......... ..........  206M
<   4850K .......... .......... .......... .......... ..........  293M
<   4900K .......... .......... .......... .......... ..........  287M
<   4950K .......... .......... .......... .......... ..........  285M
<   5000K .......... .......... .......... .......... ..........  180M
<   5050K .......... .......... .......... .......... ..........  285M
<   5100K .......... .......... .......... .......... ..........  287M
<   5150K .......... .......... .......... .......... ..........  294M
<   5200K .......... .......... .......... .......... ..........  208M
<   5250K .......... .......... .......... .......... ..........  254M
<   5300K .......... .......... .......... .......... ..........  297M
<   5350K .......... ....                                         244M=1.4s
---
>      0K .......... .......... .......... .......... ..........  257K
>     50K .......... .......... .......... .......... ..........  566K
>    100K .......... .......... .......... .......... ..........  270M
>    150K .......... .......... .......... .......... ..........  570K
>    200K .......... .......... .......... .......... ..........  108M
>    250K .......... .......... .......... .......... .......... 1.20M
>    300K .......... .......... .......... .......... ..........  271M
>    350K .......... .......... .......... .......... .......... 1.05M
>    400K .......... .......... .......... .......... ..........  105M
>    450K .......... .......... .......... .......... ..........  132M
>    500K .......... .......... .......... .......... .......... 1.24M
>    550K .......... .......... .......... .......... ..........  129M
>    600K .......... .......... .......... .......... .......... 61.9M
>    650K .......... .......... .......... .......... ..........  132M
>    700K .......... .......... .......... .......... ..........  135M
>    750K .......... .......... .......... .......... .......... 1.08M
>    800K .......... .......... .......... .......... .......... 62.4M
>    850K .......... .......... .......... .......... .......... 69.7M
>    900K .......... .......... .......... .......... .......... 81.3M
>    950K .......... .......... .......... .......... ..........  109M
>   1000K .......... .......... .......... .......... ..........  121M
>   1050K .......... .......... .......... .......... ..........  107M
>   1100K .......... .......... .......... .......... .......... 1.28M
>   1150K .......... .......... .......... .......... .......... 97.9M
>   1200K .......... .......... .......... .......... ..........  107M
>   1250K .......... .......... .......... .......... ..........  189M
>   1300K .......... .......... .......... .......... ..........  305M
>   1350K .......... .......... .......... .......... ..........  305M
>   1400K .......... .......... .......... .......... ..........  276M
>   1450K .......... .......... .......... .......... ..........  297M
>   1500K .......... .......... .......... .......... ..........  308M
>   1550K .......... .......... .......... .......... .......... 1.09M
>   1600K .......... .......... .......... .......... ..........  120M
>   1650K .......... .......... .......... .......... ..........  288M
>   1700K .......... .......... .......... .......... ..........  280M
>   1750K .......... .......... .......... .......... ..........  305M
>   1800K .......... .......... .......... .......... ..........  262M
>   1850K .......... .......... .......... .......... ..........  194M
>   1900K .......... .......... .......... .......... ..........  270M
>   1950K .......... .......... .......... .......... ..........  282M
>   2000K .......... .......... .......... .......... ..........  238M
>   2050K .......... .......... .......... .......... ..........  272M
>   2100K .......... .......... .......... .......... ..........  300M
>   2150K .......... .......... .......... .......... ..........  308M
>   2200K .......... .......... .......... .......... .......... 16.3M
>   2250K .......... .......... .......... .......... .......... 1.36M
>   2300K .......... .......... .......... .......... ..........  188M
>   2350K .......... .......... .......... .......... ..........  297M
>   2400K .......... .......... .......... .......... ..........  249M
>   2450K .......... .......... .......... .......... ..........  191M
>   2500K .......... .......... .......... .......... ..........  303M
>   2550K .......... .......... .......... .......... ..........  302M
>   2600K .......... .......... .......... .......... ..........  258M
>   2650K .......... .......... .......... .......... ..........  291M
>   2700K .......... .......... .......... .......... ..........  304M
>   2750K .......... .......... .......... .......... ..........  313M
>   2800K .......... .......... .......... .......... .......... 92.8M
>   2850K .......... .......... .......... .......... ..........  292M
>   2900K .......... .......... .......... .......... ..........  307M
>   2950K .......... .......... .......... .......... ..........  303M
>   3000K .......... .......... .......... .......... .......... 75.0M
>   3050K .......... .......... .......... .......... ..........  176M
>   3100K .......... .......... .......... .......... ..........  124M
>   3150K .......... .......... .......... .......... .......... 1.14M
>   3200K .......... .......... .......... .......... ..........  108M
>   3250K .......... .......... .......... .......... ..........  286M
>   3300K .......... .......... .......... .......... ..........  145M
>   3350K .......... .......... .......... .......... ..........  170M
>   3400K .......... .......... .......... .......... ..........  155M
>   3450K .......... .......... .......... .......... ..........  156M
>   3500K .......... .......... .......... .......... ..........  179M
>   3550K .......... .......... .......... .......... ..........  144M
>   3600K .......... .......... .......... .......... ..........  165M
>   3650K .......... .......... .......... .......... ..........  226M
>   3700K .......... .......... .......... .......... ..........  167M
>   3750K .......... .......... .......... .......... ..........  191M
>   3800K .......... .......... .......... .......... ..........  200M
>   3850K .......... .......... .......... .......... ..........  164M
>   3900K .......... .......... .......... .......... ..........  330M
>   3950K .......... .......... .......... .......... ..........  160M
>   4000K .......... .......... .......... .......... ..........  160M
>   4050K .......... .......... .......... .......... ..........  328M
>   4100K .......... .......... .......... .......... ..........  152M
>   4150K .......... .......... .......... .......... ..........  170M
>   4200K .......... .......... .......... .......... ..........  152M
>   4250K .......... .......... .......... .......... ..........  185M
>   4300K .......... .......... .......... .......... ..........  175M
>   4350K .......... .......... .......... .......... ..........  193M
>   4400K .......... .......... .......... .......... ..........  148M
>   4450K .......... .......... .......... .......... ..........  172M
>   4500K .......... .......... .......... .......... .......... 1.48M
>   4550K .......... .......... .......... .......... ..........  135M
>   4600K .......... .......... .......... .......... ..........  139M
>   4650K .......... .......... .......... .......... ..........  155M
>   4700K .......... .......... .......... .......... ..........  163M
>   4750K .......... .......... .......... .......... ..........  225M
>   4800K .......... .......... .......... .......... ..........  135M
>   4850K .......... .......... .......... .......... ..........  175M
>   4900K .......... .......... .......... .......... ..........  194M
>   4950K .......... .......... .......... .......... ..........  149M
>   5000K .......... .......... .......... .......... ..........  176M
>   5050K .......... .......... .......... .......... ..........  201M
>   5100K .......... .......... .......... .......... ..........  184M
>   5150K .......... .......... .......... .......... ..........  181M
>   5200K .......... .......... .......... .......... ..........  152M
>   5250K .......... .......... .......... .......... ..........  160M
>   5300K .......... .......... .......... .......... ..........  171M
>   5350K .......... ....                                         101M=0.8s
138c138
< 2022-04-21 10:15:12 (3.73 MB/s) - ‘cms_opendata_ttbar.root’ saved [5492946]
---
> 2022-04-29 20:47:39 (6.82 MB/s) - ‘cms_opendata_ttbar.root’ saved [5492946]
141c141
< --2022-04-21 10:15:12--  https://www.hepforge.org/archive/cutlang/atla_opendata_had_ttbar.root
---
> --2022-04-29 20:47:39--  https://www.hepforge.org/archive/cutlang/atla_opendata_had_ttbar.root
146c146
< --2022-04-21 10:15:13--  https://www.hepforge.org/downloads/cutlang/atla_opendata_had_ttbar.root
---
> --2022-04-29 20:47:40--  https://www.hepforge.org/downloads/cutlang/atla_opendata_had_ttbar.root
150c150
< --2022-04-21 10:15:13--  https://cutlang.hepforge.org/downloads/atla_opendata_had_ttbar.root
---
> --2022-04-29 20:47:40--  https://cutlang.hepforge.org/downloads/atla_opendata_had_ttbar.root
155c155
< --2022-04-21 10:15:14--  https://cutlang.hepforge.org/downloads?f=/atla_opendata_had_ttbar.root
---
> --2022-04-29 20:47:41--  https://cutlang.hepforge.org/downloads?f=/atla_opendata_had_ttbar.root
159c159
< --2022-04-21 10:15:14--  https://cutlang.hepforge.org/downloads?f=atla_opendata_had_ttbar.root
---
> --2022-04-29 20:47:41--  https://cutlang.hepforge.org/downloads?f=atla_opendata_had_ttbar.root
165,276c165,276
<      0K .......... .......... .......... .......... ..........  155K
<     50K .......... .......... .......... .......... ..........  327K
<    100K .......... .......... .......... .......... .......... 77.8M
<    150K .......... .......... .......... .......... ..........  325K
<    200K .......... .......... .......... .......... .......... 73.1M
<    250K .......... .......... .......... .......... ..........  108M
<    300K .......... .......... .......... .......... .......... 16.8M
<    350K .......... .......... .......... .......... .......... 1.33M
<    400K .......... .......... .......... .......... ..........  441K
<    450K .......... .......... .......... .......... .......... 93.8M
<    500K .......... .......... .......... .......... .......... 86.4M
<    550K .......... .......... .......... .......... .......... 45.3M
<    600K .......... .......... .......... .......... .......... 16.0M
<    650K .......... .......... .......... .......... .......... 19.1M
<    700K .......... .......... .......... .......... .......... 28.3M
<    750K .......... .......... .......... .......... .......... 1.60M
<    800K .......... .......... .......... .......... ..........  443K
<    850K .......... .......... .......... .......... .......... 70.5M
<    900K .......... .......... .......... .......... .......... 94.8M
<    950K .......... .......... .......... .......... ..........  121M
<   1000K .......... .......... .......... .......... ..........  120M
<   1050K .......... .......... .......... .......... ..........  119M
<   1100K .......... .......... .......... .......... ..........  136M
<   1150K .......... .......... .......... .......... ..........  116M
<   1200K .......... .......... .......... .......... .......... 46.3M
<   1250K .......... .......... .......... .......... .......... 59.6M
<   1300K .......... .......... .......... .......... .......... 37.7M
<   1350K .......... .......... .......... .......... .......... 41.8M
<   1400K .......... .......... .......... .......... .......... 84.1M
<   1450K .......... .......... .......... .......... .......... 39.0M
<   1500K .......... .......... .......... .......... .......... 57.5M
<   1550K .......... .......... .......... .......... .......... 1.62M
<   1600K .......... .......... .......... .......... .......... 68.4M
<   1650K .......... .......... .......... .......... ..........  163M
<   1700K .......... .......... .......... .......... ..........  446K
<   1750K .......... .......... .......... .......... .......... 84.3M
<   1800K .......... .......... .......... .......... .......... 66.0M
<   1850K .......... .......... .......... .......... ..........  293M
<   1900K .......... .......... .......... .......... ..........  300M
<   1950K .......... .......... .......... .......... ..........  293M
<   2000K .......... .......... .......... .......... ..........  144M
<   2050K .......... .......... .......... .......... ..........  298M
<   2100K .......... .......... .......... .......... ..........  296M
<   2150K .......... .......... .......... .......... .......... 66.9M
<   2200K .......... .......... .......... .......... ..........  260M
<   2250K .......... .......... .......... .......... ..........  158M
<   2300K .......... .......... .......... .......... ..........  204M
<   2350K .......... .......... .......... .......... ..........  232M
<   2400K .......... .......... .......... .......... ..........  238M
<   2450K .......... .......... .......... .......... ..........  310M
<   2500K .......... .......... .......... .......... ..........  249M
<   2550K .......... .......... .......... .......... ..........  233M
<   2600K .......... .......... .......... .......... ..........  273M
<   2650K .......... .......... .......... .......... .......... 53.2M
<   2700K .......... .......... .......... .......... .......... 55.4M
<   2750K .......... .......... .......... .......... ..........  147M
<   2800K .......... .......... .......... .......... ..........  221M
<   2850K .......... .......... .......... .......... ..........  268M
<   2900K .......... .......... .......... .......... .......... 43.2M
<   2950K .......... .......... .......... .......... ..........  118M
<   3000K .......... .......... .......... .......... ..........  236M
<   3050K .......... .......... .......... .......... .......... 87.7M
<   3100K .......... .......... .......... .......... ..........  252M
<   3150K .......... .......... .......... .......... .......... 1.61M
<   3200K .......... .......... .......... .......... .......... 38.8M
<   3250K .......... .......... .......... .......... ..........  245M
<   3300K .......... .......... .......... .......... .......... 13.4M
<   3350K .......... .......... .......... .......... ..........  171M
<   3400K .......... .......... .......... .......... ..........  175M
<   3450K .......... .......... .......... .......... ..........  194M
<   3500K .......... .......... .......... .......... ..........  465K
<   3550K .......... .......... .......... .......... ..........  166M
<   3600K .......... .......... .......... .......... ..........  177M
<   3650K .......... .......... .......... .......... .......... 48.2M
<   3700K .......... .......... .......... .......... ..........  229M
<   3750K .......... .......... .......... .......... ..........  250M
<   3800K .......... .......... .......... .......... ..........  231M
<   3850K .......... .......... .......... .......... ..........  281M
<   3900K .......... .......... .......... .......... ..........  211M
<   3950K .......... .......... .......... .......... ..........  246M
<   4000K .......... .......... .......... .......... ..........  202M
<   4050K .......... .......... .......... .......... .......... 68.0M
<   4100K .......... .......... .......... .......... ..........  243M
<   4150K .......... .......... .......... .......... ..........  254M
<   4200K .......... .......... .......... .......... ..........  228M
<   4250K .......... .......... .......... .......... .......... 91.8M
<   4300K .......... .......... .......... .......... ..........  244M
<   4350K .......... .......... .......... .......... ..........  215M
<   4400K .......... .......... .......... .......... ..........  238M
<   4450K .......... .......... .......... .......... ..........  141M
<   4500K .......... .......... .......... .......... ..........  239M
<   4550K .......... .......... .......... .......... ..........  272M
<   4600K .......... .......... .......... .......... ..........  161M
<   4650K .......... .......... .......... .......... ..........  256M
<   4700K .......... .......... .......... .......... ..........  280M
<   4750K .......... .......... .......... .......... ..........  263M
<   4800K .......... .......... .......... .......... ..........  138M
<   4850K .......... .......... .......... .......... ..........  254M
<   4900K .......... .......... .......... .......... ..........  273M
<   4950K .......... .......... .......... .......... ..........  281M
<   5000K .......... .......... .......... .......... .......... 85.5M
<   5050K .......... .......... .......... .......... ..........  279M
<   5100K .......... .......... .......... .......... ..........  189M
<   5150K .......... .......... .......... .......... ..........  192M
<   5200K .......... .......... .......... .......... ..........  227M
<   5250K .......... .......... .......... .......... ..........  251M
<   5300K .......... .......... .......... .......... ..........  237M
<   5350K .......... .......... .......... .......... ..........  278M
<   5400K .......... .......... .......... .......... ..........  261M
<   5450K .......... .......... .......... .......... ..........  283M
<   5500K .......... .......... .......... .......... .......... 20.5M
<   5550K .......... .......... .......... .......... .......... 18.4M
---
>      0K .......... .......... .......... .......... ..........  255K
>     50K .......... .......... .......... .......... ..........  571K
>    100K .......... .......... .......... .......... ..........  263M
>    150K .......... .......... .......... .......... ..........  573K
>    200K .......... .......... .......... .......... ..........  164M
>    250K .......... .......... .......... .......... ..........  292M
>    300K .......... .......... .......... .......... ..........  154M
>    350K .......... .......... .......... .......... .......... 1.19M
>    400K .......... .......... .......... .......... .......... 1.05M
>    450K .......... .......... .......... .......... ..........  240M
>    500K .......... .......... .......... .......... ..........  203M
>    550K .......... .......... .......... .......... ..........  310M
>    600K .......... .......... .......... .......... ..........  259M
>    650K .......... .......... .......... .......... ..........  294M
>    700K .......... .......... .......... .......... ..........  298M
>    750K .......... .......... .......... .......... .......... 1.21M
>    800K .......... .......... .......... .......... ..........  206M
>    850K .......... .......... .......... .......... .......... 1.04M
>    900K .......... .......... .......... .......... ..........  122M
>    950K .......... .......... .......... .......... ..........  265M
>   1000K .......... .......... .......... .......... ..........  266M
>   1050K .......... .......... .......... .......... ..........  305M
>   1100K .......... .......... .......... .......... .......... 64.7M
>   1150K .......... .......... .......... .......... ..........  295M
>   1200K .......... .......... .......... .......... ..........  256M
>   1250K .......... .......... .......... .......... ..........  299M
>   1300K .......... .......... .......... .......... ..........  303M
>   1350K .......... .......... .......... .......... ..........  294M
>   1400K .......... .......... .......... .......... ..........  254M
>   1450K .......... .......... .......... .......... ..........  146M
>   1500K .......... .......... .......... .......... .......... 18.1M
>   1550K .......... .......... .......... .......... .......... 1.38M
>   1600K .......... .......... .......... .......... ..........  195M
>   1650K .......... .......... .......... .......... ..........  299M
>   1700K .......... .......... .......... .......... .......... 1.06M
>   1750K .......... .......... .......... .......... ..........  182M
>   1800K .......... .......... .......... .......... ..........  257M
>   1850K .......... .......... .......... .......... ..........  294M
>   1900K .......... .......... .......... .......... .......... 45.5M
>   1950K .......... .......... .......... .......... ..........  265M
>   2000K .......... .......... .......... .......... .......... 71.2M
>   2050K .......... .......... .......... .......... ..........  262M
>   2100K .......... .......... .......... .......... ..........  290M
>   2150K .......... .......... .......... .......... ..........  298M
>   2200K .......... .......... .......... .......... ..........  147M
>   2250K .......... .......... .......... .......... ..........  291M
>   2300K .......... .......... .......... .......... ..........  300M
>   2350K .......... .......... .......... .......... ..........  280M
>   2400K .......... .......... .......... .......... ..........  190M
>   2450K .......... .......... .......... .......... ..........  309M
>   2500K .......... .......... .......... .......... ..........  307M
>   2550K .......... .......... .......... .......... ..........  204M
>   2600K .......... .......... .......... .......... ..........  253M
>   2650K .......... .......... .......... .......... ..........  305M
>   2700K .......... .......... .......... .......... ..........  313M
>   2750K .......... .......... .......... .......... ..........  153M
>   2800K .......... .......... .......... .......... ..........  233M
>   2850K .......... .......... .......... .......... ..........  298M
>   2900K .......... .......... .......... .......... ..........  187M
>   2950K .......... .......... .......... .......... .......... 88.5M
>   3000K .......... .......... .......... .......... ..........  124M
>   3050K .......... .......... .......... .......... ..........  289M
>   3100K .......... .......... .......... .......... ..........  288M
>   3150K .......... .......... .......... .......... .......... 1.38M
>   3200K .......... .......... .......... .......... ..........  199M
>   3250K .......... .......... .......... .......... ..........  297M
>   3300K .......... .......... .......... .......... ..........  290M
>   3350K .......... .......... .......... .......... ..........  292M
>   3400K .......... .......... .......... .......... ..........  269M
>   3450K .......... .......... .......... .......... ..........  293M
>   3500K .......... .......... .......... .......... .......... 1.11M
>   3550K .......... .......... .......... .......... ..........  268M
>   3600K .......... .......... .......... .......... .......... 80.0M
>   3650K .......... .......... .......... .......... ..........  214M
>   3700K .......... .......... .......... .......... ..........  226M
>   3750K .......... .......... .......... .......... ..........  315M
>   3800K .......... .......... .......... .......... ..........  276M
>   3850K .......... .......... .......... .......... ..........  178M
>   3900K .......... .......... .......... .......... ..........  234M
>   3950K .......... .......... .......... .......... ..........  248M
>   4000K .......... .......... .......... .......... ..........  256M
>   4050K .......... .......... .......... .......... ..........  216M
>   4100K .......... .......... .......... .......... ..........  313M
>   4150K .......... .......... .......... .......... ..........  230M
>   4200K .......... .......... .......... .......... ..........  288M
>   4250K .......... .......... .......... .......... ..........  328M
>   4300K .......... .......... .......... .......... ..........  320M
>   4350K .......... .......... .......... .......... ..........  330M
>   4400K .......... .......... .......... .......... ..........  185M
>   4450K .......... .......... .......... .......... ..........  321M
>   4500K .......... .......... .......... .......... ..........  210M
>   4550K .......... .......... .......... .......... ..........  308M
>   4600K .......... .......... .......... .......... ..........  288M
>   4650K .......... .......... .......... .......... ..........  331M
>   4700K .......... .......... .......... .......... ..........  202M
>   4750K .......... .......... .......... .......... ..........  312M
>   4800K .......... .......... .......... .......... ..........  270M
>   4850K .......... .......... .......... .......... ..........  200M
>   4900K .......... .......... .......... .......... ..........  319M
>   4950K .......... .......... .......... .......... ..........  296M
>   5000K .......... .......... .......... .......... ..........  191M
>   5050K .......... .......... .......... .......... ..........  314M
>   5100K .......... .......... .......... .......... ..........  313M
>   5150K .......... .......... .......... .......... ..........  215M
>   5200K .......... .......... .......... .......... ..........  247M
>   5250K .......... .......... .......... .......... ..........  290M
>   5300K .......... .......... .......... .......... ..........  264M
>   5350K .......... .......... .......... .......... ..........  323M
>   5400K .......... .......... .......... .......... ..........  294M
>   5450K .......... .......... .......... .......... ..........  326M
>   5500K .......... .......... .......... .......... .......... 38.3M
>   5550K .......... .......... .......... .......... .......... 19.5M
278c278
<   5650K .......... .......... .......... ........              41.8M=1.3s
---
>   5650K .......... .......... .......... ........              27.5M=0.7s
280c280
< 2022-04-21 10:15:16 (4.39 MB/s) - ‘atla_opendata_had_ttbar.root’ saved [5825184]
---
> 2022-04-29 20:47:42 (7.51 MB/s) - ‘atla_opendata_had_ttbar.root’ saved [5825184]
282,284c282,284
< --2022-04-21 10:15:16--  https://docs.google.com/uc?export=download&id=1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt
< Resolving docs.google.com (docs.google.com)... 142.251.46.238, 2607:f8b0:4005:80c::200e
< Connecting to docs.google.com (docs.google.com)|142.251.46.238|:443... connected.
---
> --2022-04-29 20:47:42--  https://docs.google.com/uc?export=download&id=1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt
> Resolving docs.google.com (docs.google.com)... 172.217.13.78, 2607:f8b0:4004:c07::66, 2607:f8b0:4004:c07::65, ...
> Connecting to docs.google.com (docs.google.com)|172.217.13.78|:443... connected.
286c286
< Location: https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/2bumd4doojqkv5obm7gc31rs28lj8qfn/1650536100000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download [following]
---
> Location: https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/tuahn8m2nidcut6lts6irhinnb37gar0/1651265250000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download [following]
288,290c288,290
< --2022-04-21 10:15:18--  https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/2bumd4doojqkv5obm7gc31rs28lj8qfn/1650536100000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download
< Resolving doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)... 216.58.194.161, 2607:f8b0:4005:811::2001
< Connecting to doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)|216.58.194.161|:443... connected.
---
> --2022-04-29 20:47:46--  https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/tuahn8m2nidcut6lts6irhinnb37gar0/1651265250000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download
> Resolving doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)... 172.253.63.132, 2607:f8b0:4004:c17::84
> Connecting to doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)|172.253.63.132|:443... connected.
295,501c295,501
<      0K .......... .......... .......... .......... ..........  0% 1.51M 7s
<     50K .......... .......... .......... .......... ..........  0% 2.28M 5s
<    100K .......... .......... .......... .......... ..........  1% 5.88M 4s
<    150K .......... .......... .......... .......... ..........  1% 6.46M 4s
<    200K .......... .......... .......... .......... ..........  2% 6.56M 3s
<    250K .......... .......... .......... .......... ..........  2% 8.87M 3s
<    300K .......... .......... .......... .......... ..........  3% 11.2M 2s
<    350K .......... .......... .......... .......... ..........  3% 18.1M 2s
<    400K .......... .......... .......... .......... ..........  4% 15.9M 2s
<    450K .......... .......... .......... .......... ..........  4% 18.4M 2s
<    500K .......... .......... .......... .......... ..........  5% 15.7M 2s
<    550K .......... .......... .......... .......... ..........  5% 23.8M 2s
<    600K .......... .......... .......... .......... ..........  6% 17.1M 2s
<    650K .......... .......... .......... .......... ..........  6% 27.6M 1s
<    700K .......... .......... .......... .......... ..........  7% 26.5M 1s
<    750K .......... .......... .......... .......... ..........  7% 26.3M 1s
<    800K .......... .......... .......... .......... ..........  8% 23.4M 1s
<    850K .......... .......... .......... .......... ..........  8% 42.2M 1s
<    900K .......... .......... .......... .......... ..........  9% 68.5M 1s
<    950K .......... .......... .......... .......... ..........  9% 32.8M 1s
<   1000K .......... .......... .......... .......... .......... 10% 73.2M 1s
<   1050K .......... .......... .......... .......... .......... 10% 39.5M 1s
<   1100K .......... .......... .......... .......... .......... 11% 42.0M 1s
<   1150K .......... .......... .......... .......... .......... 11% 45.0M 1s
<   1200K .......... .......... .......... .......... .......... 12% 51.0M 1s
<   1250K .......... .......... .......... .......... .......... 12% 41.9M 1s
<   1300K .......... .......... .......... .......... .......... 13% 67.4M 1s
<   1350K .......... .......... .......... .......... .......... 13% 42.3M 1s
<   1400K .......... .......... .......... .......... .......... 14%  219M 1s
<   1450K .......... .......... .......... .......... .......... 14% 46.3M 1s
<   1500K .......... .......... .......... .......... .......... 15% 46.7M 1s
<   1550K .......... .......... .......... .......... .......... 15% 27.8M 1s
<   1600K .......... .......... .......... .......... .......... 16% 61.6M 1s
<   1650K .......... .......... .......... .......... .......... 16% 63.1M 1s
<   1700K .......... .......... .......... .......... .......... 16% 79.9M 1s
<   1750K .......... .......... .......... .......... .......... 17%  142M 1s
<   1800K .......... .......... .......... .......... .......... 17% 88.2M 1s
<   1850K .......... .......... .......... .......... .......... 18%  125M 1s
<   1900K .......... .......... .......... .......... .......... 18% 32.5M 1s
<   1950K .......... .......... .......... .......... .......... 19% 66.7M 1s
<   2000K .......... .......... .......... .......... .......... 19% 84.9M 1s
<   2050K .......... .......... .......... .......... .......... 20%  196M 1s
<   2100K .......... .......... .......... .......... .......... 20%  176M 1s
<   2150K .......... .......... .......... .......... .......... 21%  177M 0s
<   2200K .......... .......... .......... .......... .......... 21% 85.2M 0s
<   2250K .......... .......... .......... .......... .......... 22% 62.1M 0s
<   2300K .......... .......... .......... .......... .......... 22% 99.4M 0s
<   2350K .......... .......... .......... .......... .......... 23% 91.0M 0s
<   2400K .......... .......... .......... .......... .......... 23% 68.0M 0s
<   2450K .......... .......... .......... .......... .......... 24%  216M 0s
<   2500K .......... .......... .......... .......... .......... 24% 91.8M 0s
<   2550K .......... .......... .......... .......... .......... 25%  124M 0s
<   2600K .......... .......... .......... .......... .......... 25% 97.7M 0s
<   2650K .......... .......... .......... .......... .......... 26%  149M 0s
<   2700K .......... .......... .......... .......... .......... 26%  131M 0s
<   2750K .......... .......... .......... .......... .......... 27% 66.7M 0s
<   2800K .......... .......... .......... .......... .......... 27%  128M 0s
<   2850K .......... .......... .......... .......... .......... 28%  147M 0s
<   2900K .......... .......... .......... .......... .......... 28%  170M 0s
<   2950K .......... .......... .......... .......... .......... 29% 69.0M 0s
<   3000K .......... .......... .......... .......... .......... 29%  161M 0s
<   3050K .......... .......... .......... .......... .......... 30%  243M 0s
<   3100K .......... .......... .......... .......... .......... 30%  146M 0s
<   3150K .......... .......... .......... .......... .......... 31%  264M 0s
<   3200K .......... .......... .......... .......... .......... 31% 52.0M 0s
<   3250K .......... .......... .......... .......... .......... 32% 60.2M 0s
<   3300K .......... .......... .......... .......... .......... 32%  125M 0s
<   3350K .......... .......... .......... .......... .......... 32%  263M 0s
<   3400K .......... .......... .......... .......... .......... 33%  166M 0s
<   3450K .......... .......... .......... .......... .......... 33%  196M 0s
<   3500K .......... .......... .......... .......... .......... 34%  229M 0s
<   3550K .......... .......... .......... .......... .......... 34%  290M 0s
<   3600K .......... .......... .......... .......... .......... 35%  250M 0s
<   3650K .......... .......... .......... .......... .......... 35%  291M 0s
<   3700K .......... .......... .......... .......... .......... 36%  103M 0s
<   3750K .......... .......... .......... .......... .......... 36% 68.4M 0s
<   3800K .......... .......... .......... .......... .......... 37% 43.3M 0s
<   3850K .......... .......... .......... .......... .......... 37% 69.3M 0s
<   3900K .......... .......... .......... .......... .......... 38% 77.2M 0s
<   3950K .......... .......... .......... .......... .......... 38% 30.4M 0s
<   4000K .......... .......... .......... .......... .......... 39% 56.5M 0s
<   4050K .......... .......... .......... .......... .......... 39% 89.0M 0s
<   4100K .......... .......... .......... .......... .......... 40% 61.6M 0s
<   4150K .......... .......... .......... .......... .......... 40% 75.8M 0s
<   4200K .......... .......... .......... .......... .......... 41% 84.2M 0s
<   4250K .......... .......... .......... .......... .......... 41%  187M 0s
<   4300K .......... .......... .......... .......... .......... 42%  245M 0s
<   4350K .......... .......... .......... .......... .......... 42%  223M 0s
<   4400K .......... .......... .......... .......... .......... 43%  263M 0s
<   4450K .......... .......... .......... .......... .......... 43%  234M 0s
<   4500K .......... .......... .......... .......... .......... 44%  249M 0s
<   4550K .......... .......... .......... .......... .......... 44%  266M 0s
<   4600K .......... .......... .......... .......... .......... 45%  250M 0s
<   4650K .......... .......... .......... .......... .......... 45%  222M 0s
<   4700K .......... .......... .......... .......... .......... 46%  269M 0s
<   4750K .......... .......... .......... .......... .......... 46%  252M 0s
<   4800K .......... .......... .......... .......... .......... 47% 69.2M 0s
<   4850K .......... .......... .......... .......... .......... 47%  209M 0s
<   4900K .......... .......... .......... .......... .......... 48%  256M 0s
<   4950K .......... .......... .......... .......... .......... 48%  253M 0s
<   5000K .......... .......... .......... .......... .......... 48%  253M 0s
<   5050K .......... .......... .......... .......... .......... 49%  212M 0s
<   5100K .......... .......... .......... .......... .......... 49%  249M 0s
<   5150K .......... .......... .......... .......... .......... 50%  263M 0s
<   5200K .......... .......... .......... .......... .......... 50%  135M 0s
<   5250K .......... .......... .......... .......... .......... 51% 67.2M 0s
<   5300K .......... .......... .......... .......... .......... 51% 70.1M 0s
<   5350K .......... .......... .......... .......... .......... 52% 76.7M 0s
<   5400K .......... .......... .......... .......... .......... 52% 63.7M 0s
<   5450K .......... .......... .......... .......... .......... 53% 50.1M 0s
<   5500K .......... .......... .......... .......... .......... 53% 59.8M 0s
<   5550K .......... .......... .......... .......... .......... 54% 61.2M 0s
<   5600K .......... .......... .......... .......... .......... 54% 75.8M 0s
<   5650K .......... .......... .......... .......... .......... 55% 65.1M 0s
<   5700K .......... .......... .......... .......... .......... 55% 91.2M 0s
<   5750K .......... .......... .......... .......... .......... 56% 88.6M 0s
<   5800K .......... .......... .......... .......... .......... 56% 84.9M 0s
<   5850K .......... .......... .......... .......... .......... 57% 90.5M 0s
<   5900K .......... .......... .......... .......... .......... 57% 88.5M 0s
<   5950K .......... .......... .......... .......... .......... 58% 75.2M 0s
<   6000K .......... .......... .......... .......... .......... 58% 80.6M 0s
<   6050K .......... .......... .......... .......... .......... 59% 60.1M 0s
<   6100K .......... .......... .......... .......... .......... 59% 67.6M 0s
<   6150K .......... .......... .......... .......... .......... 60% 53.3M 0s
<   6200K .......... .......... .......... .......... .......... 60% 65.8M 0s
<   6250K .......... .......... .......... .......... .......... 61% 77.8M 0s
<   6300K .......... .......... .......... .......... .......... 61% 96.3M 0s
<   6350K .......... .......... .......... .......... .......... 62% 81.5M 0s
<   6400K .......... .......... .......... .......... .......... 62% 90.2M 0s
<   6450K .......... .......... .......... .......... .......... 63% 75.6M 0s
<   6500K .......... .......... .......... .......... .......... 63% 61.0M 0s
<   6550K .......... .......... .......... .......... .......... 64%  181M 0s
<   6600K .......... .......... .......... .......... .......... 64%  207M 0s
<   6650K .......... .......... .......... .......... .......... 64%  199M 0s
<   6700K .......... .......... .......... .......... .......... 65%  260M 0s
<   6750K .......... .......... .......... .......... .......... 65%  215M 0s
<   6800K .......... .......... .......... .......... .......... 66%  262M 0s
<   6850K .......... .......... .......... .......... .......... 66%  260M 0s
<   6900K .......... .......... .......... .......... .......... 67%  264M 0s
<   6950K .......... .......... .......... .......... .......... 67%  241M 0s
<   7000K .......... .......... .......... .......... .......... 68%  204M 0s
<   7050K .......... .......... .......... .......... .......... 68%  254M 0s
<   7100K .......... .......... .......... .......... .......... 69%  244M 0s
<   7150K .......... .......... .......... .......... .......... 69%  215M 0s
<   7200K .......... .......... .......... .......... .......... 70%  256M 0s
<   7250K .......... .......... .......... .......... .......... 70%  254M 0s
<   7300K .......... .......... .......... .......... .......... 71%  198M 0s
<   7350K .......... .......... .......... .......... .......... 71%  238M 0s
<   7400K .......... .......... .......... .......... .......... 72%  258M 0s
<   7450K .......... .......... .......... .......... .......... 72%  263M 0s
<   7500K .......... .......... .......... .......... .......... 73%  249M 0s
<   7550K .......... .......... .......... .......... .......... 73%  222M 0s
<   7600K .......... .......... .......... .......... .......... 74%  270M 0s
<   7650K .......... .......... .......... .......... .......... 74%  273M 0s
<   7700K .......... .......... .......... .......... .......... 75%  273M 0s
<   7750K .......... .......... .......... .......... .......... 75%  233M 0s
<   7800K .......... .......... .......... .......... .......... 76%  272M 0s
<   7850K .......... .......... .......... .......... .......... 76%  276M 0s
<   7900K .......... .......... .......... .......... .......... 77%  251M 0s
<   7950K .......... .......... .......... .......... .......... 77%  231M 0s
<   8000K .......... .......... .......... .......... .......... 78%  131M 0s
<   8050K .......... .......... .......... .......... .......... 78% 72.3M 0s
<   8100K .......... .......... .......... .......... .......... 79% 61.9M 0s
<   8150K .......... .......... .......... .......... .......... 79% 53.2M 0s
<   8200K .......... .......... .......... .......... .......... 80% 59.0M 0s
<   8250K .......... .......... .......... .......... .......... 80% 58.5M 0s
<   8300K .......... .......... .......... .......... .......... 80% 57.0M 0s
<   8350K .......... .......... .......... .......... .......... 81% 84.5M 0s
<   8400K .......... .......... .......... .......... .......... 81% 85.5M 0s
<   8450K .......... .......... .......... .......... .......... 82% 85.2M 0s
<   8500K .......... .......... .......... .......... .......... 82% 53.9M 0s
<   8550K .......... .......... .......... .......... .......... 83% 72.2M 0s
<   8600K .......... .......... .......... .......... .......... 83% 56.6M 0s
<   8650K .......... .......... .......... .......... .......... 84% 76.2M 0s
<   8700K .......... .......... .......... .......... .......... 84% 89.7M 0s
<   8750K .......... .......... .......... .......... .......... 85% 94.7M 0s
<   8800K .......... .......... .......... .......... .......... 85% 86.4M 0s
<   8850K .......... .......... .......... .......... .......... 86% 72.6M 0s
<   8900K .......... .......... .......... .......... .......... 86% 81.5M 0s
<   8950K .......... .......... .......... .......... .......... 87% 99.6M 0s
<   9000K .......... .......... .......... .......... .......... 87% 81.9M 0s
<   9050K .......... .......... .......... .......... .......... 88% 75.8M 0s
<   9100K .......... .......... .......... .......... .......... 88% 90.0M 0s
<   9150K .......... .......... .......... .......... .......... 89% 88.6M 0s
<   9200K .......... .......... .......... .......... .......... 89% 90.2M 0s
<   9250K .......... .......... .......... .......... .......... 90%  205M 0s
<   9300K .......... .......... .......... .......... .......... 90%  252M 0s
<   9350K .......... .......... .......... .......... .......... 91%  262M 0s
<   9400K .......... .......... .......... .......... .......... 91%  247M 0s
<   9450K .......... .......... .......... .......... .......... 92%  220M 0s
<   9500K .......... .......... .......... .......... .......... 92%  196M 0s
<   9550K .......... .......... .......... .......... .......... 93%  238M 0s
<   9600K .......... .......... .......... .......... .......... 93%  264M 0s
<   9650K .......... .......... .......... .......... .......... 94%  235M 0s
<   9700K .......... .......... .......... .......... .......... 94%  268M 0s
<   9750K .......... .......... .......... .......... .......... 95%  265M 0s
<   9800K .......... .......... .......... .......... .......... 95%  265M 0s
<   9850K .......... .......... .......... .......... .......... 96%  208M 0s
<   9900K .......... .......... .......... .......... .......... 96%  269M 0s
<   9950K .......... .......... .......... .......... .......... 96%  260M 0s
<  10000K .......... .......... .......... .......... .......... 97%  261M 0s
<  10050K .......... .......... .......... .......... .......... 97%  224M 0s
<  10100K .......... .......... .......... .......... .......... 98%  268M 0s
<  10150K .......... .......... .......... .......... .......... 98%  239M 0s
<  10200K .......... .......... .......... .......... .......... 99%  249M 0s
<  10250K .......... .......... .......... .......... .......... 99%  219M 0s
<  10300K ..........                                            100%  391M=0.2s
---
>      0K .......... .......... .......... .......... ..........  0% 5.10M 2s
>     50K .......... .......... .......... .......... ..........  0% 10.2M 1s
>    100K .......... .......... .......... .......... ..........  1% 15.3M 1s
>    150K .......... .......... .......... .......... ..........  1% 21.0M 1s
>    200K .......... .......... .......... .......... ..........  2% 39.3M 1s
>    250K .......... .......... .......... .......... ..........  2% 22.0M 1s
>    300K .......... .......... .......... .......... ..........  3% 39.6M 1s
>    350K .......... .......... .......... .......... ..........  3% 49.0M 1s
>    400K .......... .......... .......... .......... ..........  4% 76.1M 1s
>    450K .......... .......... .......... .......... ..........  4% 61.8M 1s
>    500K .......... .......... .......... .......... ..........  5% 51.0M 0s
>    550K .......... .......... .......... .......... ..........  5% 54.0M 0s
>    600K .......... .......... .......... .......... ..........  6% 41.8M 0s
>    650K .......... .......... .......... .......... ..........  6% 77.1M 0s
>    700K .......... .......... .......... .......... ..........  7% 73.8M 0s
>    750K .......... .......... .......... .......... ..........  7% 76.9M 0s
>    800K .......... .......... .......... .......... ..........  8% 77.4M 0s
>    850K .......... .......... .......... .......... ..........  8% 76.8M 0s
>    900K .......... .......... .......... .......... ..........  9% 76.5M 0s
>    950K .......... .......... .......... .......... ..........  9% 76.6M 0s
>   1000K .......... .......... .......... .......... .......... 10% 77.1M 0s
>   1050K .......... .......... .......... .......... .......... 10%  147M 0s
>   1100K .......... .......... .......... .......... .......... 11%  147M 0s
>   1150K .......... .......... .......... .......... .......... 11%  158M 0s
>   1200K .......... .......... .......... .......... .......... 12%  159M 0s
>   1250K .......... .......... .......... .......... .......... 12%  157M 0s
>   1300K .......... .......... .......... .......... .......... 13%  149M 0s
>   1350K .......... .......... .......... .......... .......... 13%  161M 0s
>   1400K .......... .......... .......... .......... .......... 14%  161M 0s
>   1450K .......... .......... .......... .......... .......... 14%  159M 0s
>   1500K .......... .......... .......... .......... .......... 15%  142M 0s
>   1550K .......... .......... .......... .......... .......... 15%  151M 0s
>   1600K .......... .......... .......... .......... .......... 16%  300M 0s
>   1650K .......... .......... .......... .......... .......... 16%  319M 0s
>   1700K .......... .......... .......... .......... .......... 16%  250M 0s
>   1750K .......... .......... .......... .......... .......... 17%  319M 0s
>   1800K .......... .......... .......... .......... .......... 17%  307M 0s
>   1850K .......... .......... .......... .......... .......... 18%  314M 0s
>   1900K .......... .......... .......... .......... .......... 18%  268M 0s
>   1950K .......... .......... .......... .......... .......... 19%  325M 0s
>   2000K .......... .......... .......... .......... .......... 19%  311M 0s
>   2050K .......... .......... .......... .......... .......... 20%  311M 0s
>   2100K .......... .......... .......... .......... .......... 20%  290M 0s
>   2150K .......... .......... .......... .......... .......... 21%  315M 0s
>   2200K .......... .......... .......... .......... .......... 21%  319M 0s
>   2250K .......... .......... .......... .......... .......... 22%  314M 0s
>   2300K .......... .......... .......... .......... .......... 22%  262M 0s
>   2350K .......... .......... .......... .......... .......... 23%  329M 0s
>   2400K .......... .......... .......... .......... .......... 23%  310M 0s
>   2450K .......... .......... .......... .......... .......... 24%  320M 0s
>   2500K .......... .......... .......... .......... .......... 24%  283M 0s
>   2550K .......... .......... .......... .......... .......... 25%  307M 0s
>   2600K .......... .......... .......... .......... .......... 25%  324M 0s
>   2650K .......... .......... .......... .......... .......... 26%  301M 0s
>   2700K .......... .......... .......... .......... .......... 26%  264M 0s
>   2750K .......... .......... .......... .......... .......... 27%  324M 0s
>   2800K .......... .......... .......... .......... .......... 27%  314M 0s
>   2850K .......... .......... .......... .......... .......... 28%  253M 0s
>   2900K .......... .......... .......... .......... .......... 28%  285M 0s
>   2950K .......... .......... .......... .......... .......... 29%  292M 0s
>   3000K .......... .......... .......... .......... .......... 29%  325M 0s
>   3050K .......... .......... .......... .......... .......... 30%  316M 0s
>   3100K .......... .......... .......... .......... .......... 30%  119M 0s
>   3150K .......... .......... .......... .......... .......... 31%  158M 0s
>   3200K .......... .......... .......... .......... .......... 31%  163M 0s
>   3250K .......... .......... .......... .......... .......... 32%  161M 0s
>   3300K .......... .......... .......... .......... .......... 32%  149M 0s
>   3350K .......... .......... .......... .......... .......... 32%  165M 0s
>   3400K .......... .......... .......... .......... .......... 33%  150M 0s
>   3450K .......... .......... .......... .......... .......... 33%  167M 0s
>   3500K .......... .......... .......... .......... .......... 34%  144M 0s
>   3550K .......... .......... .......... .......... .......... 34%  163M 0s
>   3600K .......... .......... .......... .......... .......... 35%  161M 0s
>   3650K .......... .......... .......... .......... .......... 35%  283M 0s
>   3700K .......... .......... .......... .......... .......... 36%  282M 0s
>   3750K .......... .......... .......... .......... .......... 36%  323M 0s
>   3800K .......... .......... .......... .......... .......... 37%  315M 0s
>   3850K .......... .......... .......... .......... .......... 37%  322M 0s
>   3900K .......... .......... .......... .......... .......... 38%  262M 0s
>   3950K .......... .......... .......... .......... .......... 38%  324M 0s
>   4000K .......... .......... .......... .......... .......... 39%  325M 0s
>   4050K .......... .......... .......... .......... .......... 39% 1.01M 0s
>   4100K .......... .......... .......... .......... .......... 40%  124M 0s
>   4150K .......... .......... .......... .......... .......... 40%  176M 0s
>   4200K .......... .......... .......... .......... .......... 41%  137M 0s
>   4250K .......... .......... .......... .......... .......... 41%  148M 0s
>   4300K .......... .......... .......... .......... .......... 42%  146M 0s
>   4350K .......... .......... .......... .......... .......... 42%  154M 0s
>   4400K .......... .......... .......... .......... .......... 43%  104M 0s
>   4450K .......... .......... .......... .......... .......... 43%  128M 0s
>   4500K .......... .......... .......... .......... .......... 44%  165M 0s
>   4550K .......... .......... .......... .......... .......... 44%  174M 0s
>   4600K .......... .......... .......... .......... .......... 45%  170M 0s
>   4650K .......... .......... .......... .......... .......... 45%  172M 0s
>   4700K .......... .......... .......... .......... .......... 46%  180M 0s
>   4750K .......... .......... .......... .......... .......... 46%  185M 0s
>   4800K .......... .......... .......... .......... .......... 47%  152M 0s
>   4850K .......... .......... .......... .......... .......... 47%  190M 0s
>   4900K .......... .......... .......... .......... .......... 48%  189M 0s
>   4950K .......... .......... .......... .......... .......... 48%  194M 0s
>   5000K .......... .......... .......... .......... .......... 48%  150M 0s
>   5050K .......... .......... .......... .......... .......... 49%  176M 0s
>   5100K .......... .......... .......... .......... .......... 49%  181M 0s
>   5150K .......... .......... .......... .......... .......... 50%  155M 0s
>   5200K .......... .......... .......... .......... .......... 50%  158M 0s
>   5250K .......... .......... .......... .......... .......... 51%  181M 0s
>   5300K .......... .......... .......... .......... .......... 51%  178M 0s
>   5350K .......... .......... .......... .......... .......... 52%  170M 0s
>   5400K .......... .......... .......... .......... .......... 52%  149M 0s
>   5450K .......... .......... .......... .......... .......... 53%  187M 0s
>   5500K .......... .......... .......... .......... .......... 53%  193M 0s
>   5550K .......... .......... .......... .......... .......... 54%  166M 0s
>   5600K .......... .......... .......... .......... .......... 54%  155M 0s
>   5650K .......... .......... .......... .......... .......... 55%  206M 0s
>   5700K .......... .......... .......... .......... .......... 55%  193M 0s
>   5750K .......... .......... .......... .......... .......... 56%  179M 0s
>   5800K .......... .......... .......... .......... .......... 56%  163M 0s
>   5850K .......... .......... .......... .......... .......... 57%  147M 0s
>   5900K .......... .......... .......... .......... .......... 57%  183M 0s
>   5950K .......... .......... .......... .......... .......... 58%  241M 0s
>   6000K .......... .......... .......... .......... .......... 58%  150M 0s
>   6050K .......... .......... .......... .......... .......... 59%  212M 0s
>   6100K .......... .......... .......... .......... .......... 59%  209M 0s
>   6150K .......... .......... .......... .......... .......... 60%  205M 0s
>   6200K .......... .......... .......... .......... .......... 60%  148M 0s
>   6250K .......... .......... .......... .......... .......... 61%  180M 0s
>   6300K .......... .......... .......... .......... .......... 61%  217M 0s
>   6350K .......... .......... .......... .......... .......... 62%  166M 0s
>   6400K .......... .......... .......... .......... .......... 62%  169M 0s
>   6450K .......... .......... .......... .......... .......... 63%  176M 0s
>   6500K .......... .......... .......... .......... .......... 63%  243M 0s
>   6550K .......... .......... .......... .......... .......... 64%  165M 0s
>   6600K .......... .......... .......... .......... .......... 64%  151M 0s
>   6650K .......... .......... .......... .......... .......... 64%  221M 0s
>   6700K .......... .......... .......... .......... .......... 65%  185M 0s
>   6750K .......... .......... .......... .......... .......... 65%  202M 0s
>   6800K .......... .......... .......... .......... .......... 66%  143M 0s
>   6850K .......... .......... .......... .......... .......... 66%  206M 0s
>   6900K .......... .......... .......... .......... .......... 67%  180M 0s
>   6950K .......... .......... .......... .......... .......... 67%  176M 0s
>   7000K .......... .......... .......... .......... .......... 68%  196M 0s
>   7050K .......... .......... .......... .......... .......... 68%  203M 0s
>   7100K .......... .......... .......... .......... .......... 69%  196M 0s
>   7150K .......... .......... .......... .......... .......... 69%  165M 0s
>   7200K .......... .......... .......... .......... .......... 70%  171M 0s
>   7250K .......... .......... .......... .......... .......... 70%  179M 0s
>   7300K .......... .......... .......... .......... .......... 71%  213M 0s
>   7350K .......... .......... .......... .......... .......... 71%  162M 0s
>   7400K .......... .......... .......... .......... .......... 72%  184M 0s
>   7450K .......... .......... .......... .......... .......... 72%  182M 0s
>   7500K .......... .......... .......... .......... .......... 73%  203M 0s
>   7550K .......... .......... .......... .......... .......... 73%  184M 0s
>   7600K .......... .......... .......... .......... .......... 74%  152M 0s
>   7650K .......... .......... .......... .......... .......... 74%  216M 0s
>   7700K .......... .......... .......... .......... .......... 75%  178M 0s
>   7750K .......... .......... .......... .......... .......... 75%  235M 0s
>   7800K .......... .......... .......... .......... .......... 76%  156M 0s
>   7850K .......... .......... .......... .......... .......... 76%  205M 0s
>   7900K .......... .......... .......... .......... .......... 77%  198M 0s
>   7950K .......... .......... .......... .......... .......... 77%  193M 0s
>   8000K .......... .......... .......... .......... .......... 78%  191M 0s
>   8050K .......... .......... .......... .......... .......... 78%  171M 0s
>   8100K .......... .......... .......... .......... .......... 79%  222M 0s
>   8150K .......... .......... .......... .......... .......... 79%  170M 0s
>   8200K .......... .......... .......... .......... .......... 80%  222M 0s
>   8250K .......... .......... .......... .......... .......... 80%  190M 0s
>   8300K .......... .......... .......... .......... .......... 80%  169M 0s
>   8350K .......... .......... .......... .......... .......... 81%  223M 0s
>   8400K .......... .......... .......... .......... .......... 81%  161M 0s
>   8450K .......... .......... .......... .......... .......... 82%  204M 0s
>   8500K .......... .......... .......... .......... .......... 82%  166M 0s
>   8550K .......... .......... .......... .......... .......... 83%  213M 0s
>   8600K .......... .......... .......... .......... .......... 83%  163M 0s
>   8650K .......... .......... .......... .......... .......... 84%  184M 0s
>   8700K .......... .......... .......... .......... .......... 84%  167M 0s
>   8750K .......... .......... .......... .......... .......... 85%  170M 0s
>   8800K .......... .......... .......... .......... .......... 85%  144M 0s
>   8850K .......... .......... .......... .......... .......... 86%  168M 0s
>   8900K .......... .......... .......... .......... .......... 86%  176M 0s
>   8950K .......... .......... .......... .......... .......... 87%  168M 0s
>   9000K .......... .......... .......... .......... .......... 87%  160M 0s
>   9050K .......... .......... .......... .......... .......... 88%  167M 0s
>   9100K .......... .......... .......... .......... .......... 88%  180M 0s
>   9150K .......... .......... .......... .......... .......... 89%  168M 0s
>   9200K .......... .......... .......... .......... .......... 89%  150M 0s
>   9250K .......... .......... .......... .......... .......... 90%  179M 0s
>   9300K .......... .......... .......... .......... .......... 90%  191M 0s
>   9350K .......... .......... .......... .......... .......... 91%  172M 0s
>   9400K .......... .......... .......... .......... .......... 91%  173M 0s
>   9450K .......... .......... .......... .......... .......... 92%  183M 0s
>   9500K .......... .......... .......... .......... .......... 92%  178M 0s
>   9550K .......... .......... .......... .......... .......... 93%  166M 0s
>   9600K .......... .......... .......... .......... .......... 93%  160M 0s
>   9650K .......... .......... .......... .......... .......... 94%  180M 0s
>   9700K .......... .......... .......... .......... .......... 94%  180M 0s
>   9750K .......... .......... .......... .......... .......... 95%  178M 0s
>   9800K .......... .......... .......... .......... .......... 95%  174M 0s
>   9850K .......... .......... .......... .......... .......... 96%  178M 0s
>   9900K .......... .......... .......... .......... .......... 96%  178M 0s
>   9950K .......... .......... .......... .......... .......... 96%  176M 0s
>  10000K .......... .......... .......... .......... .......... 97%  149M 0s
>  10050K .......... .......... .......... .......... .......... 97%  179M 0s
>  10100K .......... .......... .......... .......... .......... 98%  176M 0s
>  10150K .......... .......... .......... .......... .......... 98%  178M 0s
>  10200K .......... .......... .......... .......... .......... 99%  174M 0s
>  10250K .......... .......... .......... .......... .......... 99%  176M 0s
>  10300K ..........                                            100%  113M=0.1s
503c503
< 2022-04-21 10:15:18 (49.4 MB/s) - ‘delphes_events_ttbar.root’ saved [10557777/10557777]
---
> 2022-04-29 20:47:46 (76.7 MB/s) - ‘delphes_events_ttbar.root’ saved [10557777/10557777]
504a505,869
> Testing E62brr.adl:
> Using Bash Scripts
> With CMSOD
> CLA ./cms_opendata_ttbar.root CMSOD -i E62brr.adl -e 1000 -v 500
> /home/runner/work/CutLang/CutLang/runs/CLA.sh
> /home/runner/work/CutLang/CutLang/runs
> /home/runner/work/CutLang/CutLang
> Single Analysis
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./cms_opendata_ttbar.root -inp CMSOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
> Analysis run count is 1
> ~Now using CMS Open Data files.~~~~~~ beta!
> open ./cms_opendata_ttbar.root
> RetVal:1
> initialized with the chain
> ...
>  #systematic included:0
> This is BP_1
> 	 REGION/ALGO:preselection
> ==Parsing started:		 Parsing finished.==
> We have 21 CutLang Cuts, 10 CutLang objects and 0 Bins
> Systematics:0
> TRGe:0  TRGm:2
>  => 0 BP_1
> End of analysis initialization
> number of entries 1000
> starting entry 0
> Processing event 0
> Processing event 500
> Efficiencies for analysis : BP_1
> 						preselection	Based on 0 events:
>                                                                ALL :      0 +-         0 evt:        0
>                                                Size(goodMUOs) >= 1 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) == 2 :   -nan +-      -nan evt:        0
>                                                           qLL == 0 :   -nan +-      -nan evt:        0
>                                                              LEPsf :   -nan +-      -nan evt:        0
>                                                        ptLL >= 200 :   -nan +-      -nan evt:        0
>                                                Size(goodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(foodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(voodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(moodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                           Sum(Pt(goodJETs)) >= 300 :   -nan +-      -nan evt:        0
>                                                    Size(FJET) >= 1 :   -nan +-      -nan evt:        0
>                                                       mLL [] 87 95 :   -nan +-      -nan evt:        0
>                                            { goodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { goodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
>                                            { voodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { voodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(voodJETs) >= 4 ? chi2HiggsResolved ~=0 AND chi2VResolved ~=0 : ALL :   -nan +-      -nan evt:        0
> Size(Anysubfatjet)>= 1 AND Size(AnyVsubfatjet)>= 1 ? chi2HiggsBoostedFJ ~= 0 AND chi2VBoosted~=0 : ALL :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(subfatjet)<1 ? (chi2HiggsBoostedFJ < chi2HiggsResolved) AND chi2HiggsResolved<cth AND chi2VResolved>cth AND size(koodJETs) < 1 : NONE :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =   -nan % +-   -nan %
> Bins for analysis : BP_1
> saving...	saved.
> finished.
> CutLang finished successfully, now adding histograms
> hadd Target file: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root
> hadd compression setting for all output: 1
> hadd Source file 1: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_1.root
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root:/
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root:/preselection
> hadd finished successfully, now removing auxiliary files
> end CLA single
> With ATLASOD
> CLA ./atla_opendata_had_ttbar.root ATLASOD -i E62brr.adl -e 1000 -v 500
> /home/runner/work/CutLang/CutLang/runs/CLA.sh
> /home/runner/work/CutLang/CutLang/runs
> /home/runner/work/CutLang/CutLang
> Single Analysis
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./atla_opendata_had_ttbar.root -inp ATLASOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
> Analysis run count is 1
> ~Now using ATLAS Open Data files.~~~~~~ beta!
> open ./atla_opendata_had_ttbar.root
> RetVal:1
> initialized with the chain
> ...
>  #systematic included:0
> This is BP_1
> 	 REGION/ALGO:preselection
> ==Parsing started:		 Parsing finished.==
> We have 21 CutLang Cuts, 10 CutLang objects and 0 Bins
> Systematics:0
> TRGe:0  TRGm:2
>  => 0 BP_1
> End of analysis initialization
> number of entries 1000
> starting entry 0
> Processing event 0
> Processing event 500
> Efficiencies for analysis : BP_1
> 						preselection	Based on -nan events:
>                                                                ALL :   -nan +-      -nan evt:     -nan
>                                                Size(goodMUOs) >= 1 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) == 2 :   -nan +-      -nan evt:        0
>                                                           qLL == 0 :   -nan +-      -nan evt:        0
>                                                              LEPsf :   -nan +-      -nan evt:        0
>                                                        ptLL >= 200 :   -nan +-      -nan evt:        0
>                                                Size(goodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(foodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(voodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(moodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                           Sum(Pt(goodJETs)) >= 300 :   -nan +-      -nan evt:        0
>                                                    Size(FJET) >= 1 :   -nan +-      -nan evt:        0
>                                                       mLL [] 87 95 :   -nan +-      -nan evt:        0
>                                            { goodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { goodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
>                                            { voodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { voodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(voodJETs) >= 4 ? chi2HiggsResolved ~=0 AND chi2VResolved ~=0 : ALL :   -nan +-      -nan evt:        0
> Size(Anysubfatjet)>= 1 AND Size(AnyVsubfatjet)>= 1 ? chi2HiggsBoostedFJ ~= 0 AND chi2VBoosted~=0 : ALL :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(subfatjet)<1 ? (chi2HiggsBoostedFJ < chi2HiggsResolved) AND chi2HiggsResolved<cth AND chi2VResolved>cth AND size(koodJETs) < 1 : NONE :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =   -nan % +-   -nan %
> Bins for analysis : BP_1
> saving...	saved.
> finished.
> CutLang finished successfully, now adding histograms
> hadd Target file: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root
> hadd compression setting for all output: 1
> hadd Source file 1: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_1.root
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root:/
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root:/preselection
> hadd finished successfully, now removing auxiliary files
> end CLA single
> With DELPHES
> CLA ./delphes_events_ttbar.root DELPHES -i E62brr.adl -e 1000 -v 500
> /home/runner/work/CutLang/CutLang/runs/CLA.sh
> /home/runner/work/CutLang/CutLang/runs
> /home/runner/work/CutLang/CutLang
> Single Analysis
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./delphes_events_ttbar.root -inp DELPHES -BP 1 -EVT 1000 -V 500 -ST 0 -HLT
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
> Analysis run count is 1
> ~Now using Delphes files.~~~~~~ beta!
> open ./delphes_events_ttbar.root
> RetVal:1
> initialized with the chain
> ...
>  #systematic included:0
> This is BP_1
> 	 REGION/ALGO:preselection
> ==Parsing started:		 Parsing finished.==
> We have 21 CutLang Cuts, 10 CutLang objects and 0 Bins
> Systematics:0
> TRGe:0  TRGm:2
>  => 0 BP_1
> End of analysis initialization
> number of entries 1000
> Forced number of entries 1000
> starting entry 0  last:1000
> Processing event 0
> Processing event 500
> Efficiencies for analysis : BP_1
> 						preselection	Based on 0 events:
>                                                                ALL :      0 +-         0 evt:        0
>                                                Size(goodMUOs) >= 1 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) == 2 :   -nan +-      -nan evt:        0
>                                                           qLL == 0 :   -nan +-      -nan evt:        0
>                                                              LEPsf :   -nan +-      -nan evt:        0
>                                                        ptLL >= 200 :   -nan +-      -nan evt:        0
>                                                Size(goodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(foodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(voodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(moodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                           Sum(Pt(goodJETs)) >= 300 :   -nan +-      -nan evt:        0
>                                                    Size(FJET) >= 1 :   -nan +-      -nan evt:        0
>                                                       mLL [] 87 95 :   -nan +-      -nan evt:        0
>                                            { goodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { goodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
>                                            { voodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { voodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(voodJETs) >= 4 ? chi2HiggsResolved ~=0 AND chi2VResolved ~=0 : ALL :   -nan +-      -nan evt:        0
> Size(Anysubfatjet)>= 1 AND Size(AnyVsubfatjet)>= 1 ? chi2HiggsBoostedFJ ~= 0 AND chi2VBoosted~=0 : ALL :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(subfatjet)<1 ? (chi2HiggsBoostedFJ < chi2HiggsResolved) AND chi2HiggsResolved<cth AND chi2VResolved>cth AND size(koodJETs) < 1 : NONE :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =   -nan % +-   -nan %
> Bins for analysis : BP_1
> saving...	saved.
> finished.
> CutLang finished successfully, now adding histograms
> hadd Target file: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root
> hadd compression setting for all output: 1
> hadd Source file 1: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_1.root
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root:/
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-E62brr.root:/preselection
> hadd finished successfully, now removing auxiliary files
> end CLA single
> Using Python Scripts
> With CMSOD
> python3 CLA.py ./cms_opendata_ttbar.root CMSOD -i E62brr.adl -e 1000 -v 500
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
> Analysis run count is 1
> ~Now using CMS Open Data files.~~~~~~ beta!
> open ./cms_opendata_ttbar.root
> RetVal:1
> initialized with the chain
> ...
>  #systematic included:0
> This is BP_1
> 	 REGION/ALGO:preselection
> ==Parsing started:		 Parsing finished.==
> We have 21 CutLang Cuts, 10 CutLang objects and 0 Bins
> Systematics:0
> TRGe:0  TRGm:2
>  => 0 BP_1
> End of analysis initialization
> number of entries 1000
> starting entry 0
> Processing event 0
> Processing event 500
> Efficiencies for analysis : BP_1
> 						preselection	Based on -9.22478e-10 events:
>                                                                ALL : -9.225e-13 +-      -nan evt: -9.224781312e-10
>                                                Size(goodMUOs) >= 1 :     -0 +-         0 evt:        0
>                                                Size(goodMUOs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) == 2 :   -nan +-      -nan evt:        0
>                                                           qLL == 0 :   -nan +-      -nan evt:        0
>                                                              LEPsf :   -nan +-      -nan evt:        0
>                                                        ptLL >= 200 :   -nan +-      -nan evt:        0
>                                                Size(goodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(foodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(voodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(moodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                           Sum(Pt(goodJETs)) >= 300 :   -nan +-      -nan evt:        0
>                                                    Size(FJET) >= 1 :   -nan +-      -nan evt:        0
>                                                       mLL [] 87 95 :   -nan +-      -nan evt:        0
>                                            { goodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { goodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
>                                            { voodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { voodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(voodJETs) >= 4 ? chi2HiggsResolved ~=0 AND chi2VResolved ~=0 : ALL :   -nan +-      -nan evt:        0
> Size(Anysubfatjet)>= 1 AND Size(AnyVsubfatjet)>= 1 ? chi2HiggsBoostedFJ ~= 0 AND chi2VBoosted~=0 : ALL :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(subfatjet)<1 ? (chi2HiggsBoostedFJ < chi2HiggsResolved) AND chi2HiggsResolved<cth AND chi2VResolved>cth AND size(koodJETs) < 1 : NONE :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =     -0 % +-      0 %
> Bins for analysis : BP_1
> saving...	saved.
> finished.
> hadd Target file: ./histoOut-E62brr.adl.root
> hadd compression setting for all output: 1
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Target path: ./histoOut-E62brr.adl.root:/
> hadd Target path: ./histoOut-E62brr.adl.root:/preselection
> Single Analysis
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./cms_opendata_ttbar.root -inp CMSOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT 
> CutLang finished successfully, now adding histograms
> hadd finished successfully, now removing auxiliary files
> With ATLASOD
> python3 CLA.py ./atla_opendata_had_ttbar.root ATLASOD -i E62brr.adl -e 1000 -v 500
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
> Analysis run count is 1
> ~Now using ATLAS Open Data files.~~~~~~ beta!
> open ./atla_opendata_had_ttbar.root
> RetVal:1
> initialized with the chain
> ...
>  #systematic included:0
> This is BP_1
> 	 REGION/ALGO:preselection
> ==Parsing started:		 Parsing finished.==
> We have 21 CutLang Cuts, 10 CutLang objects and 0 Bins
> Systematics:0
> TRGe:0  TRGm:2
>  => 0 BP_1
> End of analysis initialization
> number of entries 1000
> starting entry 0
> Processing event 0
> Processing event 500
> Efficiencies for analysis : BP_1
> 						preselection	Based on -nan events:
>                                                                ALL :   -nan +-      -nan evt:     -nan
>                                                Size(goodMUOs) >= 1 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) == 2 :   -nan +-      -nan evt:        0
>                                                           qLL == 0 :   -nan +-      -nan evt:        0
>                                                              LEPsf :   -nan +-      -nan evt:        0
>                                                        ptLL >= 200 :   -nan +-      -nan evt:        0
>                                                Size(goodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(foodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(voodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(moodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                           Sum(Pt(goodJETs)) >= 300 :   -nan +-      -nan evt:        0
>                                                    Size(FJET) >= 1 :   -nan +-      -nan evt:        0
>                                                       mLL [] 87 95 :   -nan +-      -nan evt:        0
>                                            { goodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { goodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
>                                            { voodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { voodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(voodJETs) >= 4 ? chi2HiggsResolved ~=0 AND chi2VResolved ~=0 : ALL :   -nan +-      -nan evt:        0
> Size(Anysubfatjet)>= 1 AND Size(AnyVsubfatjet)>= 1 ? chi2HiggsBoostedFJ ~= 0 AND chi2VBoosted~=0 : ALL :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(subfatjet)<1 ? (chi2HiggsBoostedFJ < chi2HiggsResolved) AND chi2HiggsResolved<cth AND chi2VResolved>cth AND size(koodJETs) < 1 : NONE :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =   -nan % +-   -nan %
> Bins for analysis : BP_1
> saving...	saved.
> finished.
> hadd Target file: ./histoOut-E62brr.adl.root
> hadd compression setting for all output: 1
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Target path: ./histoOut-E62brr.adl.root:/
> hadd Target path: ./histoOut-E62brr.adl.root:/preselection
> Single Analysis
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./atla_opendata_had_ttbar.root -inp ATLASOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT 
> CutLang finished successfully, now adding histograms
> hadd finished successfully, now removing auxiliary files
> With DELPHES
> python3 CLA.py ./delphes_events_ttbar.root DELPHES -i E62brr.adl -e 1000 -v 500
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
> Analysis run count is 1
> ~Now using Delphes files.~~~~~~ beta!
> open ./delphes_events_ttbar.root
> RetVal:1
> initialized with the chain
> ...
>  #systematic included:0
> This is BP_1
> 	 REGION/ALGO:preselection
> ==Parsing started:		 Parsing finished.==
> We have 21 CutLang Cuts, 10 CutLang objects and 0 Bins
> Systematics:0
> TRGe:0  TRGm:2
>  => 0 BP_1
> End of analysis initialization
> number of entries 1000
> Forced number of entries 1000
> starting entry 0  last:1000
> Processing event 0
> Processing event 500
> Efficiencies for analysis : BP_1
> 						preselection	Based on 0 events:
>                                                                ALL :      0 +-         0 evt:        0
>                                                Size(goodMUOs) >= 1 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(goodMUOs) == 2 :   -nan +-      -nan evt:        0
>                                                           qLL == 0 :   -nan +-      -nan evt:        0
>                                                              LEPsf :   -nan +-      -nan evt:        0
>                                                        ptLL >= 200 :   -nan +-      -nan evt:        0
>                                                Size(goodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(foodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(voodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                                Size(moodJETs) >= 2 :   -nan +-      -nan evt:        0
>                                           Sum(Pt(goodJETs)) >= 300 :   -nan +-      -nan evt:        0
>                                                    Size(FJET) >= 1 :   -nan +-      -nan evt:        0
>                                                       mLL [] 87 95 :   -nan +-      -nan evt:        0
>                                            { goodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { goodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
>                                            { voodJETs_0 }Pt >= 100 :   -nan +-      -nan evt:        0
>                                             { voodJETs_1 }Pt >= 65 :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(voodJETs) >= 4 ? chi2HiggsResolved ~=0 AND chi2VResolved ~=0 : ALL :   -nan +-      -nan evt:        0
> Size(Anysubfatjet)>= 1 AND Size(AnyVsubfatjet)>= 1 ? chi2HiggsBoostedFJ ~= 0 AND chi2VBoosted~=0 : ALL :   -nan +-      -nan evt:        0
> Size(goodJETs) >= 4 AND Size(subfatjet)<1 ? (chi2HiggsBoostedFJ < chi2HiggsResolved) AND chi2HiggsResolved<cth AND chi2VResolved>cth AND size(koodJETs) < 1 : NONE :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =   -nan % +-   -nan %
> Bins for analysis : BP_1
> saving...	saved.
> finished.
> hadd Target file: ./histoOut-E62brr.adl.root
> hadd compression setting for all output: 1
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Target path: ./histoOut-E62brr.adl.root:/
> hadd Target path: ./histoOut-E62brr.adl.root:/preselection
> Single Analysis
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./delphes_events_ttbar.root -inp DELPHES -BP 1 -EVT 1000 -V 500 -ST 0 -HLT 
> CutLang finished successfully, now adding histograms
> hadd finished successfully, now removing auxiliary files
514c879
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
569c934
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
624c989
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
676c1041
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
727c1092
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
778c1143
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
837c1202
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
881c1246
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
925c1290
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
966c1331
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1006c1371
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1046c1411
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1097c1462
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1178c1543
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1259c1624
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1337c1702
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1400,1401c1765,1766
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
1403d1767
< hadd Target path: ./histoOut-Le6-hi.adl.root:/preselection
1404a1769
> hadd Target path: ./histoOut-Le6-hi.adl.root:/preselection
1414c1779
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1477,1478c1842,1843
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
1480d1844
< hadd Target path: ./histoOut-Le6-hi.adl.root:/preselection
1481a1846
> hadd Target path: ./histoOut-Le6-hi.adl.root:/preselection
1491c1856
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1555,1556c1920,1921
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
1558d1922
< hadd Target path: ./histoOut-Le6-hi.adl.root:/preselection
1559a1924
> hadd Target path: ./histoOut-Le6-hi.adl.root:/preselection
1573c1938
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1629c1994
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1685c2050
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1738c2103
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1790c2155
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1842c2207
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1902c2267
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1948c2313
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
1994c2359
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2037c2402
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2079c2444
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2121c2486
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2176c2541
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2268c2633
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2360c2725
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2449c2814
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2519,2521c2884,2886
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_1.root
< hadd Source file 3: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_3.root
> hadd Source file 3: ./histoOut-BP_1.root
2522a2888
> hadd Target path: ./histoOut-ex2.adl.root:/testdep
2525d2890
< hadd Target path: ./histoOut-ex2.adl.root:/testdep
2537c2902
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2607,2609c2972,2974
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_1.root
< hadd Source file 3: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_3.root
> hadd Source file 3: ./histoOut-BP_1.root
2610a2976
> hadd Target path: ./histoOut-ex2.adl.root:/testdep
2613d2978
< hadd Target path: ./histoOut-ex2.adl.root:/testdep
2625c2990
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2696,2698c3061,3063
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_1.root
< hadd Source file 3: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_3.root
> hadd Source file 3: ./histoOut-BP_1.root
2699a3065
> hadd Target path: ./histoOut-ex2.adl.root:/testdep
2702d3067
< hadd Target path: ./histoOut-ex2.adl.root:/testdep
2719c3084
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2790c3155
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2861c3226
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2929c3294
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
2982,2983c3347,3348
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
2985d3349
< hadd Target path: ./histoOut-ex3.adl.root:/test
2986a3351
> hadd Target path: ./histoOut-ex3.adl.root:/test
2996c3361
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3049,3050c3414,3415
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
3052d3416
< hadd Target path: ./histoOut-ex3.adl.root:/test
3053a3418
> hadd Target path: ./histoOut-ex3.adl.root:/test
3063c3428
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3117,3118c3482,3483
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
3120d3484
< hadd Target path: ./histoOut-ex3.adl.root:/test
3121a3486
> hadd Target path: ./histoOut-ex3.adl.root:/test
3135c3500
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3192c3557
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3249c3614
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3303c3668
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3356c3721
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3409c3774
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3475c3840
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3562c3927
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3649c4014
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3733c4098
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3798,3800c4163,4165
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_1.root
< hadd Source file 3: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_3.root
> hadd Source file 3: ./histoOut-BP_1.root
3801a4167
> hadd Target path: ./histoOut-ex5.adl.root:/testg
3804d4169
< hadd Target path: ./histoOut-ex5.adl.root:/testg
3816c4181
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3881,3883c4246,4248
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_1.root
< hadd Source file 3: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_3.root
> hadd Source file 3: ./histoOut-BP_1.root
3884a4250
> hadd Target path: ./histoOut-ex5.adl.root:/testg
3887d4252
< hadd Target path: ./histoOut-ex5.adl.root:/testg
3899c4264
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
3965,3967c4330,4332
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_1.root
< hadd Source file 3: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_3.root
> hadd Source file 3: ./histoOut-BP_1.root
3968a4334
> hadd Target path: ./histoOut-ex5.adl.root:/testg
3971d4336
< hadd Target path: ./histoOut-ex5.adl.root:/testg
3985c4350
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4033c4398
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4081c4446
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4126c4491
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4170c4535
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4214c4579
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4266c4631
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4311c4676
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4356c4721
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4398c4763
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4439c4804
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4480c4845
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4529c4894
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4581c4946
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4633c4998
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4682c5047
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4730c5095
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4778c5143
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4836c5201
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4917c5282
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
4998c5363
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5076c5441
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5140,5141c5505,5506
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
5143d5507
< hadd Target path: ./histoOut-exBin.adl.root:/test
5144a5509
> hadd Target path: ./histoOut-exBin.adl.root:/test
5153c5518
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5217,5218c5582,5583
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
5220d5584
< hadd Target path: ./histoOut-exBin.adl.root:/test
5221a5586
> hadd Target path: ./histoOut-exBin.adl.root:/test
5230c5595
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5295,5296c5660,5661
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
5298d5662
< hadd Target path: ./histoOut-exBin.adl.root:/test
5299a5664
> hadd Target path: ./histoOut-exBin.adl.root:/test
5313c5678
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5357c5722
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5401c5766
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5442c5807
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5482c5847
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5522c5887
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5570c5935
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5613c5978
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5656c6021
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5696c6061
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5735c6100
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5774c6139
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5821c6186
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5866c6231
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5911c6276
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5953c6318
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
5994c6359
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6035c6400
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6088c6453
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6195c6560
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6302c6667
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6406c6771
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6490,6493c6855,6858
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_4.root
< hadd Source file 3: ./histoOut-BP_1.root
< hadd Source file 4: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_4.root
> hadd Source file 2: ./histoOut-BP_2.root
> hadd Source file 3: ./histoOut-BP_3.root
> hadd Source file 4: ./histoOut-BP_1.root
6495d6859
< hadd Target path: ./histoOut-exD2.adl.root:/testPs
6497d6860
< hadd Target path: ./histoOut-exD2.adl.root:/testEs
6498a6862,6863
> hadd Target path: ./histoOut-exD2.adl.root:/testPs
> hadd Target path: ./histoOut-exD2.adl.root:/testEs
6509c6874
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6593,6596c6958,6961
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_4.root
< hadd Source file 3: ./histoOut-BP_1.root
< hadd Source file 4: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_4.root
> hadd Source file 2: ./histoOut-BP_2.root
> hadd Source file 3: ./histoOut-BP_3.root
> hadd Source file 4: ./histoOut-BP_1.root
6598d6962
< hadd Target path: ./histoOut-exD2.adl.root:/testPs
6600d6963
< hadd Target path: ./histoOut-exD2.adl.root:/testEs
6601a6965,6966
> hadd Target path: ./histoOut-exD2.adl.root:/testPs
> hadd Target path: ./histoOut-exD2.adl.root:/testEs
6612c6977
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6697,6700c7062,7065
< hadd Source file 1: ./histoOut-BP_3.root
< hadd Source file 2: ./histoOut-BP_4.root
< hadd Source file 3: ./histoOut-BP_1.root
< hadd Source file 4: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_4.root
> hadd Source file 2: ./histoOut-BP_2.root
> hadd Source file 3: ./histoOut-BP_3.root
> hadd Source file 4: ./histoOut-BP_1.root
6702d7066
< hadd Target path: ./histoOut-exD2.adl.root:/testPs
6704d7067
< hadd Target path: ./histoOut-exD2.adl.root:/testEs
6705a7069,7070
> hadd Target path: ./histoOut-exD2.adl.root:/testPs
> hadd Target path: ./histoOut-exD2.adl.root:/testEs
6719c7084
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6765c7130
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6811c7176
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6854c7219
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6896c7261
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6938c7303
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
6988c7353
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7032c7397
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7076c7441
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7117c7482
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7157c7522
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7197c7562
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7245c7610
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7298c7663
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7351c7716
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7401c7766
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7450c7815
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7499c7864
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7556c7921
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7608c7973
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7660c8025
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7709c8074
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7757c8122
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7805c8170
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7863c8228
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
7934c8299
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8005c8370
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8073c8438
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8127,8128c8492,8493
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
8130d8494
< hadd Target path: ./histoOut-exLoop.adl.root:/signal
8131a8496
> hadd Target path: ./histoOut-exLoop.adl.root:/signal
8140c8505
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8194,8195c8559,8560
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
8197d8561
< hadd Target path: ./histoOut-exLoop.adl.root:/signal
8198a8563
> hadd Target path: ./histoOut-exLoop.adl.root:/signal
8207c8572
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8262,8263c8627,8628
< hadd Source file 1: ./histoOut-BP_1.root
< hadd Source file 2: ./histoOut-BP_2.root
---
> hadd Source file 1: ./histoOut-BP_2.root
> hadd Source file 2: ./histoOut-BP_1.root
8265d8629
< hadd Target path: ./histoOut-exLoop.adl.root:/signal
8266a8631
> hadd Target path: ./histoOut-exLoop.adl.root:/signal
8280c8645
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8329c8694
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8378c8743
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8424c8789
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8469c8834
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8514c8879
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8567c8932
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8618c8983
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8669c9034
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8717c9082
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8764c9129
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8811c9176
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8866c9231
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8917c9282
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
8968c9333
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9016c9381
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9063c9428
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9110c9475
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9165c9530
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9212c9577
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9259c9624
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9303c9668
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9346c9711
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9389c9754
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9440c9805
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9494c9859
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9548c9913
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9599c9964
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9649c10014
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9699c10064
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9757c10122
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9804c10169
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9851c10216
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9895c10260
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9938c10303
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
9981c10346
< CLA v2.20.00	compiled on Thu Apr 21 10:15:02 UTC 2022	 
---
> CLA v2.20.00	compiled on Fri Apr 29 20:47:32 UTC 2022	 
