// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/10/2025 13:09:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	KEY,
	SW,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LED,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LED;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_ctrl|Add1~33_sumout ;
wire \vga_ctrl|Add1~10 ;
wire \vga_ctrl|Add1~5_sumout ;
wire \vga_ctrl|Add0~13_sumout ;
wire \vga_ctrl|Add0~14 ;
wire \vga_ctrl|Add0~9_sumout ;
wire \vga_ctrl|Add0~10 ;
wire \vga_ctrl|Add0~5_sumout ;
wire \vga_ctrl|Add0~6 ;
wire \vga_ctrl|Add0~1_sumout ;
wire \vga_ctrl|Add0~2 ;
wire \vga_ctrl|Add0~17_sumout ;
wire \vga_ctrl|Add0~18 ;
wire \vga_ctrl|Add0~25_sumout ;
wire \vga_ctrl|Add0~26 ;
wire \vga_ctrl|Add0~21_sumout ;
wire \vga_ctrl|Add0~22 ;
wire \vga_ctrl|Add0~37_sumout ;
wire \vga_ctrl|LessThan0~0_combout ;
wire \vga_ctrl|Add0~38 ;
wire \vga_ctrl|Add0~33_sumout ;
wire \vga_ctrl|Add0~34 ;
wire \vga_ctrl|Add0~29_sumout ;
wire \vga_ctrl|LessThan0~1_combout ;
wire \vga_ctrl|Add1~6 ;
wire \vga_ctrl|Add1~1_sumout ;
wire \vga_ctrl|LessThan1~0_combout ;
wire \vga_ctrl|Add1~2 ;
wire \vga_ctrl|Add1~17_sumout ;
wire \vga_ctrl|LessThan1~1_combout ;
wire \vga_ctrl|Add1~34 ;
wire \vga_ctrl|Add1~37_sumout ;
wire \vga_ctrl|Add1~38 ;
wire \vga_ctrl|Add1~29_sumout ;
wire \vga_ctrl|Add1~30 ;
wire \vga_ctrl|Add1~25_sumout ;
wire \vga_ctrl|Add1~26 ;
wire \vga_ctrl|Add1~21_sumout ;
wire \vga_ctrl|Add1~22 ;
wire \vga_ctrl|Add1~13_sumout ;
wire \vga_ctrl|Add1~14 ;
wire \vga_ctrl|Add1~9_sumout ;
wire \tpg|Add1~26 ;
wire \tpg|Add1~27 ;
wire \tpg|Add1~30 ;
wire \tpg|Add1~31 ;
wire \tpg|Add1~34 ;
wire \tpg|Add1~35 ;
wire \tpg|Add1~38 ;
wire \tpg|Add1~39 ;
wire \tpg|Add1~42 ;
wire \tpg|Add1~43 ;
wire \tpg|Add1~46 ;
wire \tpg|Add1~47 ;
wire \tpg|Add1~18 ;
wire \tpg|Add1~19 ;
wire \tpg|Add1~22 ;
wire \tpg|Add1~23 ;
wire \tpg|Add1~13_sumout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \tpg|Add1~17_sumout ;
wire \tpg|Add1~14 ;
wire \tpg|Add1~15 ;
wire \tpg|Add1~5_sumout ;
wire \tpg|Add1~6 ;
wire \tpg|Add1~7 ;
wire \tpg|Add1~2 ;
wire \tpg|Add1~3 ;
wire \tpg|Add1~9_sumout ;
wire \tpg|Add1~1_sumout ;
wire \tpg|Add1~21_sumout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ;
wire \vga_ctrl|hcount[1]~DUPLICATE_q ;
wire \tpg|Add1~25_sumout ;
wire \tpg|Add1~29_sumout ;
wire \tpg|Add1~33_sumout ;
wire \tpg|Add1~37_sumout ;
wire \tpg|Add1~41_sumout ;
wire \tpg|Add1~45_sumout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a75 ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ;
wire \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ;
wire \tpg|Mux7~0_combout ;
wire \tpg|Mux7~1_combout ;
wire \tpg|Mux3~0_combout ;
wire \vga_ctrl|vga_hs~0_combout ;
wire \vga_ctrl|vga_hs~1_combout ;
wire \vga_ctrl|vga_hs~2_combout ;
wire \vga_ctrl|vga_vs~0_combout ;
wire \vga_ctrl|vga_vs~1_combout ;
wire \vga_ctrl|vga_vs~2_combout ;
wire \vga_ctrl|vga_blank_n~0_combout ;
wire \vga_ctrl|vga_sync_n~combout ;
wire [9:0] \vga_ctrl|hcount ;
wire [9:0] \vga_ctrl|vcount ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w ;
wire [5:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w ;
wire [5:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w ;
wire [0:0] \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w ;
wire [3:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w ;

wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [1:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [7:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a75  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[8]),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
defparam \LED[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[9]),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
defparam \LED[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\tpg|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\tpg|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\tpg|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\tpg|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_ctrl|vga_hs~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_ctrl|vga_vs~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga_ctrl|vga_blank_n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(\vga_ctrl|vga_sync_n~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \vga_ctrl|Add1~33 (
// Equation(s):
// \vga_ctrl|Add1~33_sumout  = SUM(( \vga_ctrl|vcount [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl|Add1~34  = CARRY(( \vga_ctrl|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~33_sumout ),
	.cout(\vga_ctrl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~33 .extended_lut = "off";
defparam \vga_ctrl|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \vga_ctrl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N48
cyclonev_lcell_comb \vga_ctrl|Add1~9 (
// Equation(s):
// \vga_ctrl|Add1~9_sumout  = SUM(( \vga_ctrl|vcount [6] ) + ( GND ) + ( \vga_ctrl|Add1~14  ))
// \vga_ctrl|Add1~10  = CARRY(( \vga_ctrl|vcount [6] ) + ( GND ) + ( \vga_ctrl|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~9_sumout ),
	.cout(\vga_ctrl|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~9 .extended_lut = "off";
defparam \vga_ctrl|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N51
cyclonev_lcell_comb \vga_ctrl|Add1~5 (
// Equation(s):
// \vga_ctrl|Add1~5_sumout  = SUM(( \vga_ctrl|vcount [7] ) + ( GND ) + ( \vga_ctrl|Add1~10  ))
// \vga_ctrl|Add1~6  = CARRY(( \vga_ctrl|vcount [7] ) + ( GND ) + ( \vga_ctrl|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~5_sumout ),
	.cout(\vga_ctrl|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~5 .extended_lut = "off";
defparam \vga_ctrl|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N30
cyclonev_lcell_comb \vga_ctrl|Add0~13 (
// Equation(s):
// \vga_ctrl|Add0~13_sumout  = SUM(( \vga_ctrl|hcount [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl|Add0~14  = CARRY(( \vga_ctrl|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~13_sumout ),
	.cout(\vga_ctrl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~13 .extended_lut = "off";
defparam \vga_ctrl|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \vga_ctrl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N32
dffeas \vga_ctrl|hcount[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[0] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N33
cyclonev_lcell_comb \vga_ctrl|Add0~9 (
// Equation(s):
// \vga_ctrl|Add0~9_sumout  = SUM(( \vga_ctrl|hcount [1] ) + ( GND ) + ( \vga_ctrl|Add0~14  ))
// \vga_ctrl|Add0~10  = CARRY(( \vga_ctrl|hcount [1] ) + ( GND ) + ( \vga_ctrl|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~9_sumout ),
	.cout(\vga_ctrl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~9 .extended_lut = "off";
defparam \vga_ctrl|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N35
dffeas \vga_ctrl|hcount[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[1] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N36
cyclonev_lcell_comb \vga_ctrl|Add0~5 (
// Equation(s):
// \vga_ctrl|Add0~5_sumout  = SUM(( \vga_ctrl|hcount [2] ) + ( GND ) + ( \vga_ctrl|Add0~10  ))
// \vga_ctrl|Add0~6  = CARRY(( \vga_ctrl|hcount [2] ) + ( GND ) + ( \vga_ctrl|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~5_sumout ),
	.cout(\vga_ctrl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~5 .extended_lut = "off";
defparam \vga_ctrl|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N38
dffeas \vga_ctrl|hcount[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[2] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N39
cyclonev_lcell_comb \vga_ctrl|Add0~1 (
// Equation(s):
// \vga_ctrl|Add0~1_sumout  = SUM(( \vga_ctrl|hcount [3] ) + ( GND ) + ( \vga_ctrl|Add0~6  ))
// \vga_ctrl|Add0~2  = CARRY(( \vga_ctrl|hcount [3] ) + ( GND ) + ( \vga_ctrl|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~1_sumout ),
	.cout(\vga_ctrl|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~1 .extended_lut = "off";
defparam \vga_ctrl|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N40
dffeas \vga_ctrl|hcount[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[3] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N42
cyclonev_lcell_comb \vga_ctrl|Add0~17 (
// Equation(s):
// \vga_ctrl|Add0~17_sumout  = SUM(( \vga_ctrl|hcount [4] ) + ( GND ) + ( \vga_ctrl|Add0~2  ))
// \vga_ctrl|Add0~18  = CARRY(( \vga_ctrl|hcount [4] ) + ( GND ) + ( \vga_ctrl|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~17_sumout ),
	.cout(\vga_ctrl|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~17 .extended_lut = "off";
defparam \vga_ctrl|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N44
dffeas \vga_ctrl|hcount[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[4] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N45
cyclonev_lcell_comb \vga_ctrl|Add0~25 (
// Equation(s):
// \vga_ctrl|Add0~25_sumout  = SUM(( \vga_ctrl|hcount [5] ) + ( GND ) + ( \vga_ctrl|Add0~18  ))
// \vga_ctrl|Add0~26  = CARRY(( \vga_ctrl|hcount [5] ) + ( GND ) + ( \vga_ctrl|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~25_sumout ),
	.cout(\vga_ctrl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~25 .extended_lut = "off";
defparam \vga_ctrl|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N46
dffeas \vga_ctrl|hcount[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[5] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N48
cyclonev_lcell_comb \vga_ctrl|Add0~21 (
// Equation(s):
// \vga_ctrl|Add0~21_sumout  = SUM(( \vga_ctrl|hcount [6] ) + ( GND ) + ( \vga_ctrl|Add0~26  ))
// \vga_ctrl|Add0~22  = CARRY(( \vga_ctrl|hcount [6] ) + ( GND ) + ( \vga_ctrl|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~21_sumout ),
	.cout(\vga_ctrl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~21 .extended_lut = "off";
defparam \vga_ctrl|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N49
dffeas \vga_ctrl|hcount[6] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[6] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N51
cyclonev_lcell_comb \vga_ctrl|Add0~37 (
// Equation(s):
// \vga_ctrl|Add0~37_sumout  = SUM(( \vga_ctrl|hcount [7] ) + ( GND ) + ( \vga_ctrl|Add0~22  ))
// \vga_ctrl|Add0~38  = CARRY(( \vga_ctrl|hcount [7] ) + ( GND ) + ( \vga_ctrl|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~37_sumout ),
	.cout(\vga_ctrl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~37 .extended_lut = "off";
defparam \vga_ctrl|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N53
dffeas \vga_ctrl|hcount[7] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[7] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N3
cyclonev_lcell_comb \vga_ctrl|LessThan0~0 (
// Equation(s):
// \vga_ctrl|LessThan0~0_combout  = ( \vga_ctrl|hcount [1] & ( (\vga_ctrl|hcount [2] & (\vga_ctrl|hcount [4] & (\vga_ctrl|hcount [0] & \vga_ctrl|hcount [3]))) ) )

	.dataa(!\vga_ctrl|hcount [2]),
	.datab(!\vga_ctrl|hcount [4]),
	.datac(!\vga_ctrl|hcount [0]),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan0~0 .extended_lut = "off";
defparam \vga_ctrl|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \vga_ctrl|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \vga_ctrl|Add0~33 (
// Equation(s):
// \vga_ctrl|Add0~33_sumout  = SUM(( \vga_ctrl|hcount [8] ) + ( GND ) + ( \vga_ctrl|Add0~38  ))
// \vga_ctrl|Add0~34  = CARRY(( \vga_ctrl|hcount [8] ) + ( GND ) + ( \vga_ctrl|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~33_sumout ),
	.cout(\vga_ctrl|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~33 .extended_lut = "off";
defparam \vga_ctrl|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N56
dffeas \vga_ctrl|hcount[8] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[8] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N57
cyclonev_lcell_comb \vga_ctrl|Add0~29 (
// Equation(s):
// \vga_ctrl|Add0~29_sumout  = SUM(( \vga_ctrl|hcount [9] ) + ( GND ) + ( \vga_ctrl|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~29 .extended_lut = "off";
defparam \vga_ctrl|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N58
dffeas \vga_ctrl|hcount[9] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[9] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N24
cyclonev_lcell_comb \vga_ctrl|LessThan0~1 (
// Equation(s):
// \vga_ctrl|LessThan0~1_combout  = ( \vga_ctrl|hcount [8] & ( \vga_ctrl|hcount [9] & ( (((\vga_ctrl|hcount [6]) # (\vga_ctrl|LessThan0~0_combout )) # (\vga_ctrl|hcount [5])) # (\vga_ctrl|hcount [7]) ) ) )

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(!\vga_ctrl|hcount [5]),
	.datac(!\vga_ctrl|LessThan0~0_combout ),
	.datad(!\vga_ctrl|hcount [6]),
	.datae(!\vga_ctrl|hcount [8]),
	.dataf(!\vga_ctrl|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan0~1 .extended_lut = "off";
defparam \vga_ctrl|LessThan0~1 .lut_mask = 64'h0000000000007FFF;
defparam \vga_ctrl|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N53
dffeas \vga_ctrl|vcount[7] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[7] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N54
cyclonev_lcell_comb \vga_ctrl|Add1~1 (
// Equation(s):
// \vga_ctrl|Add1~1_sumout  = SUM(( \vga_ctrl|vcount [8] ) + ( GND ) + ( \vga_ctrl|Add1~6  ))
// \vga_ctrl|Add1~2  = CARRY(( \vga_ctrl|vcount [8] ) + ( GND ) + ( \vga_ctrl|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~1_sumout ),
	.cout(\vga_ctrl|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~1 .extended_lut = "off";
defparam \vga_ctrl|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N55
dffeas \vga_ctrl|vcount[8] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[8] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N12
cyclonev_lcell_comb \vga_ctrl|LessThan1~0 (
// Equation(s):
// \vga_ctrl|LessThan1~0_combout  = ( !\vga_ctrl|vcount [8] & ( !\vga_ctrl|vcount [7] & ( (!\vga_ctrl|vcount [5] & !\vga_ctrl|vcount [6]) ) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [5]),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [6]),
	.datae(!\vga_ctrl|vcount [8]),
	.dataf(!\vga_ctrl|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~0 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~0 .lut_mask = 64'hCC00000000000000;
defparam \vga_ctrl|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N57
cyclonev_lcell_comb \vga_ctrl|Add1~17 (
// Equation(s):
// \vga_ctrl|Add1~17_sumout  = SUM(( \vga_ctrl|vcount [9] ) + ( GND ) + ( \vga_ctrl|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~17 .extended_lut = "off";
defparam \vga_ctrl|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N59
dffeas \vga_ctrl|vcount[9] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[9] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N18
cyclonev_lcell_comb \vga_ctrl|LessThan1~1 (
// Equation(s):
// \vga_ctrl|LessThan1~1_combout  = ( \vga_ctrl|vcount [9] & ( \vga_ctrl|vcount [4] ) ) # ( \vga_ctrl|vcount [9] & ( !\vga_ctrl|vcount [4] & ( (!\vga_ctrl|LessThan1~0_combout ) # ((\vga_ctrl|vcount [2] & \vga_ctrl|vcount [3])) ) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|LessThan1~0_combout ),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(!\vga_ctrl|vcount [3]),
	.datae(!\vga_ctrl|vcount [9]),
	.dataf(!\vga_ctrl|vcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~1 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~1 .lut_mask = 64'h0000CCCF0000FFFF;
defparam \vga_ctrl|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N32
dffeas \vga_ctrl|vcount[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[0] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N33
cyclonev_lcell_comb \vga_ctrl|Add1~37 (
// Equation(s):
// \vga_ctrl|Add1~37_sumout  = SUM(( \vga_ctrl|vcount [1] ) + ( GND ) + ( \vga_ctrl|Add1~34  ))
// \vga_ctrl|Add1~38  = CARRY(( \vga_ctrl|vcount [1] ) + ( GND ) + ( \vga_ctrl|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~37_sumout ),
	.cout(\vga_ctrl|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~37 .extended_lut = "off";
defparam \vga_ctrl|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N35
dffeas \vga_ctrl|vcount[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[1] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N36
cyclonev_lcell_comb \vga_ctrl|Add1~29 (
// Equation(s):
// \vga_ctrl|Add1~29_sumout  = SUM(( \vga_ctrl|vcount [2] ) + ( GND ) + ( \vga_ctrl|Add1~38  ))
// \vga_ctrl|Add1~30  = CARRY(( \vga_ctrl|vcount [2] ) + ( GND ) + ( \vga_ctrl|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~29_sumout ),
	.cout(\vga_ctrl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~29 .extended_lut = "off";
defparam \vga_ctrl|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N38
dffeas \vga_ctrl|vcount[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[2] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N39
cyclonev_lcell_comb \vga_ctrl|Add1~25 (
// Equation(s):
// \vga_ctrl|Add1~25_sumout  = SUM(( \vga_ctrl|vcount [3] ) + ( GND ) + ( \vga_ctrl|Add1~30  ))
// \vga_ctrl|Add1~26  = CARRY(( \vga_ctrl|vcount [3] ) + ( GND ) + ( \vga_ctrl|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~25_sumout ),
	.cout(\vga_ctrl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~25 .extended_lut = "off";
defparam \vga_ctrl|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N40
dffeas \vga_ctrl|vcount[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[3] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N42
cyclonev_lcell_comb \vga_ctrl|Add1~21 (
// Equation(s):
// \vga_ctrl|Add1~21_sumout  = SUM(( \vga_ctrl|vcount [4] ) + ( GND ) + ( \vga_ctrl|Add1~26  ))
// \vga_ctrl|Add1~22  = CARRY(( \vga_ctrl|vcount [4] ) + ( GND ) + ( \vga_ctrl|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~21_sumout ),
	.cout(\vga_ctrl|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~21 .extended_lut = "off";
defparam \vga_ctrl|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N44
dffeas \vga_ctrl|vcount[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[4] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N45
cyclonev_lcell_comb \vga_ctrl|Add1~13 (
// Equation(s):
// \vga_ctrl|Add1~13_sumout  = SUM(( \vga_ctrl|vcount [5] ) + ( GND ) + ( \vga_ctrl|Add1~22  ))
// \vga_ctrl|Add1~14  = CARRY(( \vga_ctrl|vcount [5] ) + ( GND ) + ( \vga_ctrl|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~13_sumout ),
	.cout(\vga_ctrl|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~13 .extended_lut = "off";
defparam \vga_ctrl|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N47
dffeas \vga_ctrl|vcount[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[5] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N49
dffeas \vga_ctrl|vcount[6] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[6] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N0
cyclonev_lcell_comb \tpg|Add1~25 (
// Equation(s):
// \tpg|Add1~25_sumout  = SUM(( !\vga_ctrl|hcount [7] $ (!\vga_ctrl|vcount [0]) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add1~26  = CARRY(( !\vga_ctrl|hcount [7] $ (!\vga_ctrl|vcount [0]) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add1~27  = SHARE((\vga_ctrl|hcount [7] & \vga_ctrl|vcount [0]))

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [7]),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add1~25_sumout ),
	.cout(\tpg|Add1~26 ),
	.shareout(\tpg|Add1~27 ));
// synopsys translate_off
defparam \tpg|Add1~25 .extended_lut = "off";
defparam \tpg|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N3
cyclonev_lcell_comb \tpg|Add1~29 (
// Equation(s):
// \tpg|Add1~29_sumout  = SUM(( !\vga_ctrl|vcount [1] $ (!\vga_ctrl|hcount [8]) ) + ( \tpg|Add1~27  ) + ( \tpg|Add1~26  ))
// \tpg|Add1~30  = CARRY(( !\vga_ctrl|vcount [1] $ (!\vga_ctrl|hcount [8]) ) + ( \tpg|Add1~27  ) + ( \tpg|Add1~26  ))
// \tpg|Add1~31  = SHARE((\vga_ctrl|vcount [1] & \vga_ctrl|hcount [8]))

	.dataa(!\vga_ctrl|vcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~26 ),
	.sharein(\tpg|Add1~27 ),
	.combout(),
	.sumout(\tpg|Add1~29_sumout ),
	.cout(\tpg|Add1~30 ),
	.shareout(\tpg|Add1~31 ));
// synopsys translate_off
defparam \tpg|Add1~29 .extended_lut = "off";
defparam \tpg|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \tpg|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N6
cyclonev_lcell_comb \tpg|Add1~33 (
// Equation(s):
// \tpg|Add1~33_sumout  = SUM(( !\vga_ctrl|vcount [2] $ (!\vga_ctrl|vcount [0] $ (\vga_ctrl|hcount [9])) ) + ( \tpg|Add1~31  ) + ( \tpg|Add1~30  ))
// \tpg|Add1~34  = CARRY(( !\vga_ctrl|vcount [2] $ (!\vga_ctrl|vcount [0] $ (\vga_ctrl|hcount [9])) ) + ( \tpg|Add1~31  ) + ( \tpg|Add1~30  ))
// \tpg|Add1~35  = SHARE((!\vga_ctrl|vcount [2] & (\vga_ctrl|vcount [0] & \vga_ctrl|hcount [9])) # (\vga_ctrl|vcount [2] & ((\vga_ctrl|hcount [9]) # (\vga_ctrl|vcount [0]))))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [2]),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(!\vga_ctrl|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~30 ),
	.sharein(\tpg|Add1~31 ),
	.combout(),
	.sumout(\tpg|Add1~33_sumout ),
	.cout(\tpg|Add1~34 ),
	.shareout(\tpg|Add1~35 ));
// synopsys translate_off
defparam \tpg|Add1~33 .extended_lut = "off";
defparam \tpg|Add1~33 .lut_mask = 64'h0000033F00003CC3;
defparam \tpg|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N9
cyclonev_lcell_comb \tpg|Add1~37 (
// Equation(s):
// \tpg|Add1~37_sumout  = SUM(( !\vga_ctrl|vcount [1] $ (!\vga_ctrl|vcount [3]) ) + ( \tpg|Add1~35  ) + ( \tpg|Add1~34  ))
// \tpg|Add1~38  = CARRY(( !\vga_ctrl|vcount [1] $ (!\vga_ctrl|vcount [3]) ) + ( \tpg|Add1~35  ) + ( \tpg|Add1~34  ))
// \tpg|Add1~39  = SHARE((\vga_ctrl|vcount [1] & \vga_ctrl|vcount [3]))

	.dataa(!\vga_ctrl|vcount [1]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~34 ),
	.sharein(\tpg|Add1~35 ),
	.combout(),
	.sumout(\tpg|Add1~37_sumout ),
	.cout(\tpg|Add1~38 ),
	.shareout(\tpg|Add1~39 ));
// synopsys translate_off
defparam \tpg|Add1~37 .extended_lut = "off";
defparam \tpg|Add1~37 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N12
cyclonev_lcell_comb \tpg|Add1~41 (
// Equation(s):
// \tpg|Add1~41_sumout  = SUM(( !\vga_ctrl|vcount [2] $ (!\vga_ctrl|vcount [4]) ) + ( \tpg|Add1~39  ) + ( \tpg|Add1~38  ))
// \tpg|Add1~42  = CARRY(( !\vga_ctrl|vcount [2] $ (!\vga_ctrl|vcount [4]) ) + ( \tpg|Add1~39  ) + ( \tpg|Add1~38  ))
// \tpg|Add1~43  = SHARE((\vga_ctrl|vcount [2] & \vga_ctrl|vcount [4]))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [2]),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~38 ),
	.sharein(\tpg|Add1~39 ),
	.combout(),
	.sumout(\tpg|Add1~41_sumout ),
	.cout(\tpg|Add1~42 ),
	.shareout(\tpg|Add1~43 ));
// synopsys translate_off
defparam \tpg|Add1~41 .extended_lut = "off";
defparam \tpg|Add1~41 .lut_mask = 64'h00000033000033CC;
defparam \tpg|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N15
cyclonev_lcell_comb \tpg|Add1~45 (
// Equation(s):
// \tpg|Add1~45_sumout  = SUM(( !\vga_ctrl|vcount [5] $ (!\vga_ctrl|vcount [3]) ) + ( \tpg|Add1~43  ) + ( \tpg|Add1~42  ))
// \tpg|Add1~46  = CARRY(( !\vga_ctrl|vcount [5] $ (!\vga_ctrl|vcount [3]) ) + ( \tpg|Add1~43  ) + ( \tpg|Add1~42  ))
// \tpg|Add1~47  = SHARE((\vga_ctrl|vcount [5] & \vga_ctrl|vcount [3]))

	.dataa(!\vga_ctrl|vcount [5]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~42 ),
	.sharein(\tpg|Add1~43 ),
	.combout(),
	.sumout(\tpg|Add1~45_sumout ),
	.cout(\tpg|Add1~46 ),
	.shareout(\tpg|Add1~47 ));
// synopsys translate_off
defparam \tpg|Add1~45 .extended_lut = "off";
defparam \tpg|Add1~45 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N18
cyclonev_lcell_comb \tpg|Add1~17 (
// Equation(s):
// \tpg|Add1~17_sumout  = SUM(( !\vga_ctrl|vcount [4] $ (!\vga_ctrl|vcount [6]) ) + ( \tpg|Add1~47  ) + ( \tpg|Add1~46  ))
// \tpg|Add1~18  = CARRY(( !\vga_ctrl|vcount [4] $ (!\vga_ctrl|vcount [6]) ) + ( \tpg|Add1~47  ) + ( \tpg|Add1~46  ))
// \tpg|Add1~19  = SHARE((\vga_ctrl|vcount [4] & \vga_ctrl|vcount [6]))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [4]),
	.datac(!\vga_ctrl|vcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~46 ),
	.sharein(\tpg|Add1~47 ),
	.combout(),
	.sumout(\tpg|Add1~17_sumout ),
	.cout(\tpg|Add1~18 ),
	.shareout(\tpg|Add1~19 ));
// synopsys translate_off
defparam \tpg|Add1~17 .extended_lut = "off";
defparam \tpg|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N21
cyclonev_lcell_comb \tpg|Add1~21 (
// Equation(s):
// \tpg|Add1~21_sumout  = SUM(( !\vga_ctrl|vcount [5] $ (!\vga_ctrl|vcount [7]) ) + ( \tpg|Add1~19  ) + ( \tpg|Add1~18  ))
// \tpg|Add1~22  = CARRY(( !\vga_ctrl|vcount [5] $ (!\vga_ctrl|vcount [7]) ) + ( \tpg|Add1~19  ) + ( \tpg|Add1~18  ))
// \tpg|Add1~23  = SHARE((\vga_ctrl|vcount [5] & \vga_ctrl|vcount [7]))

	.dataa(!\vga_ctrl|vcount [5]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~18 ),
	.sharein(\tpg|Add1~19 ),
	.combout(),
	.sumout(\tpg|Add1~21_sumout ),
	.cout(\tpg|Add1~22 ),
	.shareout(\tpg|Add1~23 ));
// synopsys translate_off
defparam \tpg|Add1~21 .extended_lut = "off";
defparam \tpg|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N24
cyclonev_lcell_comb \tpg|Add1~13 (
// Equation(s):
// \tpg|Add1~13_sumout  = SUM(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount [8]) ) + ( \tpg|Add1~23  ) + ( \tpg|Add1~22  ))
// \tpg|Add1~14  = CARRY(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount [8]) ) + ( \tpg|Add1~23  ) + ( \tpg|Add1~22  ))
// \tpg|Add1~15  = SHARE((\vga_ctrl|vcount [6] & \vga_ctrl|vcount [8]))

	.dataa(!\vga_ctrl|vcount [6]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~22 ),
	.sharein(\tpg|Add1~23 ),
	.combout(),
	.sumout(\tpg|Add1~13_sumout ),
	.cout(\tpg|Add1~14 ),
	.shareout(\tpg|Add1~15 ));
// synopsys translate_off
defparam \tpg|Add1~13 .extended_lut = "off";
defparam \tpg|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X33_Y69_N25
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N0
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N1
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N27
cyclonev_lcell_comb \tpg|Add1~5 (
// Equation(s):
// \tpg|Add1~5_sumout  = SUM(( !\vga_ctrl|vcount [7] $ (!\vga_ctrl|vcount [9]) ) + ( \tpg|Add1~15  ) + ( \tpg|Add1~14  ))
// \tpg|Add1~6  = CARRY(( !\vga_ctrl|vcount [7] $ (!\vga_ctrl|vcount [9]) ) + ( \tpg|Add1~15  ) + ( \tpg|Add1~14  ))
// \tpg|Add1~7  = SHARE((\vga_ctrl|vcount [7] & \vga_ctrl|vcount [9]))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [7]),
	.datac(!\vga_ctrl|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~14 ),
	.sharein(\tpg|Add1~15 ),
	.combout(),
	.sumout(\tpg|Add1~5_sumout ),
	.cout(\tpg|Add1~6 ),
	.shareout(\tpg|Add1~7 ));
// synopsys translate_off
defparam \tpg|Add1~5 .extended_lut = "off";
defparam \tpg|Add1~5 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N30
cyclonev_lcell_comb \tpg|Add1~1 (
// Equation(s):
// \tpg|Add1~1_sumout  = SUM(( \vga_ctrl|vcount [8] ) + ( \tpg|Add1~7  ) + ( \tpg|Add1~6  ))
// \tpg|Add1~2  = CARRY(( \vga_ctrl|vcount [8] ) + ( \tpg|Add1~7  ) + ( \tpg|Add1~6  ))
// \tpg|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~6 ),
	.sharein(\tpg|Add1~7 ),
	.combout(),
	.sumout(\tpg|Add1~1_sumout ),
	.cout(\tpg|Add1~2 ),
	.shareout(\tpg|Add1~3 ));
// synopsys translate_off
defparam \tpg|Add1~1 .extended_lut = "off";
defparam \tpg|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N33
cyclonev_lcell_comb \tpg|Add1~9 (
// Equation(s):
// \tpg|Add1~9_sumout  = SUM(( \vga_ctrl|vcount [9] ) + ( \tpg|Add1~3  ) + ( \tpg|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~2 ),
	.sharein(\tpg|Add1~3 ),
	.combout(),
	.sumout(\tpg|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add1~9 .extended_lut = "off";
defparam \tpg|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N24
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout  = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~21_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~13_sumout  & (!\tpg|Add1~5_sumout  & !\tpg|Add1~9_sumout ))) 
// ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~13_sumout ),
	.datac(!\tpg|Add1~5_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N34
dffeas \vga_ctrl|hcount[1]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X33_Y69_N28
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y68_N1
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N18
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3] = ( !\tpg|Add1~17_sumout  & ( \tpg|Add1~21_sumout  & ( (\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .lut_mask = 64'h0000000004000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N30
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3] = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~5_sumout  & ( (\tpg|Add1~21_sumout  & (!\tpg|Add1~17_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .lut_mask = 64'h0000000040000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFE0F0E0FC3FE1F87FF830FE383E1C31FEFFF8783F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F861FC3FE1FC200030FE387F0C3001E000307F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F863FC3FE1FC200030FE387F0C3000E00030FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F86";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "1FC3FE1FC200030FE387F0C3800600020FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F861FC3FE1F871FC387E387E1C3C3861FC21FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F860703FE0F070707838383C1C3CF8707061FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F870003FE000F800780038001C380078007";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "0FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F878003FE001FC00FC0038003C3800FC00F0FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F87E043FE003FF03FF023880FC7E03FE03F03F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE1FFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE1FFFFFFFFFFFFFFFC3FFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE1FFFFFFFFFFFFFFFC3FFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE1FFFFFFFFFFFFFFFC3FFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N39
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout  = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~5_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~9_sumout  & (!\tpg|Add1~1_sumout  & \tpg|Add1~13_sumout ))) ) 
// ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "007FE0000007F8000007F03FFFE07F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFF000000FF8000007F03FFFE07F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFE00003FF8000007F03FFFE07FC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFC001FFF8000007F03FFFE07FF8";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N0
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h20252A2F70757A7F;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N0
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( \tpg|Add1~5_sumout  & ( !\tpg|Add1~17_sumout  & ( (!\tpg|Add1~13_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~1_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h0000800000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFF00003FF0000007F03FFFE07FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFC000007F0000007F03FFFE07F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FF0000001F0000007F03FFFE07E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FE0000000F0000007F03FFFE07E000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FC0000000F0000007F03FFFE07E000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF803FFC00F803FFC00FFFFFE07F03FFFE07F03FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF81F80FFFF81FFFFFE07F03FFFE07F9FFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFE3F81FFFFE3FFFFFE07F03FFFE07FFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFF01FFFFFFFFFFFE07F03FFFE07FFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFF01FFFFFFFFFFFE07F03FFFE07FFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFF00FFFFFFFFFFFE07F03FFFE07FFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803E003FF803E003FFFFFFE07F03FFFE07FFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N36
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout  = ( !\tpg|Add1~9_sumout  & ( \tpg|Add1~13_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~1_sumout  & (!\tpg|Add1~5_sumout  & !\tpg|Add1~21_sumout ))) 
// ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~5_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(!\tpg|Add1~9_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N36
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3] = ( \tpg|Add1~5_sumout  & ( !\tpg|Add1~21_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .lut_mask = 64'h0000080000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "0E00061FC7800780003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E1F870FC307C3F8E1C7F0E0003FE0FC30FE383E1FF0FC3F0E0F861FC70FC307F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E1FC31FC30FC3F8E1C7F0E0003FE1FC30FE381E1FF0FC3F0E0F861FC70FC30FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E1FC31FE30FE3F8E1C7F0F0F87FE1FC30FE38001FF0FC3F0E00061FC61FE30FFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E1FC31FC30FE3F8E1C7F0F0F87FE1FC30FE38003FF0FC3F0E000E1FC61FE30001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E1F871FC30FE3F0E1C3F0F870FFE1FC30FC3C41FFF87C3F0E107E1FC70FC380007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E0E0F0707830FE3C0E1C1E0F870FFE07838383C1F3FF8380E0F0F9F07070783C0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E000F00070FE300E1E000FC21FFE00078003C003FF800000F000F00078007E0103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E001F000F0FE300E1F000FC21FFE000FC003E003FFC00000F800F8007C00FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00E003F103F8FE318E1F810FE03FFE103FF023F80FFFF03C10FE03FE047F03FE7F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFF0E1FFF1FFFFFFFFFFFFFFFFE03FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E1FFF1FFFFFFFFFE1FFFFFF07FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E1FFF1FFFFFFFFFE1FFFFFF07FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E1FFF1FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N30
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3] = ( !\tpg|Add1~21_sumout  & ( !\tpg|Add1~1_sumout  & ( (!\tpg|Add1~5_sumout  & (!\tpg|Add1~17_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .lut_mask = 64'h8000000000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N30
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N19
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N8
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N51
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3] = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~1_sumout  & ( (\tpg|Add1~13_sumout  & (!\tpg|Add1~9_sumout  & (!\tpg|Add1~5_sumout  & \tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~5_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .lut_mask = 64'h0000004000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FF8000000FFE000007F03FFFE07FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007F80000007FE000007F03FFFE07FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FC0000003FE000007F03FFFE07FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FE0000001FE000007F00000007FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FF8000001FE000007F00000007FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF01FFF07FF01FFFFFE07F00000007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFF81FFFFFE07F00000007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFF81FFFFFE07F00000007FFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF01FFDFFFF01FFFFFE07F00000007FFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFE01FF83FFE01FFFFFE07F03FFFE07F87FF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800E001FF800E001F8000007F03FFFE07F8020007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FF0000003F8000007F03FFFE07F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N6
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3] = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~5_sumout  & ( (\tpg|Add1~17_sumout  & (\tpg|Add1~21_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .lut_mask = 64'h0000000010000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "E1FFFFFF8FFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E3FFF1FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FDFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFF9FFFFFCFFF9FFFFFF87FFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FC003FE001F801F0FE38007C3C00F801FF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001F8003FE000F800F0FE38003C38007800FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F0003FE000780070FE38001C3020780078001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N54
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3] = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~5_sumout  & ( (\tpg|Add1~13_sumout  & (\tpg|Add1~21_sumout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .lut_mask = 64'h0000000001000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N45
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3] = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~9_sumout  & ( (!\tpg|Add1~13_sumout  & (!\tpg|Add1~1_sumout  & (!\tpg|Add1~5_sumout  & \tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~5_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .lut_mask = 64'h0000008000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N42
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .lut_mask = 64'h05220577AF22AF77;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N30
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = ( \tpg|Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y73_N31
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N42
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N43
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N3
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3] = ( \tpg|Add1~17_sumout  & ( !\tpg|Add1~5_sumout  & ( (!\tpg|Add1~13_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .lut_mask = 64'h0000800000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N15
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~5_sumout  & ( (\tpg|Add1~17_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .lut_mask = 64'h0000000040000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N12
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3] = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~13_sumout  & ( (\tpg|Add1~17_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~1_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .lut_mask = 64'h0000000040000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N21
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~17_sumout  & ( (\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & (!\tpg|Add1~1_sumout  & \tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .lut_mask = 64'h0000000000400000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFEFFFE7FFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFEFFFFFFFF9FFFFFFFFFFFEFFFFFFFCFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E001F000F000FF8E1C7F087FE1FE001F0FE38003FF0FC3F0E000E1FC7E01FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E000F00070007F8E1C7F0C3FE1FE00070FE38001FF0FC3F0E000E1FC78007C0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0E000700070003F8E1C7F0C0001FE00070FE38001FF0FC3F";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N6
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h447744770C0C3F3F;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N48
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  & 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .lut_mask = 64'h3030505F3F3F505F;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N32
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N55
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N9
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3] = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~17_sumout  & (\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .lut_mask = 64'h0000000010000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFF7FFFFFFFFEFFEFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFEFFFFFFFFFF7F3FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF7EF9FFFFFF9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFBE44FFFFFF227FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFDFFFFFFFFFFBFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFDFFFBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFBFFFBFFFFDF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF3FFFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFC000FFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N33
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3] = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~21_sumout  & (!\tpg|Add1~17_sumout  & (!\tpg|Add1~9_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .lut_mask = 64'h0000000040000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFE3C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF8FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFE7BFFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DFFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N42
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~17_sumout  & ( (!\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & (!\tpg|Add1~21_sumout  & \tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .lut_mask = 64'h0000000000800000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8DFFB17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N27
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~13_sumout  & (!\tpg|Add1~9_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~13_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .lut_mask = 64'h0000000080000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF1FFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N24
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N48
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~5_sumout  & (\tpg|Add1~17_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .lut_mask = 64'h0000000001000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y78_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001DFFFFFFFFFFFFFFFFB8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFEDFFFFFFFFFFFFFFFFB7FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEEFFFFFFFFFFFFFFFF77FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFF77FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFEEFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFBDFFFFFFFFFFFFFFBDFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFDEFFFFFFFFFFFFFF7BFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFEF7FFFFFFFFFFFFEF7FFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF7BFFFFFFFFFFFFDEFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFBDFFFFFFFFFFFFBDFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFDEFFFFFFFFFFFF7BFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N57
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3] = ( !\tpg|Add1~17_sumout  & ( \tpg|Add1~13_sumout  & ( (\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~1_sumout  & !\tpg|Add1~21_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .lut_mask = 64'h0000000004000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEEFFFFFFFFFFFF77FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF77FFFFFFFFFFEEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF77FFFFFFFFFFEEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBBFFFFFFFFFFDDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001DFFFFFFFFFFFDBFFFFFFFFFFDBFFFFFFFFFFFFB8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFDDFFFFFFFFFFFDDFFFFFFFFFFBBFFFFFFFFFFFFBBFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFDDFFFFFFFFFFBBFFFFFFFFFFFF77FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFDDFFFFFFFFFFBBFFFFFFFFFFFEF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF7BFFFFFFFFFFDE7FFFFFFFFE7BFFFFFFFFFFFDEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFBDF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFBFBFFFFFFFFDF7FFFFFFFFFFFBDFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFDEFFFFFFFFFF7FDFFFFFFFFBEFFFFFFFFFFFF7BFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFCF7FFFFFFFFEFFDFFFFFFFFBEFFFFFFFFFFFEF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFEFFDFFFFFFFFBF7FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N0
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3] = ( \tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~5_sumout  & (\tpg|Add1~17_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .lut_mask = 64'h0000000000000100;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N24
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3] = ( \tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~5_sumout  & (!\tpg|Add1~17_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .lut_mask = 64'h0000000000000400;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF3FFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N12
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N48
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3] = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~13_sumout  & ( (\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & (!\tpg|Add1~17_sumout  & \tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .lut_mask = 64'h0000000000400000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FFEFFFFFFFFFFFFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFF7FFFFFBFFFFFBFFFFDFFFFFEFFFFFF7FFFFFBFFFFDFFFEFFFFFFFFFFFEEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFF0FFFFFFC3FFFFBFFFFDFFFFFEFFFFFF7FFFFFBFFFFDFFFDFBFFFFFFFFFEEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFF7FFFFFFFBFFFFBFFFFDFFFFC0FFFFFF43FFFF7FFFFFFFFDF3FFFFFFFFFDFFFFFFBFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFC7FFFFFFF8FFFFBFFFFDFFFF7FFFFFFFFEFFFF7FFFFEFFFDF3FFFFFFFFFBEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF7FFBFFFFFFFFF7FFF7FFFFEFFFEFFFFFFFFFF7FFF7FFFFEFFFDEBFFFFFFFFF7EFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFBFFFFFFFFF7FFF7FFFFEFFFEFFFFFFFFFF7FFF7FFFFEFFFFEFFFFFFFFFEFF7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFF7FFEFFFFFF7FFEFFFFFFFFFF7FFF7FFFFEFFFEFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFBFFFFFFFFF7FFEFFFFFF7FFF7FFFFFFFFEFFC0FFFFFF03FED7FFFFFFFFBFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FFFBFFFFFFFFF7FFFFFFFFFFFFF8FFFFFFFF1FFBFFFFFFFFDFF57FFFFFFFFFFFCFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFE7FEFFFFBFFFFFFFFF7FFDFFFFFFBFFFEFFFFFFFF7FFBFFFFFFFFDFF17FFFFFFFF7FFF7FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E3FFFFBFFFFFFFFF7FFDFFFFFFBFFFEFFFFFFFF7FFBFFFFFFFFDFFBFEFFFFFFEFFFFC61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFF7FFBFFFFFFDFFFE7FFFFFFE7FFDFFFFFFFFBFFFFCFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N57
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3] = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~13_sumout  & (\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & \tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .lut_mask = 64'h0000000000100000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FCFFFFFEFFFFFFDFFFEFFFFFFFF7FFFFBFFFFDFFFFFFDFFFFBFFEFF3FFFFBFFC7FFF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCFFFFFEFFFFFFDFFFEFFFFFFFF7FFFFBFFFFDFFFFFFDFFFFBFFEFC7FFFF7FF3DFFF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFFFFFFDFFFF7FFFFFFE7FFFFBFFFFFFFFFFFDFFFFBFFEFBFFFFEFFEFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFDFFFF9FFFFFF9FFFFFFFFFFFFFFFFFDFFFFBFFEF6FFFFEFFFFDFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFDFFFFFFFFFFFBFFFFF7FFFFEFFFFFFDFFFFBFFEEDFFFFDFFDFF1FBFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFDFFFFFFFFFFFBFFFFF7FFFFEFFFFFFDFFFFBFFEDDFFFFDFFBF9FF7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFEFFFFF7FFFFFFFFFFDFFFFE1FFFF87FFFFF7FFFFEFFFFFFDFFFFBFFFBBFFFFDFE7FFEEFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFDFFFFFDFFFFBFFFFFF7FFFFEFFFFFFFFFFFBFFF3BFFFFE01FFFEEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFDFFFFBFFFFFF7FFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFEEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFFEFFFFFFDFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FDFFFFBFFFFFF7FFFFEFFFFFFBFFFFDFFFF7FFFFFFFFFFEEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFDFFFFFFEFFFFFDFFFFBFFFFFF7FFFFEFFFFFFBFFFFDFFFFFFFFFFFFFFFEEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFDFFFFFFEFFFFFDFFFFBFFFFFFFFFFFF7FFFFFBFFFFDFFFEFFFFFFFFFFFFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFCFFFFFFCFFFFF9FFFF9FFFFFEFFFFFF7FFFFFBFFFFDF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N48
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3] = ( \tpg|Add1~1_sumout  & ( !\tpg|Add1~21_sumout  & ( (\tpg|Add1~13_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .lut_mask = 64'h0000040000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "BFFFFFFDFFFFEFFFFFF7FFFE7FFFFFFE7FFFBCFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFABFFF17F7FFBFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFBCFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBBFFF77F7FFFFFEBFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBCFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBBFFF77F7FF7FFDBFFEFFFFFFFFFFFFFFFF87FFFFE1";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFFFBCFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBBFFF77F7FF7FFFBFFEFFFFFFFFFFFFFFFFF7FFFFEFFFFFDD7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBBFFF77F7FF7FFBBFFEFFFFFFFFFFEFFFFFF7FFFFEFFFFFED7FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBBFFF77F7FF7FFB7FFEFFFFEFFFFFF7FFFFF7FFFFEFFFFFF17FFFF7FFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC078000F807FF7FF77FFEFFFFDFFFFFFBFFFFF7FFFFEFFFFFFDBFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF7FFFEFFFFDFFFFFFBFFFFF7FFFFEFFFFFFFBFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFEFFFFFF7FFFFE7FFFFE7FFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEEFFFDFFFFEFFFFFF7FFFFEFFFFFF7FFFFFFE3FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEDFFFDFFFFEFFFFFFFFFFFE7FFFFE7FFFFFFFC1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDFFFBFFFFDFFFFFFBFFFFFBFFFFDFFFFFFFFFF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N45
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3] = ( !\tpg|Add1~17_sumout  & ( \tpg|Add1~13_sumout  & ( (!\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~1_sumout  & !\tpg|Add1~21_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .lut_mask = 64'h0000000008000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDBFFFBFFFFDFFFFFFBFFFFFBFFFFDFFFFFFFFFFCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBBFFF7FFFFBFFFFFFDFFFFFBFFFFDFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFEFFFFFBFFFFFFDFFFFFBFFFFDFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "FF77FFEFFFFFFFFFFFFFFFFFFBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB77FFDFFFFF7FFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FFFBFFFFF7FFFFFFEFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF7FFFFEFFFFFFFF7FFFF7FFFFEF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFEFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF9FFFFFFFFFFFFFFFFFFEFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF7FFFFFDFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFDFFFFFFFFBFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFBFFFFFFFFDFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFBFFFFFFFFDFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N0
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .lut_mask = 64'h00275527AA27FF27;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N45
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3] = ( \tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (!\tpg|Add1~13_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~17_sumout  & \tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .lut_mask = 64'h0000000000000008;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FEEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBBFFFFFFFFDFFEFFFFFFFF7FBFFFFFFFFFFDDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFF7FDFFFFFFFFFFBBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000EFFFFFFFFFFFFDDFFFFFFFFBFFEFFFFFFFF7FDFFFFFFFFFFBBFFFFFFFFFFF7000000007FFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEFFFFFFFFFFFFDDFFFFFFFFBFFF7FFFFFFEFFEFFFFFFFFFF77FFFFFFFFFFF77FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF6FFFFFFFFFFFFDDFFFFFFFFBFFF7FFFFFFEFFEFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF7FFFFFFFFFFFFDE7FFFFFFE7FFF7FFFFFFEFFF7FFFFFFFFEEFFFFFFFFFFFF6FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF77FFFFFFFFFFFBFBFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFEEFFFFFFFFFFFEEFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFBBFFFFFFFFFFF7FDFFFFFFBFFFFBFFFFFFDFFF7FFFFFFFFEFFFFFFFFFFFFEEFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFBDFFFFFFFFFFEFFDFFFFFFBFFFFBFFFFFFDFFFDFFFFFFFFBF7FFFFFFFFFFDDFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFEFFFFFFFFDEFFFFFFFFFFDFFEFFFFFF7FFFFBFFFFFFDFFFEFFFFFFFF7FBFFFFFFFFFFBBFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEF7FFFFFFFFFBFFEFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFF7FDFFFFFFFFFF7BFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7BFFFFFFFFF7FFEFFFFFEFFFFFDFFFFFFBFFFF7FFFFFFEFFEFFFFFFFFFEF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBBFFFFFFFFF7FF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N54
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~17_sumout  & ( (\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & (!\tpg|Add1~21_sumout  & \tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .lut_mask = 64'h0000000000400000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFE7FFFE7FFFFFFFFFFF7FFFFEFFFF7FFFFFF7FFFFEFFFFFF7FFFFEFFFF7FFFFFFFFDFFE7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF7FFFFEFFFF7FFFFFF7FFFFEFFFFFF7FFFFEFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFEFFFFFEFFFFFFFFFFF7FFFFEFFFFFF7FFFFEFFFF07FFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFDFFFFFFEFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFEFFFFFFFFFFFFFFFFFFF7FFFFEFFFFDFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFDFFFFFFEFFFFFFFFFEFFFFFFFBFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFDFFFFFFEFFFFFF7FFEFFFFFFFBFFFFDFFFFFFBFFFFDFFFEFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FFFFDFFFFFFEFFFFFF7FFEFFFFFFFBFFFFDFFFFFFBFFFFDF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFDFFFFFFFFFEFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFEFFFFFF7FFEFFFFFFFBFFFFDFFFFFFBFFFFDFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF7FFFFDFFFFFFEFFFFFF7FFEFFFFFFFBFFFFDFFFFFFBFFFFDFFFBFFFFFFFFFDFFFEFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFDFFFFFFEFFFFFF7FFEFFFFFFFBFFFFDFFFFFFBFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFDFFFFFFEFFFFFF7FFEFFFFFFFBFFFFDFFFFFFBFFFFDFFFBFFFFFFFFFBFFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFBFFFFDFFFFFFFFFFFBFFFBFFFFFFFFF7FFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFBFFFFDFFFFFFDFFFFBFFFFFFFFFFFFF7FFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N51
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~5_sumout  & ( (\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~1_sumout  & !\tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~21_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .lut_mask = 64'h0000000004000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "F7FFFFEFFFFFDFFFFFFBFFFF7FFFFFFEFFEFFFFFFFFFEEFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBDFFFFFFFFEFFFF7FFFFEFFFFFDFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFDDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFEFFFFFFFFFDFFFFFDFFFFFFBFFFFBFFFFFFDFFF7FFFFFFFFDDFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7EFFFFFFFFDFFFFBFFFFDFFFFFFFFFFFF7FFFFBFFFFFFD";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFBFFFFFFFFBEFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFE7FFFFFFF9FFFFBFFFFDFFFFFEFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFBF7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF9FFBFFFFFFF7FFFFBFFFFFFFFFFEFFFFFF7FFFFDFFFFFFBFFFBFFFFFFFFBF9FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF7FF7FFFFFFFBFFFFDFFFFBFFFFFEFFFFFF7FFFFDFFFFFFBFFFBFFFFFFFFBFEFFFFFFFBFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFDFFFFDFFFFBFFFFFEFFFFFF7FFFFDFFFFFFBFFFCFFFFFFFE7FF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFEFFEFFFFFFFFDFFFFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFF3FFFFFF9FFF7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFF3FFFFFFFBFFFFDFFFF7FFFFFF7FFFFEFFFFFEFFFFFF7FFFFBFFFFFFBFFFBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFDFFFBFFFFFFF7FFFFEFFFF7FFFFFF7FFFFEFFFFFEFFFFFF7FFFC3FFFFFF87FFBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFF7FFFFEFFFF7FFFFFF7FFFFEFFFFFEFFFFFF7FFFBFFFFFFFFBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFBFFFFFFF7FFFFEFFFF7FFFFFF7FFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N6
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~5_sumout  & (!\tpg|Add1~17_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .lut_mask = 64'h0000000040000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFEFFFFFFDFFFFFEFFFFFFFFFFFBFFFFDFFFFFFDFFFFBFFF78FFFFFFFEFFFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFDFFFFFEFFFF7FFFFFFBFFFFDFFFFFFDFFFFBFFF0EFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFDFFFFFEFFFF7FFFFFFBFFFFDFFFFFFDFFFFBFFFFBFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFF7FEFFFFFEFFFFFFDFFFFFEFFFF7FFFFFFBFFFFDFFFFFFDFFFFBFFFF7FFFFFFFBFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFEFFFFFFDFFFFFEFFFF7FFFFFFBFFFFDFFFFFFDFFFFBFFFEFFFFFFFF7FFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFEFFFFFFDFFFFFEFFFF7FFFFFFBFFFFDFFFFFFDFFFFBFFFDFFFFFFFF7FFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE27FE8FFFFEFFFFFFDFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFF7FFFFFFBFFFFDFFFFFFDFFFFBFFFBFFFFFFFEFFFFF17FE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFEFFFFFFDFFFFFDFFFFBFFFFFFBFFFFDFFFFFFDFFFFBFFF7FFFFFFFDFFFFEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFEFFFFFFDFFFFFDFFFFBFFFFFFBFFFFDFFFFFFDFFFFBFFF7FFFFFFFBFFFFDFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFDFFFFFDFFFFBFFFFFFBFFFFDFFFFFFDFFFFBF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF3FFFEFFFFFFDFFFFFFFFFFBFFFFFFBFFFFDFFFFFFDFFFFBFFEFFFFFFFF7FFFFCFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFCFFFFEFFFFFFDFFFF03FFFFC0FFFFFBFFFFDFFFFFFDFFFFBFFEFFDFFFFEFFFFFF3FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFEFFFFFFDFFFEFFFFFFFF7FFFFBFFFFDFFFFFFDFFFFBFFEFF9FFFFDFFFFFFCFFF9FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N36
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .lut_mask = 64'h030503F5F305F3F5;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N18
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout  & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .lut_mask = 64'h550F550F0033FF33;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N34
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N18
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N20
dffeas \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N36
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  = ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]) ) )

	.dataa(gnd),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .lut_mask = 64'h0C0C0C0C00000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N36
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3] = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~1_sumout  & ( (!\tpg|Add1~5_sumout  & (!\tpg|Add1~17_sumout  & (!\tpg|Add1~13_sumout  & \tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .lut_mask = 64'h0000008000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N12
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3] = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~1_sumout  & ( (!\tpg|Add1~5_sumout  & (\tpg|Add1~17_sumout  & (!\tpg|Add1~13_sumout  & \tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~17_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .lut_mask = 64'h0000002000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N39
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~9_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~1_sumout  & (!\tpg|Add1~21_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .lut_mask = 64'h0000000080000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N42
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3] = ( \tpg|Add1~9_sumout  & ( !\tpg|Add1~21_sumout  & ( (!\tpg|Add1~13_sumout  & (!\tpg|Add1~1_sumout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~9_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .lut_mask = 64'h0000080000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N30
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .lut_mask = 64'h0027AA275527FF27;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N21
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3] = ( !\tpg|Add1~21_sumout  & ( !\tpg|Add1~1_sumout  & ( (\tpg|Add1~13_sumout  & (\tpg|Add1~9_sumout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .lut_mask = 64'h0100000000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N57
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3] = ( !\tpg|Add1~21_sumout  & ( !\tpg|Add1~1_sumout  & ( (\tpg|Add1~13_sumout  & (\tpg|Add1~9_sumout  & (!\tpg|Add1~17_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .lut_mask = 64'h1000000000000000;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N0
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout  = ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))))) ) ) # ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  & 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))))) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .extended_lut = "on";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .lut_mask = 64'h1111111105000500;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N12
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout  ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout  & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ))))) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 .lut_mask = 64'hB800B800FF00FF00;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "EDFFFFFF8FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E3FFF1FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCFFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF786FFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF9FFFFFCFFF9FFFFFFF7FFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFBFDFBBFFCFDFBFDF6FFFF3E7FBDFEFBFDFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFBFFFFEFFFEF6FFFFFFBFBFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFF0FBFFF0F7A0F76FFFFE7DFBF277E0F7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFE0001F7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF7FBFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFBFDFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDFEFFFFFFDFFFFFFF7FFC0001FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE3FFFFBFFE3FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFF07FFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFDFFFF7FFFFFFFF7FFC0001FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFEFDFFF3FFEFDFFFFFFF7FFFFFFFFFFA7FF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E3FDFFFF0E3FDF80001F7FFFFFFFFFFFC23FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFBFFFFFFF7FFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N27
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .lut_mask = 64'h000F5533FF0F5533;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFEFFFE7FFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFEFFFFFFFF9FFFFFFFFFFFEFFFFFFFCFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FCFDFEFEF77EFFFEDFFFEBFFEFFEEFDF6FFFB3FBFF6FDBF6FCFEFDFFFEFDFE7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FFFEFFFF77FF7FFEDFFFEFBFFDFEFFF76FFFBFFDFF6FDBF6FFFFFDFFFBFF7DFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FF0F7F8FF7C7BFFEDFFFEDC01DFEF8FF6FFFBE1FFF6FDBF";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N42
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FF7FEFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFFF7FFFFEFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFEFFFFBFFFFFFFF7FFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F9FFFFFC7F9FFF8000007F03FFFE07FF9";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFEEF7FEFFBFFDFFFFFBB6FFFFBFFFBFFEFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF7DFFBFFDFFA003B6FFFF7FEFBE19E003BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF7FFFBFFDFFAFFFF6FFFF7FEFBFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF7";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "DFFBFFDFFAFFFB7FFFF7FEFBFFF6FFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF7DFFBFFDFBFFFFBF7FFF7EFFBC3F6FFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF6E77BFFEF7FF77FFBBFFBDFFBCFF7F77EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF7FFFBFFFFFFFFF7BFFFFFFDFBBFF7FFF7";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF7BFFBFFFFFFFFEFDFFFFFFBFBBFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F87EE7BFFC73FF73FF72389CFC7E73FE73F7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFDBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFBFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N18
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "6FF877DFFFF8FFBE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FDFFFEFFB77FBFFEDFFFEFFFFFFEEFFB6FFFBBEFFF6FDBF6FEFBFDFFFFFFB77FBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FDFFBFFDF7FDFFFEDFFFEEFFFBFEFFDF6FFFB9EFFF6FDBF6FEFFFDFFFEFDF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FDFFBFFFF7FFFFFEDFFFEFEFFFFEFFDF6FFFBFFDFF6FDBF6FFFF7DFFEFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FDFFBFFDF7FFFFFEDFFFEF7FF7FEFFDF6FFFBFFBFF7FDBF6EFFEEDFFEFFFF783DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FDFBFFFFF7FFFFFEDFBFEFF7FFFEFFFB7FDFFC1FFFF7DFF6ED07EFFFFEFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEFFEF7FF7BB7FFFDFEDDDEEFBFEFFEF7FBFBBFF9F3FFFBBEEEFEF9FF77F77BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF77FFFFFEDFFFEFFAFFFEFFF7BFFFDFFBFFBFFFFEF7FEF7FFFFFF7E617BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFEF7FFFF7EDFFFEFDBDFFEFFEFDFFFEFFFFFDFE7FEFBFEFBFFFDFEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC7FC73FF3BF8FE358E1F9D0FFDFFFEF7BFF723FBCFFFF73DD0FEF3FEE7FF7BFE7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFEDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFFF7FFF3FF7FFFFF7FFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFE7F7FFFFF7FFFFFFFFFF7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFF7FFFFFDF7FFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE7FFFFDFFE7FFFF7FFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFDFEFBFBFFDFEFFFFFFF7FFFFFFFFFF73FCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBDFFEFFFFBDFFFFFFF7FFFFFFFFFFDFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFF7EFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E3F3FFFF3E3F3FFFFFFFF7FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N6
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N30
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .lut_mask = 64'h00FF33330F0F5555;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N48
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))) ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N39
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a75  ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(gnd),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a75 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .lut_mask = 64'h555555550F0F0F0F;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N9
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.datad(gnd),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .lut_mask = 64'h0000555500000C0C;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFF0000003FFFFFE0000FFFFFFF800001FFFFFFE00007FFF0700000001FFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF0000003FFFFFE00007FFFFFF800001FFFFFFE00007FFF6F00000001FFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF0000003FFFFFE00007FFFFFF800001FFFFFFE00007FFFF800000001FFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFF800FFFFFF0000003FFFFFE00007FFFFFF800001FFFFFFE00007FFFF800000007FFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFF0000003FFFFFF0000FFFFFFF800001FFFFFFE00003FFFF00000000FFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFF0000003FFFFFF0000FFFFFFF800001FFFFFFC00003FFFE000000007FFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE28008FFFFE0000003FFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FE0000FFFFFFF800001FFFFFFC00003FFF800000000FFFFF10014FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFE0000001FFFFFC00003FFFFFF800001FFFFFFC00003FFF000000003FFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFE0000001FFFFFC00003FFFFFF800003FFFFFFC00003FFF800000007FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFE0000001FFFFFE00007FFFFFFC00003FFFFFFC00003F";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FE000000007FFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000BFFFE0000001FFFFFC00007FFFFFFC00003FFFFFFC00003FFE000000007FFFFD000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80002FFFFE0000001FFFF7C00003EFFFFFC00003FFFFFFC00003FFE00200000FFFFFF400017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000BFFFFE0000001FFFE000000007FFFFC00003FFFFFFC00003FFE00600001FFFFFFD0005FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FFFFFFFFFFE800017FFFC00000007FFFFE00007FFFFFF000000FFFFFF800001FFFF0000000003FFE800017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFC00000007FFFFE00007FFFFFF000000FFFFFF800001FFFF8000000001FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFE0000001FFFFFE0000FFFFFFF000000FFFFFF000000FFFF0800000000FFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFE0000001FFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FF0001FFFFFFF800001FFFFFF000000FFFFE000000000FFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFE0000001FFFFFF0001FFFFFFFC00003FFFFFF800001FFFF0000000000FFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFC0000001FFFFFF8001FFFFFFFC00003FFFFFFC00003FFFF0000000001FFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFC0000001FFFFFF8001FFFFFFFC00003FFFFFFC00003F";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFE0000000000FFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFC0000000FFFFFF8001FFFFFFFC00003FFFFFFC00001FFFE0000000001FFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFC0000000FFFFFF8001FFFFFFFC00003FFFFFF800001FFF80000000001FFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFC0000000FFFFFF8001FFFFFFFC00003FFFFFF800001FFF80000000003FFFF000FFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFC0000000FFFFFF8001FFFFFFFC00003FFFFFF800001FFFC0000000003FFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFE0000001FFFFFF8001FFFFFFF800001FFFFFFC00007FFFC000000000FFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFF0000001FFFFFF0001FFFFFFF800001FFFFFFE00007FFF80000000007FFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "F800001FFFFFE0000007FFFF00000000FFE0000000000E0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007E000000001FFFF000000FFFFFC0000003FFFF80000001FFF8000000003C0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003E000000000FFFF800003FFFFFC0000003FFFFC0000003FFF0000000001C0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007F000000003FFFFC00003FFFFFE000000FFFFF80000001";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFC000000007E000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FE800000005FFFF800001FFFFFF000000FFFFFC0000003FFF8000000003F000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000005FFC0000000FFFFF800003FFFFFF000000FFFFFE0000007FFF8000000003FA00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFF000000007FFFFE00007FFFFFE0000007FFFFC0000003FFF8000000003FF00000003FFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFE000000001FFFFE00003FFFFFE0000007FFFFC0000003FFFD000000017FF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFE000000001FFFFC00003FFFFFF000000FFFFFE000000FFFFF40000005FFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF400000003FFFFC0000FFFFFFF800001FFFFFF000000FFFFF80000007FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFF80000000FFFFFF0000FFFFFFF800001FFFFFE0000007FFFC400000047FF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFF800000007FFFFF0000FFFFFFF800001FFFFFE0000007FFF8000000003FFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFF800000007FFFFF00007FFFFFF000000FFFFFF000001FFFF8000000003FFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00E00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000038000000003FFF00000000FF800000000001C00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001C000000003FFF00000000FFE000000000078000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF0000000000003C000000007FFE000000007FC00000000003C00000000000FFFFFFFFE7FFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000F0000000000003C000000003FFF80000001FFF0000000000F000000000000F800000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000060000000000001C000000003FFF80000001FFE00000000007000000000000F000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000070000000000001E800000017FFF00000000FFF8000000001F0000000000006000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000F0000000000003F80000001FFFF80000001FFF8000000001F000000000001E000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000003C00000000000FFE0000007FFFFC0000003FFF0000000000F000000000000F00000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E00000000001FFC0000003FFFFC0000001FFFC000000003F000000000001C00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFF000000003E00000000003FFF000000FFFFF80000001FFFF000000007F800000000007800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000F00000000007FFF0000007FFFFC0000003FFFE000000007FE0000000000FC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FC000000000FFFE000001FFFFFE0000007FFFF80000001FFF0000000001F8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000780000000007FF";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N18
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .lut_mask = 64'h22770A0A22775F5F;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFF0000000000FFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFF8000000001FFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFF0000000000FFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFE00000000007F4000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FE06000000607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003EB5000000AD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFE00000000007FFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFF800001F";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000BFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004002000FFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00DFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFF8005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFEC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2004FFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFE78001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6E00767FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE060060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0A00507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E0072FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N6
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "FFF000000000000F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF8000007FFFFFC00003FFFFFE0000007FFFFFC00003FFFF000000000001F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFF70000003BFFFF800001FFFFFF000000FFFFFFC00003FFFC040000000000F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFF000000007FFFF800001FFFFC1000000C3FFFF000001FFFC080000000001E000007FFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFC800000004FFFFC00003FFFF0000000000FFFF000000FFFE040000000003F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FF80000000007FFF000000FFFE00000000007FFF000000FFFC1C000000000FE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFC000000000FFFF800001FFFE00000000007FFF800001FFFE08000000001FF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFC000000000FFFE0000007FFE00000000007FFF800001FFFF18000000003FF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFC000000000FFFF000000FFFF8000000001FFDF000000FBFE30000000007FF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFC000000000FFFE0000007FFF9000000009FF8000000001FF90000000007FFD0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFFFFFFFFFFE800FFFFC000000000FFFC0000003FFFE000000007FFC000000003FF50000000007FFF0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1BFFFFC000000000FFFE0000007FFFE000000007FFC000000003FFB810000000FFFFD9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFC000000000FFF80000001FFFE800000017FFE000000007FFF830000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFF";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE802FFFFFE0000001FFFF00000000FFFFFC00003FFFFFFC00003FFE00000007FFC7FFF401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFE0000001FFFF00000000FFFFFC00003FFFFFFC00003FFE0200000FFFC3FFF400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFF0000001FFFF800000017FFFFC00001FFFFFFC00003FFE0700001FFE01FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFF0000001FFFF80000001FFFFF800001FFFFFFE00007FFE0F00000FFE03FFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFF0000001FFFFE0000003FFFFF000000FFFFFFE00007FFE1C00003FFE031FC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFF0000001FFFFE0000003FFFFF000000FFFFFFE00007FFE3E00001FF8041F800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFF000007FFFF0000001FFFFE2000047FFFFF000000FFFFFFE00007FFF7800001FE8000E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFF0000001FFFFFC00003FFFFFF800000FFFFFFC00007FFFBC00000060001F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFF8000003FFFFFC00003FFFFFF800001FFFFFFC00003FFFF000000000001F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFE0000001FFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FC00003FFFFFF800001FFFFFF800001FFFF800000000001F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFC0000000FFFFFC00003FFFFFF800001FFFFFF800001FFFF000000000001F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFC0000000FFFFFC00003FFFFFF0000007FFFFF800001FFFE000000000000F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFD0000002FFFFFA00005FFFFFE0000007FFFFFC00001F";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "80000001FFFFE0000007FFFE000000007FFFC30000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02C000900FFFC0000003FFFFF800000FFFFF80000001FFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03C000F00FFF8000C001FFFFF000000FFFFF00000001FFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03C000F00FFF00018000FFFFF000000FFFFFA8000015";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03C000F00FFF00038000FFFFF000000FFFFFF000000FFFFFE1800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03C000F00FFF0007C000FFFFF000001FFFFFF000000FFFFFE1800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03C000F00FFF00030000FFFFE0000007FFFFF000000FFFFFF5000007FFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC078000F807FF000F8000FFFFC0000003FFFFF000000FFFFFFDC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00070000FFFFE0000007FFFFF000000FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801E0001FFFFE0000007FFFFE8000017FFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F0003FFFFE0000007FFFFF000000FFFFFFFE40001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800C0001FFFFF0000007FFFFE8000017FFFFFFFCE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03E0007FFFFC0000003FFFFF800001FFFFFFFFFF401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0180003FFFFE0000007FFFFF800001FFFFFFFFFFD00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07C000FFFFF80000001FFFFFC00001FFFFFFFFFFF407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF838001FFFFFC0000003FFFFFC00003FFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "F8F0000FFFFF80000001FFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F8001FFFFF00000000FFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD60003FFFFF80000001FFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFE000000007FFFF800001F";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFF00000000FFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC005FFFFFE000000007FFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00FFFFFFC000000003FFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFE000000007FFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFF8000000001FFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFC000000003FFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N42
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .lut_mask = 64'h111105AFBBBB05AF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y79_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001E000000000000000078000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000C000000000000000030000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000F0000000000000000F00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001E0000000000000000780000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000070000000000000000E00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "000000078000000000000001E00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000007C000000000000003E00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003F00000000000000FC0000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000001F80000000000000F80000000";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000FC0000000000003F000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007E0000000000007E000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003F000000000000FC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000000BFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount [6],\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../bitmaps/Intro_Screen.mif";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "test_pattern_gen:tpg|startup_screen_rom:startup_screen_rom_inst|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 2;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000E00000000000070000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007800000000001E0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000F000000000000F0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003C00000000003E0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFDE00000000000180000000000180000000000007BFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000003C000000000003E00000000007C0000000000003C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFFFFFFFFFFFFFFFFF00000000000E000000000003E00000000007C000000000000F00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000F000000000003E00000000007C000000000001F80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000F800000000001E80000000017C000000000003E00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007C0";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "0000000003F8000000001F0000000000007C0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000001E0000000000FFE000000007E000000000000F8000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000002F8000000001FFE000000003E000000000001F00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000F8000000000FFC000000003F0000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N24
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) ) ) ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .lut_mask = 64'h000F3355FF0F3355;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N33
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  ) ) ) # ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout  ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.datae(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .lut_mask = 64'h33330F0F555500FF;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N24
cyclonev_lcell_comb \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 (
// Equation(s):
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & ( 
// ((!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout )))) # (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ) ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & ( ((\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  & 
// (!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]))) # 
// (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ) ) )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.datab(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 .extended_lut = "off";
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 .lut_mask = 64'h7333733373F373F3;
defparam \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N27
cyclonev_lcell_comb \tpg|Mux7~0 (
// Equation(s):
// \tpg|Mux7~0_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  ) # ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & ( 
// \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux7~0 .extended_lut = "off";
defparam \tpg|Mux7~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \tpg|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N57
cyclonev_lcell_comb \tpg|Mux7~1 (
// Equation(s):
// \tpg|Mux7~1_combout  = (\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout )

	.dataa(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.datab(gnd),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux7~1 .extended_lut = "off";
defparam \tpg|Mux7~1 .lut_mask = 64'h5050505050505050;
defparam \tpg|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \tpg|Mux3~0 (
// Equation(s):
// \tpg|Mux3~0_combout  = ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & ( \tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout  ) ) # ( 
// !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout  & ( !\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|startup_screen_rom_inst|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux3~0 .extended_lut = "off";
defparam \tpg|Mux3~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \tpg|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N0
cyclonev_lcell_comb \vga_ctrl|vga_hs~0 (
// Equation(s):
// \vga_ctrl|vga_hs~0_combout  = ( \vga_ctrl|hcount [0] & ( (!\vga_ctrl|hcount [4] & ((!\vga_ctrl|hcount [2]) # ((!\vga_ctrl|hcount [1]) # (!\vga_ctrl|hcount [3])))) ) ) # ( !\vga_ctrl|hcount [0] & ( !\vga_ctrl|hcount [4] ) )

	.dataa(!\vga_ctrl|hcount [2]),
	.datab(!\vga_ctrl|hcount [4]),
	.datac(!\vga_ctrl|hcount [1]),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~0 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~0 .lut_mask = 64'hCCCCCCCCCCC8CCC8;
defparam \vga_ctrl|vga_hs~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N9
cyclonev_lcell_comb \vga_ctrl|vga_hs~1 (
// Equation(s):
// \vga_ctrl|vga_hs~1_combout  = ( \vga_ctrl|hcount [9] & ( (\vga_ctrl|hcount [7] & !\vga_ctrl|hcount [8]) ) )

	.dataa(!\vga_ctrl|hcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~1 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~1 .lut_mask = 64'h0000000055005500;
defparam \vga_ctrl|vga_hs~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N6
cyclonev_lcell_comb \vga_ctrl|vga_hs~2 (
// Equation(s):
// \vga_ctrl|vga_hs~2_combout  = ( \vga_ctrl|vga_hs~1_combout  & ( (!\vga_ctrl|hcount [6] & (\vga_ctrl|vga_hs~0_combout  & !\vga_ctrl|hcount [5])) # (\vga_ctrl|hcount [6] & (!\vga_ctrl|vga_hs~0_combout  & \vga_ctrl|hcount [5])) ) ) # ( 
// !\vga_ctrl|vga_hs~1_combout  )

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [6]),
	.datac(!\vga_ctrl|vga_hs~0_combout ),
	.datad(!\vga_ctrl|hcount [5]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vga_hs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~2 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~2 .lut_mask = 64'hFFFFFFFF0C300C30;
defparam \vga_ctrl|vga_hs~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N3
cyclonev_lcell_comb \vga_ctrl|vga_vs~0 (
// Equation(s):
// \vga_ctrl|vga_vs~0_combout  = ( \vga_ctrl|vcount [8] & ( \vga_ctrl|vcount [7] & ( (\vga_ctrl|vcount [6] & \vga_ctrl|vcount [5]) ) ) )

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(gnd),
	.datae(!\vga_ctrl|vcount [8]),
	.dataf(!\vga_ctrl|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~0 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~0 .lut_mask = 64'h0000000000000303;
defparam \vga_ctrl|vga_vs~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N6
cyclonev_lcell_comb \vga_ctrl|vga_vs~1 (
// Equation(s):
// \vga_ctrl|vga_vs~1_combout  = ( !\vga_ctrl|vcount [9] & ( !\vga_ctrl|vcount [4] & ( (!\vga_ctrl|vcount [2] & (\vga_ctrl|vcount [3] & (!\vga_ctrl|vcount [0] $ (!\vga_ctrl|vcount [1])))) ) ) )

	.dataa(!\vga_ctrl|vcount [2]),
	.datab(!\vga_ctrl|vcount [0]),
	.datac(!\vga_ctrl|vcount [1]),
	.datad(!\vga_ctrl|vcount [3]),
	.datae(!\vga_ctrl|vcount [9]),
	.dataf(!\vga_ctrl|vcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~1 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~1 .lut_mask = 64'h0028000000000000;
defparam \vga_ctrl|vga_vs~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N15
cyclonev_lcell_comb \vga_ctrl|vga_vs~2 (
// Equation(s):
// \vga_ctrl|vga_vs~2_combout  = ( \vga_ctrl|vga_vs~1_combout  & ( !\vga_ctrl|vga_vs~0_combout  ) ) # ( !\vga_ctrl|vga_vs~1_combout  )

	.dataa(!\vga_ctrl|vga_vs~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl|vga_vs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~2 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~2 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \vga_ctrl|vga_vs~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N12
cyclonev_lcell_comb \vga_ctrl|vga_blank_n~0 (
// Equation(s):
// \vga_ctrl|vga_blank_n~0_combout  = ( \vga_ctrl|hcount [9] & ( (!\vga_ctrl|vga_vs~0_combout  & (!\vga_ctrl|vcount [9] & (!\vga_ctrl|hcount [7] & !\vga_ctrl|hcount [8]))) ) ) # ( !\vga_ctrl|hcount [9] & ( (!\vga_ctrl|vga_vs~0_combout  & !\vga_ctrl|vcount 
// [9]) ) )

	.dataa(!\vga_ctrl|vga_vs~0_combout ),
	.datab(!\vga_ctrl|vcount [9]),
	.datac(!\vga_ctrl|hcount [7]),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_blank_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_blank_n~0 .extended_lut = "off";
defparam \vga_ctrl|vga_blank_n~0 .lut_mask = 64'h8888888880008000;
defparam \vga_ctrl|vga_blank_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N18
cyclonev_lcell_comb \vga_ctrl|vga_sync_n (
// Equation(s):
// \vga_ctrl|vga_sync_n~combout  = ( \vga_ctrl|vga_vs~1_combout  & ( \vga_ctrl|hcount [6] & ( (!\vga_ctrl|vga_vs~0_combout ) # ((!\vga_ctrl|vga_hs~1_combout ) # ((!\vga_ctrl|vga_hs~0_combout  & \vga_ctrl|hcount [5]))) ) ) ) # ( !\vga_ctrl|vga_vs~1_combout  & 
// ( \vga_ctrl|hcount [6] ) ) # ( \vga_ctrl|vga_vs~1_combout  & ( !\vga_ctrl|hcount [6] & ( (!\vga_ctrl|vga_vs~0_combout ) # ((!\vga_ctrl|vga_hs~1_combout ) # ((\vga_ctrl|vga_hs~0_combout  & !\vga_ctrl|hcount [5]))) ) ) ) # ( !\vga_ctrl|vga_vs~1_combout  & ( 
// !\vga_ctrl|hcount [6] ) )

	.dataa(!\vga_ctrl|vga_hs~0_combout ),
	.datab(!\vga_ctrl|hcount [5]),
	.datac(!\vga_ctrl|vga_vs~0_combout ),
	.datad(!\vga_ctrl|vga_hs~1_combout ),
	.datae(!\vga_ctrl|vga_vs~1_combout ),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_sync_n~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_sync_n .extended_lut = "off";
defparam \vga_ctrl|vga_sync_n .lut_mask = 64'hFFFFFFF4FFFFFFF2;
defparam \vga_ctrl|vga_sync_n .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y51_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
