m255
K3
13
cModel Technology
Z0 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
valtera_merlin_master_translator
DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
!i10b 1
!s100 EZ@G@EFI<DnNMoc3eQGOg2
I741IWTz2iKRF5NXm3kH`W1
V0KIH7<bW[IFhHJBzB4US?0
!s105 altera_merlin_master_translator_sv_unit
S1
Z1 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
w1435753736
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv
L0 30
Z2 OV;L;10.1d;51
r1
!s85 0
31
!s108 1435754502.455000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv|-work|nios2_qsys_instruction_master_translator|
!s101 -O0
o-sv -work nios2_qsys_instruction_master_translator -O0
