* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 26 2025 19:43:40

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : countZ0Z_0
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g0_0
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

End 

Net : count_cry_22
T_2_10_wire_logic_cluster/lc_6/cout
T_2_10_wire_logic_cluster/lc_7/in_3

End 

Net : countZ0Z_1
T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g2_1
T_2_8_input_2_1
T_2_8_wire_logic_cluster/lc_1/in_2

End 

Net : count_cry_21
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

Net : countZ0Z_2
T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g0_2
T_2_8_input_2_2
T_2_8_wire_logic_cluster/lc_2/in_2

End 

Net : count_cry_20
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : countZ0Z_3
T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_input_2_3
T_2_8_wire_logic_cluster/lc_3/in_2

End 

Net : count_cry_19
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : countZ0Z_4
T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_input_2_4
T_2_8_wire_logic_cluster/lc_4/in_2

End 

Net : count_cry_18
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : countZ0Z_5
T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g0_5
T_2_8_input_2_5
T_2_8_wire_logic_cluster/lc_5/in_2

End 

Net : count_cry_17
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : countZ0Z_6
T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g0_6
T_2_8_input_2_6
T_2_8_wire_logic_cluster/lc_6/in_2

End 

Net : count_cry_16
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : countZ0Z_7
T_2_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g2_7
T_2_8_input_2_7
T_2_8_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_2_10_0_
T_2_10_wire_logic_cluster/carry_in_mux/cout
T_2_10_wire_logic_cluster/lc_0/in_3

Net : countZ0Z_8
T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g0_0
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

End 

Net : count_cry_14
T_2_9_wire_logic_cluster/lc_6/cout
T_2_9_wire_logic_cluster/lc_7/in_3

Net : countZ0Z_9
T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g2_1
T_2_9_input_2_1
T_2_9_wire_logic_cluster/lc_1/in_2

End 

Net : count_cry_13
T_2_9_wire_logic_cluster/lc_5/cout
T_2_9_wire_logic_cluster/lc_6/in_3

Net : countZ0Z_10
T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_input_2_2
T_2_9_wire_logic_cluster/lc_2/in_2

End 

Net : count_cry_12
T_2_9_wire_logic_cluster/lc_4/cout
T_2_9_wire_logic_cluster/lc_5/in_3

Net : countZ0Z_11
T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g0_3
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

End 

Net : count_cry_11
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

Net : countZ0Z_12
T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g2_4
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

End 

Net : count_cry_10
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : countZ0Z_13
T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g0_5
T_2_9_input_2_5
T_2_9_wire_logic_cluster/lc_5/in_2

End 

Net : count_cry_9
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : countZ0Z_14
T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_input_2_6
T_2_9_wire_logic_cluster/lc_6/in_2

End 

Net : count_cry_8
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : countZ0Z_15
T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_input_2_7
T_2_9_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_2_9_0_
T_2_9_wire_logic_cluster/carry_in_mux/cout
T_2_9_wire_logic_cluster/lc_0/in_3

Net : countZ0Z_16
T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g0_0
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

End 

Net : count_cry_6
T_2_8_wire_logic_cluster/lc_6/cout
T_2_8_wire_logic_cluster/lc_7/in_3

Net : countZ0Z_17
T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g2_1
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : count_cry_5
T_2_8_wire_logic_cluster/lc_5/cout
T_2_8_wire_logic_cluster/lc_6/in_3

Net : countZ0Z_18
T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : count_cry_4
T_2_8_wire_logic_cluster/lc_4/cout
T_2_8_wire_logic_cluster/lc_5/in_3

Net : countZ0Z_19
T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : count_cry_3
T_2_8_wire_logic_cluster/lc_3/cout
T_2_8_wire_logic_cluster/lc_4/in_3

Net : countZ0Z_20
T_2_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g2_4
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : count_cry_2
T_2_8_wire_logic_cluster/lc_2/cout
T_2_8_wire_logic_cluster/lc_3/in_3

Net : count_cry_1
T_2_8_wire_logic_cluster/lc_1/cout
T_2_8_wire_logic_cluster/lc_2/in_3

Net : countZ0Z_21
T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g0_5
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

T_2_10_wire_logic_cluster/lc_5/out
T_1_10_sp4_h_l_2
T_0_10_sp4_v_t_39
T_0_14_lc_trk_g1_2
T_0_14_wire_con_box/lc_7/in_0
T_0_15_wire_rgba_drv/RGB2PWM

End 

Net : countZ0Z_22
T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g0_6
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_sp4_h_l_4
T_0_10_sp4_v_t_41
T_0_14_lc_trk_g1_4
T_0_14_wire_con_box/lc_5/in_0
T_0_15_wire_rgba_drv/RGB0PWM

End 

Net : count_cry_0
T_2_8_wire_logic_cluster/lc_0/cout
T_2_8_wire_logic_cluster/lc_1/in_3

Net : countZ0Z_23
T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_7/in_1

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_3
T_1_10_sp4_v_t_38
T_0_14_lc_trk_g1_3
T_0_14_wire_con_box/lc_6/in_0
T_0_15_wire_rgba_drv/RGB1PWM

End 

Net : CONSTANT_ONE_NET
T_6_10_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_44
T_7_12_sp4_v_t_40
T_7_15_lc_trk_g0_0
T_7_15_wire_io_cluster/io_0/D_OUT_0

T_6_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_0
T_10_6_sp4_v_t_37
T_10_2_sp4_v_t_38
T_11_2_sp4_h_l_3
T_13_2_lc_trk_g3_6
T_13_2_wire_con_box/lc_0/in_1
T_0_15_wire_rgba_drv/CURREN

T_6_10_wire_logic_cluster/lc_0/out
T_5_10_sp4_h_l_8
T_4_6_sp4_v_t_36
T_4_2_sp4_v_t_36
T_1_2_sp4_h_l_7
T_0_2_lc_trk_g1_7
T_0_2_wire_con_box/lc_1/in_1
T_0_15_wire_rgba_drv/RGBLEDEN

T_6_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_0
T_10_6_sp4_v_t_37
T_10_2_sp4_v_t_38
T_10_0_span4_vert_19
T_10_0_span4_horz_r_3
T_12_0_lc_trk_g0_3
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_2_8_0_
Net : clk_g
T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_10_wire_logic_cluster/lc_3/clk

End 

Net : clk_int
T_4_15_wire_io_cluster/io_0/D_IN_0
T_4_3_sp12_v_t_23
T_4_1_sp4_v_t_47
T_4_0_span4_vert_1
T_4_0_span4_horz_r_0
T_6_0_lc_trk_g1_0
T_6_0_wire_gbuf/in

End 

