Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DataPath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DataPath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DataPath"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DataPath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\Projpack.vhd" into library work
Parsing package <Projpack>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\MUX32x1.vhd" into library work
Parsing entity <MUX32X1>.
Parsing architecture <Behavioral> of entity <mux32x1>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\flopr.vhd" into library work
Parsing entity <flopreg>.
Parsing architecture <Behavioral> of entity <flopreg>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\Decoder5x32.vhd" into library work
Parsing entity <Decoder5x32>.
Parsing architecture <Behavioral> of entity <decoder5x32>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\SL2.vhd" into library work
Parsing entity <SL2>.
Parsing architecture <Behavioral> of entity <sl2>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\SignExtend.vhd" into library work
Parsing entity <SignExtend>.
Parsing architecture <Behavioral> of entity <signextend>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\MuxWriteReg.vhd" into library work
Parsing entity <MuxWriteReg>.
Parsing architecture <Behavioral> of entity <muxwritereg>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\Mux2x1.vhd" into library work
Parsing entity <Mux2x1>.
Parsing architecture <Behavioral> of entity <mux2x1>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\Adder4.vhd" into library work
Parsing entity <Adder4>.
Parsing architecture <Behavioral> of entity <adder4>.
Parsing VHDL file "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\DataPath.vhd" into library work
Parsing entity <DataPath>.
Parsing architecture <Behavioral> of entity <datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DataPath> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <flopreg> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX32X1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder5x32> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) from library <work>.

Elaborating entity <MuxWriteReg> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <SL2> (architecture <Behavioral>) from library <work>.

Elaborating entity <Adder4> (architecture <Behavioral>) from library <work>.

Elaborating entity <SignExtend> (architecture <Behavioral>) from library <work>.
WARNING:Xst:2972 - "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\DataPath.vhd" line 93. All outputs of instance <secs1> of block <SL2> are unconnected in block <DataPath>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DataPath>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\DataPath.vhd".
INFO:Xst:3210 - "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\DataPath.vhd" line 93: Output port <y> of the instance <secs1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DataPath> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\RegisterFile.vhd".
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <flopreg>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\flopr.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopreg> synthesized.

Synthesizing Unit <MUX32X1>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\MUX32x1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <y> created at line 40.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX32X1> synthesized.

Synthesizing Unit <Decoder5x32>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\Decoder5x32.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR4<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR5<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR6<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR7<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR8<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR9<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR10<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR11<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR12<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR13<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR14<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR15<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR16<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR17<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR18<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR19<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR20<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR21<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR22<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR23<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR24<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR25<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR26<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR27<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR28<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR29<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR30<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR31<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR0<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 1024 Latch(s).
Unit <Decoder5x32> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\alu.vhd".
    Found 32-bit adder for signal <data1[31]_data2[31]_add_11_OUT> created at line 23.
    Found 32-bit subtractor for signal <S> created at line 16.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <MuxWriteReg>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\MuxWriteReg.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MuxWriteReg> synthesized.

Synthesizing Unit <Mux2x1>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\Mux2x1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2x1> synthesized.

Synthesizing Unit <SL2>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\SL2.vhd".
WARNING:Xst:647 - Input <a<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SL2> synthesized.

Synthesizing Unit <Adder4>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\Adder4.vhd".
    Found 32-bit adder for signal <S> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder4> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "C:\Users\Ashry\Downloads\Phase_1_CO\dqq\SignExtend.vhd".
    Summary:
	no macro.
Unit <SignExtend> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 33
 32-bit register                                       : 33
# Latches                                              : 1024
 1-bit latch                                           : 1024
# Multiplexers                                         : 20
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Multiplexers                                         : 20
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RegisterFile> ...

Optimizing unit <flopreg> ...

Optimizing unit <DataPath> ...

Optimizing unit <alu> ...

Optimizing unit <Decoder5x32> ...
WARNING:Xst:1710 - FF/Latch <pcreg/q_1> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcreg/q_0> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DataPath, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1054
 Flip-Flops                                            : 1054

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DataPath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1278
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 30
#      LUT3                        : 71
#      LUT4                        : 37
#      LUT5                        : 122
#      LUT6                        : 678
#      MUXCY                       : 120
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 2078
#      FD                          : 1024
#      FDC                         : 30
#      LDE                         : 1024
# Clock Buffers                    : 32
#      BUFG                        : 31
#      BUFGP                       : 1
# IO Buffers                       : 166
#      IBUF                        : 69
#      OBUF                        : 97

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2078  out of  126800     1%  
 Number of Slice LUTs:                  968  out of  63400     1%  
    Number used as Logic:               968  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2383
   Number with an unused Flip Flop:     305  out of   2383    12%  
   Number with an unused LUT:          1415  out of   2383    59%  
   Number of fully used LUT-FF pairs:   663  out of   2383    27%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         173
 Number of bonded IOBs:                 167  out of    210    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:        32  out of    128    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                                    | Clock buffer(FF name)            | Load  |
------------------------------------------------------------------------------------------------+----------------------------------+-------+
RegFile/Write_Dec/GND_42_o_sel[4]_equal_33_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_33_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR0_31)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_95_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_95_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR31_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_93_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_93_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR30_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_91_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_91_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR29_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_89_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_89_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR28_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_87_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_87_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR27_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_85_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_85_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR26_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_83_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_83_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR25_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_81_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_81_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR24_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_79_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_79_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR23_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_77_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_77_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR22_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_75_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_75_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR21_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_73_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_73_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR20_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_71_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_71_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR19_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_69_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_69_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR18_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_67_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_67_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR17_0)| 32    |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_65_o(RegFile/Write_Dec/PWR_10_o_sel[4]_equal_65_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR16_0)| 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_63_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_63_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR15_0)| 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_61_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_61_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR14_0)| 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_59_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_59_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR13_0)| 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_57_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_57_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR12_0)| 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_55_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_55_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR11_0)| 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_53_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_53_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR10_0)| 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_51_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_51_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR9_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_49_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_49_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR8_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_47_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_47_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR7_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_45_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_45_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR6_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_43_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_43_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR5_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_41_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_41_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR4_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_39_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_39_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR3_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_37_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_37_o<4>1:O)| BUFG(*)(RegFile/Write_Dec/RR2_0) | 32    |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_35_o(RegFile/Write_Dec/GND_42_o_sel[4]_equal_35_o<4>1:O)| NONE(*)(RegFile/Write_Dec/RR1_0) | 32    |
clk                                                                                             | BUFGP                            | 1054  |
------------------------------------------------------------------------------------------------+----------------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.621ns (Maximum Frequency: 276.144MHz)
   Minimum input arrival time before clock: 7.493ns
   Maximum output required time after clock: 8.853ns
   Maximum combinational path delay: 8.767ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.621ns (frequency: 276.144MHz)
  Total number of paths / destination ports: 5425 / 30
-------------------------------------------------------------------------
Delay:               3.621ns (Levels of Logic = 34)
  Source:            pcreg/q_2 (FF)
  Destination:       pcreg/q_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pcreg/q_2 to pcreg/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  pcreg/q_2 (pcreg/q_2)
     INV:I->O              1   0.113   0.000  pcadd1/Madd_S_lut<2>_INV_0 (pcadd1/Madd_S_lut<2>)
     MUXCY:S->O            1   0.353   0.000  pcadd1/Madd_S_cy<2> (pcadd1/Madd_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<3> (pcadd1/Madd_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<4> (pcadd1/Madd_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<5> (pcadd1/Madd_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<6> (pcadd1/Madd_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<7> (pcadd1/Madd_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<8> (pcadd1/Madd_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<9> (pcadd1/Madd_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<10> (pcadd1/Madd_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<11> (pcadd1/Madd_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<12> (pcadd1/Madd_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<13> (pcadd1/Madd_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<14> (pcadd1/Madd_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<15> (pcadd1/Madd_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<16> (pcadd1/Madd_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<17> (pcadd1/Madd_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<18> (pcadd1/Madd_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<19> (pcadd1/Madd_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<20> (pcadd1/Madd_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<21> (pcadd1/Madd_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<22> (pcadd1/Madd_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<23> (pcadd1/Madd_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<24> (pcadd1/Madd_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<25> (pcadd1/Madd_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<26> (pcadd1/Madd_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<27> (pcadd1/Madd_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<28> (pcadd1/Madd_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  pcadd1/Madd_S_cy<29> (pcadd1/Madd_S_cy<29>)
     XORCY:CI->O           2   0.370   0.299  pcadd1/Madd_S_xor<30> (pcplus4<30>)
     LUT2:I1->O            1   0.097   0.000  pcadd2/Madd_S_lut<30> (pcadd2/Madd_S_lut<30>)
     MUXCY:S->O            0   0.353   0.000  pcadd2/Madd_S_cy<30> (pcadd2/Madd_S_cy<30>)
     XORCY:CI->O           1   0.370   0.295  pcadd2/Madd_S_xor<31> (Adder2out<31>)
     LUT4:I3->O            1   0.097   0.000  mux4out<31>1 (mux4out<31>)
     FDC:D                     0.008          pcreg/q_31
    ----------------------------------------
    Total                      3.621ns (2.743ns logic, 0.878ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_33_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR0_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_33_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR0_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_95_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR31_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_95_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR31_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_93_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR30_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_93_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR30_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR30_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_91_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR29_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_91_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR29_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR29_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_89_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR28_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_89_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR28_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR28_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_87_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR27_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_87_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR27_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR27_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_85_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR26_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_85_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR26_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR26_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_83_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR25_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_83_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR25_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR25_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_81_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR24_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_81_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR24_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_79_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR23_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_79_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR23_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_77_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR22_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_77_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR22_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_75_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR21_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_75_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR21_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR21_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_73_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR20_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_73_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR20_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR20_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_71_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR19_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_71_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR19_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_69_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR18_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_69_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR18_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_67_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR17_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_67_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR17_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/PWR_10_o_sel[4]_equal_65_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR16_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/PWR_10_o_sel[4]_equal_65_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR16_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_63_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR15_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_63_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR15_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR15_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_61_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR14_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_61_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR14_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_59_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR13_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_59_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR13_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_57_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR12_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_57_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR12_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_55_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR11_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_55_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR11_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_53_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR10_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_53_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR10_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_51_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR9_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_51_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR9_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_49_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR8_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_49_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR8_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_47_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR7_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_47_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR7_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_45_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR6_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_45_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR6_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_43_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR5_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_43_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR5_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_41_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR4_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_41_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR4_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_39_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR3_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_39_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR3_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_37_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR2_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_37_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR2_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegFile/Write_Dec/GND_42_o_sel[4]_equal_35_o'
  Total number of paths / destination ports: 915433 / 64
-------------------------------------------------------------------------
Offset:              7.493ns (Levels of Logic = 73)
  Source:            instr<22> (PAD)
  Destination:       RegFile/Write_Dec/RR1_31 (LATCH)
  Destination Clock: RegFile/Write_Dec/GND_42_o_sel[4]_equal_35_o falling

  Data Path: instr<22> to RegFile/Write_Dec/RR1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<23> (AluFile/Mmux__n0048_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<24> (AluFile/Mmux__n0048_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<25> (AluFile/Mmux__n0048_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<26> (AluFile/Mmux__n0048_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<27> (AluFile/Mmux__n0048_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<28> (AluFile/Mmux__n0048_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<29> (AluFile/Mmux__n0048_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Mmux__n0048_rs_cy<30> (AluFile/Mmux__n0048_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<31> (AluFile/_n0048<31>)
     LUT5:I3->O            3   0.097   0.305  AluFile/Mmux_A251 (aluout_31_OBUF)
     LUT3:I2->O           32   0.097   0.000  pcmux5/Mmux_y251 (Writedata<31>)
     LDE:D                    -0.028          RegFile/Write_Dec/RR1_31
    ----------------------------------------
    Total                      7.493ns (3.785ns logic, 3.708ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1016 / 60
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 33)
  Source:            instr<0> (PAD)
  Destination:       pcreg/q_31 (FF)
  Destination Clock: clk rising

  Data Path: instr<0> to pcreg/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.402  instr_0_IBUF (instr_0_IBUF)
     LUT2:I0->O            1   0.097   0.000  pcadd2/Madd_S_lut<2> (pcadd2/Madd_S_lut<2>)
     MUXCY:S->O            1   0.353   0.000  pcadd2/Madd_S_cy<2> (pcadd2/Madd_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<3> (pcadd2/Madd_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<4> (pcadd2/Madd_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<5> (pcadd2/Madd_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<6> (pcadd2/Madd_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<7> (pcadd2/Madd_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<8> (pcadd2/Madd_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<9> (pcadd2/Madd_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<10> (pcadd2/Madd_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<11> (pcadd2/Madd_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<12> (pcadd2/Madd_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<13> (pcadd2/Madd_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<14> (pcadd2/Madd_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<15> (pcadd2/Madd_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<16> (pcadd2/Madd_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<17> (pcadd2/Madd_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<18> (pcadd2/Madd_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<19> (pcadd2/Madd_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<20> (pcadd2/Madd_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<21> (pcadd2/Madd_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<22> (pcadd2/Madd_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<23> (pcadd2/Madd_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<24> (pcadd2/Madd_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<25> (pcadd2/Madd_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<26> (pcadd2/Madd_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<27> (pcadd2/Madd_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<28> (pcadd2/Madd_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  pcadd2/Madd_S_cy<29> (pcadd2/Madd_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  pcadd2/Madd_S_cy<30> (pcadd2/Madd_S_cy<30>)
     XORCY:CI->O           1   0.370   0.295  pcadd2/Madd_S_xor<31> (Adder2out<31>)
     LUT4:I3->O            1   0.097   0.000  mux4out<31>1 (mux4out<31>)
     FDC:D                     0.008          pcreg/q_31
    ----------------------------------------
    Total                      2.268ns (1.570ns logic, 0.698ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2683934 / 95
-------------------------------------------------------------------------
Offset:              8.853ns (Levels of Logic = 66)
  Source:            RegFile/k0/q_0 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: RegFile/k0/q_0 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  RegFile/k0/q_0 (RegFile/k0/q_0)
     LUT6:I2->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<23> (AluFile/_n0048<23>)
     LUT5:I3->O            3   0.097   0.703  AluFile/Mmux_A161 (aluout_23_OBUF)
     LUT6:I0->O            1   0.097   0.683  AluFile/zflag<31>3 (AluFile/zflag<31>2)
     LUT6:I1->O            1   0.097   0.279  AluFile/zflag<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      8.853ns (4.058ns logic, 4.795ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1831346 / 65
-------------------------------------------------------------------------
Delay:               8.767ns (Levels of Logic = 67)
  Source:            instr<22> (PAD)
  Destination:       zero (PAD)

  Data Path: instr<22> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   0.835  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegFile/mux1/Mmux_y_81 (RegFile/mux1/Mmux_y_81)
     LUT6:I2->O            1   0.097   0.000  RegFile/mux1/Mmux_y_3 (RegFile/mux1/Mmux_y_3)
     MUXF7:I1->O           3   0.279   0.566  RegFile/mux1/Mmux_y_2_f7 (Firstdata<0>)
     LUT4:I0->O            1   0.097   0.000  AluFile/Msub_S_lut<0> (AluFile/Msub_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Msub_S_cy<0> (AluFile/Msub_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<1> (AluFile/Msub_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<2> (AluFile/Msub_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<3> (AluFile/Msub_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<4> (AluFile/Msub_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<5> (AluFile/Msub_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<6> (AluFile/Msub_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<7> (AluFile/Msub_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<8> (AluFile/Msub_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<9> (AluFile/Msub_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<10> (AluFile/Msub_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<11> (AluFile/Msub_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<12> (AluFile/Msub_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<13> (AluFile/Msub_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<14> (AluFile/Msub_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<15> (AluFile/Msub_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<16> (AluFile/Msub_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<17> (AluFile/Msub_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<18> (AluFile/Msub_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<19> (AluFile/Msub_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<20> (AluFile/Msub_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<21> (AluFile/Msub_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<22> (AluFile/Msub_S_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<23> (AluFile/Msub_S_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<24> (AluFile/Msub_S_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<25> (AluFile/Msub_S_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<26> (AluFile/Msub_S_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<27> (AluFile/Msub_S_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<28> (AluFile/Msub_S_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Msub_S_cy<29> (AluFile/Msub_S_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  AluFile/Msub_S_cy<30> (AluFile/Msub_S_cy<30>)
     XORCY:CI->O           2   0.370   0.384  AluFile/Msub_S_xor<31> (AluFile/S<31>)
     LUT6:I4->O            1   0.097   0.683  AluFile/Mmux__n0048_A12 (AluFile/Mmux__n0048_rs_A<0>)
     LUT5:I0->O            1   0.097   0.000  AluFile/Mmux__n0048_rs_lut<0> (AluFile/Mmux__n0048_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  AluFile/Mmux__n0048_rs_cy<0> (AluFile/Mmux__n0048_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<1> (AluFile/Mmux__n0048_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<2> (AluFile/Mmux__n0048_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<3> (AluFile/Mmux__n0048_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<4> (AluFile/Mmux__n0048_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<5> (AluFile/Mmux__n0048_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<6> (AluFile/Mmux__n0048_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<7> (AluFile/Mmux__n0048_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<8> (AluFile/Mmux__n0048_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<9> (AluFile/Mmux__n0048_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<10> (AluFile/Mmux__n0048_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<11> (AluFile/Mmux__n0048_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<12> (AluFile/Mmux__n0048_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<13> (AluFile/Mmux__n0048_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<14> (AluFile/Mmux__n0048_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<15> (AluFile/Mmux__n0048_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<16> (AluFile/Mmux__n0048_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<17> (AluFile/Mmux__n0048_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<18> (AluFile/Mmux__n0048_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<19> (AluFile/Mmux__n0048_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<20> (AluFile/Mmux__n0048_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<21> (AluFile/Mmux__n0048_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AluFile/Mmux__n0048_rs_cy<22> (AluFile/Mmux__n0048_rs_cy<22>)
     XORCY:CI->O           1   0.370   0.379  AluFile/Mmux__n0048_rs_xor<23> (AluFile/_n0048<23>)
     LUT5:I3->O            3   0.097   0.703  AluFile/Mmux_A161 (aluout_23_OBUF)
     LUT6:I0->O            1   0.097   0.683  AluFile/zflag<31>3 (AluFile/zflag<31>2)
     LUT6:I1->O            1   0.097   0.279  AluFile/zflag<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      8.767ns (3.698ns logic, 5.069ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_57_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_61_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/GND_42_o_sel[4]_equal_63_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_65_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegFile/Write_Dec/PWR_10_o_sel[4]_equal_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.579|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
RegFile/Write_Dec/GND_42_o_sel[4]_equal_33_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_35_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_37_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_39_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_41_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_43_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_45_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_47_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_49_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_51_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_53_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_55_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_57_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_59_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_61_o|         |    0.759|         |         |
RegFile/Write_Dec/GND_42_o_sel[4]_equal_63_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_65_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_67_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_69_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_71_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_73_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_75_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_77_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_79_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_81_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_83_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_85_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_87_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_89_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_91_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_93_o|         |    0.759|         |         |
RegFile/Write_Dec/PWR_10_o_sel[4]_equal_95_o|         |    0.759|         |         |
clk                                         |    3.621|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.48 secs
 
--> 

Total memory usage is 4708012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1028 (   0 filtered)
Number of infos    :    3 (   0 filtered)

