#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1453550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14a0980 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1451880 .functor NOT 1, L_0x14cac60, C4<0>, C4<0>, C4<0>;
L_0x14caa10 .functor XOR 8, L_0x14ca7b0, L_0x14ca970, C4<00000000>, C4<00000000>;
L_0x14cab50 .functor XOR 8, L_0x14caa10, L_0x14caa80, C4<00000000>, C4<00000000>;
v0x14c8320_0 .net *"_ivl_10", 7 0, L_0x14caa80;  1 drivers
v0x14c8420_0 .net *"_ivl_12", 7 0, L_0x14cab50;  1 drivers
v0x14c8500_0 .net *"_ivl_2", 7 0, L_0x14ca710;  1 drivers
v0x14c85c0_0 .net *"_ivl_4", 7 0, L_0x14ca7b0;  1 drivers
v0x14c86a0_0 .net *"_ivl_6", 7 0, L_0x14ca970;  1 drivers
v0x14c87d0_0 .net *"_ivl_8", 7 0, L_0x14caa10;  1 drivers
v0x14c88b0_0 .net "areset", 0 0, L_0x1451c90;  1 drivers
v0x14c8950_0 .var "clk", 0 0;
v0x14c89f0_0 .net "predict_history_dut", 6 0, v0x14c7640_0;  1 drivers
v0x14c8b40_0 .net "predict_history_ref", 6 0, L_0x14ca4e0;  1 drivers
v0x14c8be0_0 .net "predict_pc", 6 0, L_0x14c9770;  1 drivers
v0x14c8c80_0 .net "predict_taken_dut", 0 0, v0x14c78f0_0;  1 drivers
v0x14c8d20_0 .net "predict_taken_ref", 0 0, L_0x14ca320;  1 drivers
v0x14c8dc0_0 .net "predict_valid", 0 0, v0x14c47e0_0;  1 drivers
v0x14c8e60_0 .var/2u "stats1", 223 0;
v0x14c8f00_0 .var/2u "strobe", 0 0;
v0x14c8fc0_0 .net "tb_match", 0 0, L_0x14cac60;  1 drivers
v0x14c9170_0 .net "tb_mismatch", 0 0, L_0x1451880;  1 drivers
v0x14c9210_0 .net "train_history", 6 0, L_0x14c9d20;  1 drivers
v0x14c92d0_0 .net "train_mispredicted", 0 0, L_0x14c9bc0;  1 drivers
v0x14c9370_0 .net "train_pc", 6 0, L_0x14c9eb0;  1 drivers
v0x14c9430_0 .net "train_taken", 0 0, L_0x14c99a0;  1 drivers
v0x14c94d0_0 .net "train_valid", 0 0, v0x14c5160_0;  1 drivers
v0x14c9570_0 .net "wavedrom_enable", 0 0, v0x14c5230_0;  1 drivers
v0x14c9610_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x14c52d0_0;  1 drivers
v0x14c96b0_0 .net "wavedrom_title", 511 0, v0x14c53b0_0;  1 drivers
L_0x14ca710 .concat [ 7 1 0 0], L_0x14ca4e0, L_0x14ca320;
L_0x14ca7b0 .concat [ 7 1 0 0], L_0x14ca4e0, L_0x14ca320;
L_0x14ca970 .concat [ 7 1 0 0], v0x14c7640_0, v0x14c78f0_0;
L_0x14caa80 .concat [ 7 1 0 0], L_0x14ca4e0, L_0x14ca320;
L_0x14cac60 .cmp/eeq 8, L_0x14ca710, L_0x14cab50;
S_0x1496b10 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x14a0980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1496770 .param/l "LNT" 0 3 22, C4<01>;
P_0x14967b0 .param/l "LT" 0 3 22, C4<10>;
P_0x14967f0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1496830 .param/l "ST" 0 3 22, C4<11>;
P_0x1496870 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1452170 .functor XOR 7, v0x14c2980_0, L_0x14c9770, C4<0000000>, C4<0000000>;
L_0x147ca10 .functor XOR 7, L_0x14c9d20, L_0x14c9eb0, C4<0000000>, C4<0000000>;
v0x148f950_0 .net *"_ivl_11", 0 0, L_0x14ca230;  1 drivers
L_0x7f0ef20411c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x148fc20_0 .net *"_ivl_12", 0 0, L_0x7f0ef20411c8;  1 drivers
L_0x7f0ef2041210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14518f0_0 .net *"_ivl_16", 6 0, L_0x7f0ef2041210;  1 drivers
v0x1451b30_0 .net *"_ivl_4", 1 0, L_0x14ca040;  1 drivers
v0x1451d00_0 .net *"_ivl_6", 8 0, L_0x14ca140;  1 drivers
L_0x7f0ef2041180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1452260_0 .net *"_ivl_9", 1 0, L_0x7f0ef2041180;  1 drivers
v0x14c2660_0 .net "areset", 0 0, L_0x1451c90;  alias, 1 drivers
v0x14c2720_0 .net "clk", 0 0, v0x14c8950_0;  1 drivers
v0x14c27e0 .array "pht", 0 127, 1 0;
v0x14c28a0_0 .net "predict_history", 6 0, L_0x14ca4e0;  alias, 1 drivers
v0x14c2980_0 .var "predict_history_r", 6 0;
v0x14c2a60_0 .net "predict_index", 6 0, L_0x1452170;  1 drivers
v0x14c2b40_0 .net "predict_pc", 6 0, L_0x14c9770;  alias, 1 drivers
v0x14c2c20_0 .net "predict_taken", 0 0, L_0x14ca320;  alias, 1 drivers
v0x14c2ce0_0 .net "predict_valid", 0 0, v0x14c47e0_0;  alias, 1 drivers
v0x14c2da0_0 .net "train_history", 6 0, L_0x14c9d20;  alias, 1 drivers
v0x14c2e80_0 .net "train_index", 6 0, L_0x147ca10;  1 drivers
v0x14c2f60_0 .net "train_mispredicted", 0 0, L_0x14c9bc0;  alias, 1 drivers
v0x14c3020_0 .net "train_pc", 6 0, L_0x14c9eb0;  alias, 1 drivers
v0x14c3100_0 .net "train_taken", 0 0, L_0x14c99a0;  alias, 1 drivers
v0x14c31c0_0 .net "train_valid", 0 0, v0x14c5160_0;  alias, 1 drivers
E_0x14622a0 .event posedge, v0x14c2660_0, v0x14c2720_0;
L_0x14ca040 .array/port v0x14c27e0, L_0x14ca140;
L_0x14ca140 .concat [ 7 2 0 0], L_0x1452170, L_0x7f0ef2041180;
L_0x14ca230 .part L_0x14ca040, 1, 1;
L_0x14ca320 .functor MUXZ 1, L_0x7f0ef20411c8, L_0x14ca230, v0x14c47e0_0, C4<>;
L_0x14ca4e0 .functor MUXZ 7, L_0x7f0ef2041210, v0x14c2980_0, v0x14c47e0_0, C4<>;
S_0x14555c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1496b10;
 .timescale -12 -12;
v0x148f530_0 .var/i "i", 31 0;
S_0x14c33e0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x14a0980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x14c3590 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1451c90 .functor BUFZ 1, v0x14c48b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f0ef20410a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14c4070_0 .net *"_ivl_10", 0 0, L_0x7f0ef20410a8;  1 drivers
L_0x7f0ef20410f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14c4150_0 .net *"_ivl_14", 6 0, L_0x7f0ef20410f0;  1 drivers
L_0x7f0ef2041138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14c4230_0 .net *"_ivl_18", 6 0, L_0x7f0ef2041138;  1 drivers
L_0x7f0ef2041018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14c42f0_0 .net *"_ivl_2", 6 0, L_0x7f0ef2041018;  1 drivers
L_0x7f0ef2041060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14c43d0_0 .net *"_ivl_6", 0 0, L_0x7f0ef2041060;  1 drivers
v0x14c4500_0 .net "areset", 0 0, L_0x1451c90;  alias, 1 drivers
v0x14c45a0_0 .net "clk", 0 0, v0x14c8950_0;  alias, 1 drivers
v0x14c4670_0 .net "predict_pc", 6 0, L_0x14c9770;  alias, 1 drivers
v0x14c4740_0 .var "predict_pc_r", 6 0;
v0x14c47e0_0 .var "predict_valid", 0 0;
v0x14c48b0_0 .var "reset", 0 0;
v0x14c4950_0 .net "tb_match", 0 0, L_0x14cac60;  alias, 1 drivers
v0x14c4a10_0 .net "train_history", 6 0, L_0x14c9d20;  alias, 1 drivers
v0x14c4b00_0 .var "train_history_r", 6 0;
v0x14c4bc0_0 .net "train_mispredicted", 0 0, L_0x14c9bc0;  alias, 1 drivers
v0x14c4c90_0 .var "train_mispredicted_r", 0 0;
v0x14c4d30_0 .net "train_pc", 6 0, L_0x14c9eb0;  alias, 1 drivers
v0x14c4f30_0 .var "train_pc_r", 6 0;
v0x14c4ff0_0 .net "train_taken", 0 0, L_0x14c99a0;  alias, 1 drivers
v0x14c50c0_0 .var "train_taken_r", 0 0;
v0x14c5160_0 .var "train_valid", 0 0;
v0x14c5230_0 .var "wavedrom_enable", 0 0;
v0x14c52d0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x14c53b0_0 .var "wavedrom_title", 511 0;
E_0x1461740/0 .event negedge, v0x14c2720_0;
E_0x1461740/1 .event posedge, v0x14c2720_0;
E_0x1461740 .event/or E_0x1461740/0, E_0x1461740/1;
L_0x14c9770 .functor MUXZ 7, L_0x7f0ef2041018, v0x14c4740_0, v0x14c47e0_0, C4<>;
L_0x14c99a0 .functor MUXZ 1, L_0x7f0ef2041060, v0x14c50c0_0, v0x14c5160_0, C4<>;
L_0x14c9bc0 .functor MUXZ 1, L_0x7f0ef20410a8, v0x14c4c90_0, v0x14c5160_0, C4<>;
L_0x14c9d20 .functor MUXZ 7, L_0x7f0ef20410f0, v0x14c4b00_0, v0x14c5160_0, C4<>;
L_0x14c9eb0 .functor MUXZ 7, L_0x7f0ef2041138, v0x14c4f30_0, v0x14c5160_0, C4<>;
S_0x14c3650 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x14c33e0;
 .timescale -12 -12;
v0x14c38b0_0 .var/2u "arfail", 0 0;
v0x14c3990_0 .var "async", 0 0;
v0x14c3a50_0 .var/2u "datafail", 0 0;
v0x14c3af0_0 .var/2u "srfail", 0 0;
E_0x14614f0 .event posedge, v0x14c2720_0;
E_0x14439f0 .event negedge, v0x14c2720_0;
TD_tb.stim1.reset_test ;
    %wait E_0x14614f0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14614f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x14439f0;
    %load/vec4 v0x14c4950_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14c3a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %wait E_0x14614f0;
    %load/vec4 v0x14c4950_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14c38b0_0, 0, 1;
    %wait E_0x14614f0;
    %load/vec4 v0x14c4950_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14c3af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %load/vec4 v0x14c3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14c38b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x14c3990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x14c3a50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14c3990_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x14c3bb0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x14c33e0;
 .timescale -12 -12;
v0x14c3db0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14c3e90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x14c33e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14c5630 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x14a0980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x14c6080_0 .var "GHR", 6 0;
v0x14c6180 .array "PHT", 0 127, 1 0;
v0x14c7240_0 .net "areset", 0 0, L_0x1451c90;  alias, 1 drivers
v0x14c7360_0 .net "clk", 0 0, v0x14c8950_0;  alias, 1 drivers
v0x14c7450_0 .var/i "i", 31 0;
v0x14c7560_0 .net "predict_history", 6 0, v0x14c7640_0;  alias, 1 drivers
v0x14c7640_0 .var "predict_history_reg", 6 0;
v0x14c7720_0 .net "predict_pc", 6 0, L_0x14c9770;  alias, 1 drivers
v0x14c7830_0 .net "predict_taken", 0 0, v0x14c78f0_0;  alias, 1 drivers
v0x14c78f0_0 .var "predict_taken_reg", 0 0;
v0x14c79b0_0 .net "predict_valid", 0 0, v0x14c47e0_0;  alias, 1 drivers
v0x14c7a50_0 .net "train_history", 6 0, L_0x14c9d20;  alias, 1 drivers
v0x14c7b60_0 .net "train_mispredicted", 0 0, L_0x14c9bc0;  alias, 1 drivers
v0x14c7c50_0 .net "train_pc", 6 0, L_0x14c9eb0;  alias, 1 drivers
v0x14c7d60_0 .net "train_taken", 0 0, L_0x14c99a0;  alias, 1 drivers
v0x14c7e50_0 .net "train_valid", 0 0, v0x14c5160_0;  alias, 1 drivers
v0x14c6180_0 .array/port v0x14c6180, 0;
v0x14c6180_1 .array/port v0x14c6180, 1;
E_0x14a8800/0 .event anyedge, v0x14c6080_0, v0x14c2b40_0, v0x14c6180_0, v0x14c6180_1;
v0x14c6180_2 .array/port v0x14c6180, 2;
v0x14c6180_3 .array/port v0x14c6180, 3;
v0x14c6180_4 .array/port v0x14c6180, 4;
v0x14c6180_5 .array/port v0x14c6180, 5;
E_0x14a8800/1 .event anyedge, v0x14c6180_2, v0x14c6180_3, v0x14c6180_4, v0x14c6180_5;
v0x14c6180_6 .array/port v0x14c6180, 6;
v0x14c6180_7 .array/port v0x14c6180, 7;
v0x14c6180_8 .array/port v0x14c6180, 8;
v0x14c6180_9 .array/port v0x14c6180, 9;
E_0x14a8800/2 .event anyedge, v0x14c6180_6, v0x14c6180_7, v0x14c6180_8, v0x14c6180_9;
v0x14c6180_10 .array/port v0x14c6180, 10;
v0x14c6180_11 .array/port v0x14c6180, 11;
v0x14c6180_12 .array/port v0x14c6180, 12;
v0x14c6180_13 .array/port v0x14c6180, 13;
E_0x14a8800/3 .event anyedge, v0x14c6180_10, v0x14c6180_11, v0x14c6180_12, v0x14c6180_13;
v0x14c6180_14 .array/port v0x14c6180, 14;
v0x14c6180_15 .array/port v0x14c6180, 15;
v0x14c6180_16 .array/port v0x14c6180, 16;
v0x14c6180_17 .array/port v0x14c6180, 17;
E_0x14a8800/4 .event anyedge, v0x14c6180_14, v0x14c6180_15, v0x14c6180_16, v0x14c6180_17;
v0x14c6180_18 .array/port v0x14c6180, 18;
v0x14c6180_19 .array/port v0x14c6180, 19;
v0x14c6180_20 .array/port v0x14c6180, 20;
v0x14c6180_21 .array/port v0x14c6180, 21;
E_0x14a8800/5 .event anyedge, v0x14c6180_18, v0x14c6180_19, v0x14c6180_20, v0x14c6180_21;
v0x14c6180_22 .array/port v0x14c6180, 22;
v0x14c6180_23 .array/port v0x14c6180, 23;
v0x14c6180_24 .array/port v0x14c6180, 24;
v0x14c6180_25 .array/port v0x14c6180, 25;
E_0x14a8800/6 .event anyedge, v0x14c6180_22, v0x14c6180_23, v0x14c6180_24, v0x14c6180_25;
v0x14c6180_26 .array/port v0x14c6180, 26;
v0x14c6180_27 .array/port v0x14c6180, 27;
v0x14c6180_28 .array/port v0x14c6180, 28;
v0x14c6180_29 .array/port v0x14c6180, 29;
E_0x14a8800/7 .event anyedge, v0x14c6180_26, v0x14c6180_27, v0x14c6180_28, v0x14c6180_29;
v0x14c6180_30 .array/port v0x14c6180, 30;
v0x14c6180_31 .array/port v0x14c6180, 31;
v0x14c6180_32 .array/port v0x14c6180, 32;
v0x14c6180_33 .array/port v0x14c6180, 33;
E_0x14a8800/8 .event anyedge, v0x14c6180_30, v0x14c6180_31, v0x14c6180_32, v0x14c6180_33;
v0x14c6180_34 .array/port v0x14c6180, 34;
v0x14c6180_35 .array/port v0x14c6180, 35;
v0x14c6180_36 .array/port v0x14c6180, 36;
v0x14c6180_37 .array/port v0x14c6180, 37;
E_0x14a8800/9 .event anyedge, v0x14c6180_34, v0x14c6180_35, v0x14c6180_36, v0x14c6180_37;
v0x14c6180_38 .array/port v0x14c6180, 38;
v0x14c6180_39 .array/port v0x14c6180, 39;
v0x14c6180_40 .array/port v0x14c6180, 40;
v0x14c6180_41 .array/port v0x14c6180, 41;
E_0x14a8800/10 .event anyedge, v0x14c6180_38, v0x14c6180_39, v0x14c6180_40, v0x14c6180_41;
v0x14c6180_42 .array/port v0x14c6180, 42;
v0x14c6180_43 .array/port v0x14c6180, 43;
v0x14c6180_44 .array/port v0x14c6180, 44;
v0x14c6180_45 .array/port v0x14c6180, 45;
E_0x14a8800/11 .event anyedge, v0x14c6180_42, v0x14c6180_43, v0x14c6180_44, v0x14c6180_45;
v0x14c6180_46 .array/port v0x14c6180, 46;
v0x14c6180_47 .array/port v0x14c6180, 47;
v0x14c6180_48 .array/port v0x14c6180, 48;
v0x14c6180_49 .array/port v0x14c6180, 49;
E_0x14a8800/12 .event anyedge, v0x14c6180_46, v0x14c6180_47, v0x14c6180_48, v0x14c6180_49;
v0x14c6180_50 .array/port v0x14c6180, 50;
v0x14c6180_51 .array/port v0x14c6180, 51;
v0x14c6180_52 .array/port v0x14c6180, 52;
v0x14c6180_53 .array/port v0x14c6180, 53;
E_0x14a8800/13 .event anyedge, v0x14c6180_50, v0x14c6180_51, v0x14c6180_52, v0x14c6180_53;
v0x14c6180_54 .array/port v0x14c6180, 54;
v0x14c6180_55 .array/port v0x14c6180, 55;
v0x14c6180_56 .array/port v0x14c6180, 56;
v0x14c6180_57 .array/port v0x14c6180, 57;
E_0x14a8800/14 .event anyedge, v0x14c6180_54, v0x14c6180_55, v0x14c6180_56, v0x14c6180_57;
v0x14c6180_58 .array/port v0x14c6180, 58;
v0x14c6180_59 .array/port v0x14c6180, 59;
v0x14c6180_60 .array/port v0x14c6180, 60;
v0x14c6180_61 .array/port v0x14c6180, 61;
E_0x14a8800/15 .event anyedge, v0x14c6180_58, v0x14c6180_59, v0x14c6180_60, v0x14c6180_61;
v0x14c6180_62 .array/port v0x14c6180, 62;
v0x14c6180_63 .array/port v0x14c6180, 63;
v0x14c6180_64 .array/port v0x14c6180, 64;
v0x14c6180_65 .array/port v0x14c6180, 65;
E_0x14a8800/16 .event anyedge, v0x14c6180_62, v0x14c6180_63, v0x14c6180_64, v0x14c6180_65;
v0x14c6180_66 .array/port v0x14c6180, 66;
v0x14c6180_67 .array/port v0x14c6180, 67;
v0x14c6180_68 .array/port v0x14c6180, 68;
v0x14c6180_69 .array/port v0x14c6180, 69;
E_0x14a8800/17 .event anyedge, v0x14c6180_66, v0x14c6180_67, v0x14c6180_68, v0x14c6180_69;
v0x14c6180_70 .array/port v0x14c6180, 70;
v0x14c6180_71 .array/port v0x14c6180, 71;
v0x14c6180_72 .array/port v0x14c6180, 72;
v0x14c6180_73 .array/port v0x14c6180, 73;
E_0x14a8800/18 .event anyedge, v0x14c6180_70, v0x14c6180_71, v0x14c6180_72, v0x14c6180_73;
v0x14c6180_74 .array/port v0x14c6180, 74;
v0x14c6180_75 .array/port v0x14c6180, 75;
v0x14c6180_76 .array/port v0x14c6180, 76;
v0x14c6180_77 .array/port v0x14c6180, 77;
E_0x14a8800/19 .event anyedge, v0x14c6180_74, v0x14c6180_75, v0x14c6180_76, v0x14c6180_77;
v0x14c6180_78 .array/port v0x14c6180, 78;
v0x14c6180_79 .array/port v0x14c6180, 79;
v0x14c6180_80 .array/port v0x14c6180, 80;
v0x14c6180_81 .array/port v0x14c6180, 81;
E_0x14a8800/20 .event anyedge, v0x14c6180_78, v0x14c6180_79, v0x14c6180_80, v0x14c6180_81;
v0x14c6180_82 .array/port v0x14c6180, 82;
v0x14c6180_83 .array/port v0x14c6180, 83;
v0x14c6180_84 .array/port v0x14c6180, 84;
v0x14c6180_85 .array/port v0x14c6180, 85;
E_0x14a8800/21 .event anyedge, v0x14c6180_82, v0x14c6180_83, v0x14c6180_84, v0x14c6180_85;
v0x14c6180_86 .array/port v0x14c6180, 86;
v0x14c6180_87 .array/port v0x14c6180, 87;
v0x14c6180_88 .array/port v0x14c6180, 88;
v0x14c6180_89 .array/port v0x14c6180, 89;
E_0x14a8800/22 .event anyedge, v0x14c6180_86, v0x14c6180_87, v0x14c6180_88, v0x14c6180_89;
v0x14c6180_90 .array/port v0x14c6180, 90;
v0x14c6180_91 .array/port v0x14c6180, 91;
v0x14c6180_92 .array/port v0x14c6180, 92;
v0x14c6180_93 .array/port v0x14c6180, 93;
E_0x14a8800/23 .event anyedge, v0x14c6180_90, v0x14c6180_91, v0x14c6180_92, v0x14c6180_93;
v0x14c6180_94 .array/port v0x14c6180, 94;
v0x14c6180_95 .array/port v0x14c6180, 95;
v0x14c6180_96 .array/port v0x14c6180, 96;
v0x14c6180_97 .array/port v0x14c6180, 97;
E_0x14a8800/24 .event anyedge, v0x14c6180_94, v0x14c6180_95, v0x14c6180_96, v0x14c6180_97;
v0x14c6180_98 .array/port v0x14c6180, 98;
v0x14c6180_99 .array/port v0x14c6180, 99;
v0x14c6180_100 .array/port v0x14c6180, 100;
v0x14c6180_101 .array/port v0x14c6180, 101;
E_0x14a8800/25 .event anyedge, v0x14c6180_98, v0x14c6180_99, v0x14c6180_100, v0x14c6180_101;
v0x14c6180_102 .array/port v0x14c6180, 102;
v0x14c6180_103 .array/port v0x14c6180, 103;
v0x14c6180_104 .array/port v0x14c6180, 104;
v0x14c6180_105 .array/port v0x14c6180, 105;
E_0x14a8800/26 .event anyedge, v0x14c6180_102, v0x14c6180_103, v0x14c6180_104, v0x14c6180_105;
v0x14c6180_106 .array/port v0x14c6180, 106;
v0x14c6180_107 .array/port v0x14c6180, 107;
v0x14c6180_108 .array/port v0x14c6180, 108;
v0x14c6180_109 .array/port v0x14c6180, 109;
E_0x14a8800/27 .event anyedge, v0x14c6180_106, v0x14c6180_107, v0x14c6180_108, v0x14c6180_109;
v0x14c6180_110 .array/port v0x14c6180, 110;
v0x14c6180_111 .array/port v0x14c6180, 111;
v0x14c6180_112 .array/port v0x14c6180, 112;
v0x14c6180_113 .array/port v0x14c6180, 113;
E_0x14a8800/28 .event anyedge, v0x14c6180_110, v0x14c6180_111, v0x14c6180_112, v0x14c6180_113;
v0x14c6180_114 .array/port v0x14c6180, 114;
v0x14c6180_115 .array/port v0x14c6180, 115;
v0x14c6180_116 .array/port v0x14c6180, 116;
v0x14c6180_117 .array/port v0x14c6180, 117;
E_0x14a8800/29 .event anyedge, v0x14c6180_114, v0x14c6180_115, v0x14c6180_116, v0x14c6180_117;
v0x14c6180_118 .array/port v0x14c6180, 118;
v0x14c6180_119 .array/port v0x14c6180, 119;
v0x14c6180_120 .array/port v0x14c6180, 120;
v0x14c6180_121 .array/port v0x14c6180, 121;
E_0x14a8800/30 .event anyedge, v0x14c6180_118, v0x14c6180_119, v0x14c6180_120, v0x14c6180_121;
v0x14c6180_122 .array/port v0x14c6180, 122;
v0x14c6180_123 .array/port v0x14c6180, 123;
v0x14c6180_124 .array/port v0x14c6180, 124;
v0x14c6180_125 .array/port v0x14c6180, 125;
E_0x14a8800/31 .event anyedge, v0x14c6180_122, v0x14c6180_123, v0x14c6180_124, v0x14c6180_125;
v0x14c6180_126 .array/port v0x14c6180, 126;
v0x14c6180_127 .array/port v0x14c6180, 127;
E_0x14a8800/32 .event anyedge, v0x14c6180_126, v0x14c6180_127;
E_0x14a8800 .event/or E_0x14a8800/0, E_0x14a8800/1, E_0x14a8800/2, E_0x14a8800/3, E_0x14a8800/4, E_0x14a8800/5, E_0x14a8800/6, E_0x14a8800/7, E_0x14a8800/8, E_0x14a8800/9, E_0x14a8800/10, E_0x14a8800/11, E_0x14a8800/12, E_0x14a8800/13, E_0x14a8800/14, E_0x14a8800/15, E_0x14a8800/16, E_0x14a8800/17, E_0x14a8800/18, E_0x14a8800/19, E_0x14a8800/20, E_0x14a8800/21, E_0x14a8800/22, E_0x14a8800/23, E_0x14a8800/24, E_0x14a8800/25, E_0x14a8800/26, E_0x14a8800/27, E_0x14a8800/28, E_0x14a8800/29, E_0x14a8800/30, E_0x14a8800/31, E_0x14a8800/32;
S_0x14c5d80 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 35, 4 35 0, S_0x14c5630;
 .timescale 0 0;
v0x14c5f80_0 .var/i "index", 31 0;
S_0x14c8100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x14a0980;
 .timescale -12 -12;
E_0x14a8af0 .event anyedge, v0x14c8f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14c8f00_0;
    %nor/r;
    %assign/vec4 v0x14c8f00_0, 0;
    %wait E_0x14a8af0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14c33e0;
T_4 ;
    %wait E_0x14614f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c47e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c4c90_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x14c4f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c50c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c47e0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x14c4740_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c3990_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x14c3650;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14c3e90;
    %join;
    %wait E_0x14614f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c47e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14c4740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c47e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14c4f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c50c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c4c90_0, 0;
    %wait E_0x14439f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14614f0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c50c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14614f0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14c3e90;
    %join;
    %wait E_0x14614f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14c4740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c47e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14c4f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c50c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c4c90_0, 0;
    %wait E_0x14439f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c48b0_0, 0;
    %wait E_0x14614f0;
    %wait E_0x14614f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c50c0_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14614f0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c50c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %wait E_0x14614f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c5160_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14614f0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14c3e90;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1461740;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x14c5160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14c50c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x14c4f30_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x14c4740_0, 0;
    %assign/vec4 v0x14c47e0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x14c4b00_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x14c4c90_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1496b10;
T_5 ;
    %wait E_0x14622a0;
    %load/vec4 v0x14c2660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x14555c0;
    %jmp t_0;
    .scope S_0x14555c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148f530_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x148f530_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x148f530_0;
    %store/vec4a v0x14c27e0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x148f530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x148f530_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1496b10;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14c2980_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14c2ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x14c2980_0;
    %load/vec4 v0x14c2c20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x14c2980_0, 0;
T_5.5 ;
    %load/vec4 v0x14c31c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x14c2e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14c27e0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x14c3100_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x14c2e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14c27e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x14c2e80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c27e0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x14c2e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14c27e0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x14c3100_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x14c2e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14c27e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x14c2e80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c27e0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x14c2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x14c2da0_0;
    %load/vec4 v0x14c3100_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x14c2980_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14c5630;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14c6080_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c7450_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x14c7450_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x14c7450_0;
    %store/vec4a v0x14c6180, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x14c7450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c7450_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x14c5630;
T_7 ;
    %wait E_0x14622a0;
    %load/vec4 v0x14c7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c6080_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c7450_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x14c7450_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x14c7450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c6180, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x14c7450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c7450_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14c7e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x14c5d80;
    %jmp t_2;
    .scope S_0x14c5d80;
t_3 ;
    %load/vec4 v0x14c7c50_0;
    %pad/u 32;
    %load/vec4 v0x14c7a50_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x14c5f80_0, 0, 32;
    %load/vec4 v0x14c7d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x14c5f80_0;
    %load/vec4a v0x14c6180, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x14c5f80_0;
    %load/vec4a v0x14c6180, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x14c5f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c6180, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x14c5f80_0;
    %load/vec4a v0x14c6180, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x14c5f80_0;
    %load/vec4a v0x14c6180, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x14c5f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c6180, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x14c7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x14c7a50_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x14c7d60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14c6080_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x14c6080_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x14c7d60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14c6080_0, 0;
T_7.14 ;
    %end;
    .scope S_0x14c5630;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x14c79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x14c6080_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x14c7720_0;
    %load/vec4 v0x14c6080_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14c6180, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14c6080_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14c5630;
T_8 ;
    %wait E_0x14a8800;
    %load/vec4 v0x14c6080_0;
    %store/vec4 v0x14c7640_0, 0, 7;
    %load/vec4 v0x14c7720_0;
    %load/vec4 v0x14c6080_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14c6180, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x14c78f0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14a0980;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c8950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c8f00_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x14a0980;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x14c8950_0;
    %inv;
    %store/vec4 v0x14c8950_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x14a0980;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14c45a0_0, v0x14c9170_0, v0x14c8950_0, v0x14c88b0_0, v0x14c8dc0_0, v0x14c8be0_0, v0x14c94d0_0, v0x14c9430_0, v0x14c92d0_0, v0x14c9210_0, v0x14c9370_0, v0x14c8d20_0, v0x14c8c80_0, v0x14c8b40_0, v0x14c89f0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x14a0980;
T_12 ;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x14a0980;
T_13 ;
    %wait E_0x1461740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14c8e60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14c8e60_0, 4, 32;
    %load/vec4 v0x14c8fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14c8e60_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14c8e60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14c8e60_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x14c8d20_0;
    %load/vec4 v0x14c8d20_0;
    %load/vec4 v0x14c8c80_0;
    %xor;
    %load/vec4 v0x14c8d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14c8e60_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14c8e60_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x14c8b40_0;
    %load/vec4 v0x14c8b40_0;
    %load/vec4 v0x14c89f0_0;
    %xor;
    %load/vec4 v0x14c8b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14c8e60_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x14c8e60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14c8e60_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter5/response1/top_module.sv";
