//--------------------------------------------------------------------------------
// Auto-generated by Migen (562c046) & LiteX (113f7f40) on 2019-07-07 07:57:46
//--------------------------------------------------------------------------------
module top(
	output reg serial_tx,
	input serial_rx,
	input serial_cts,
	input serial_rts,
	input clk50,
	input user_btn,
	output ddram_clock_p,
	output ddram_clock_n,
	output reg spiflash4x_cs_n,
	output reg spiflash4x_clk,
	inout [3:0] spiflash4x_dq,
	output reg [12:0] ddram_a,
	output reg [1:0] ddram_ba,
	output reg ddram_cke,
	output reg ddram_ras_n,
	output reg ddram_cas_n,
	output reg ddram_we_n,
	inout [15:0] ddram_dq,
	output [1:0] ddram_dqs,
	output [1:0] ddram_dm
);

wire basesoc_ctrl_reset_reset_re;
wire basesoc_ctrl_reset_reset_r;
reg basesoc_ctrl_reset_reset_w = 1'd0;
reg [31:0] basesoc_ctrl_storage_full = 32'd305419896;
wire [31:0] basesoc_ctrl_storage;
reg basesoc_ctrl_re = 1'd0;
wire [31:0] basesoc_ctrl_bus_errors_status;
wire basesoc_ctrl_reset;
wire basesoc_ctrl_bus_error;
reg [31:0] basesoc_ctrl_bus_errors = 32'd0;
wire basesoc_lm32_reset;
wire [29:0] basesoc_lm32_ibus_adr;
wire [31:0] basesoc_lm32_ibus_dat_w;
wire [31:0] basesoc_lm32_ibus_dat_r;
wire [3:0] basesoc_lm32_ibus_sel;
wire basesoc_lm32_ibus_cyc;
wire basesoc_lm32_ibus_stb;
wire basesoc_lm32_ibus_ack;
wire basesoc_lm32_ibus_we;
wire [2:0] basesoc_lm32_ibus_cti;
wire [1:0] basesoc_lm32_ibus_bte;
wire basesoc_lm32_ibus_err;
wire [29:0] basesoc_lm32_dbus_adr;
wire [31:0] basesoc_lm32_dbus_dat_w;
wire [31:0] basesoc_lm32_dbus_dat_r;
wire [3:0] basesoc_lm32_dbus_sel;
wire basesoc_lm32_dbus_cyc;
wire basesoc_lm32_dbus_stb;
wire basesoc_lm32_dbus_ack;
wire basesoc_lm32_dbus_we;
wire [2:0] basesoc_lm32_dbus_cti;
wire [1:0] basesoc_lm32_dbus_bte;
wire basesoc_lm32_dbus_err;
reg [31:0] basesoc_lm32_interrupt = 32'd0;
wire [31:0] basesoc_lm32_i_adr_o;
wire [31:0] basesoc_lm32_d_adr_o;
wire [29:0] basesoc_rom_bus_adr;
wire [31:0] basesoc_rom_bus_dat_w;
wire [31:0] basesoc_rom_bus_dat_r;
wire [3:0] basesoc_rom_bus_sel;
wire basesoc_rom_bus_cyc;
wire basesoc_rom_bus_stb;
reg basesoc_rom_bus_ack = 1'd0;
wire basesoc_rom_bus_we;
wire [2:0] basesoc_rom_bus_cti;
wire [1:0] basesoc_rom_bus_bte;
reg basesoc_rom_bus_err = 1'd0;
wire [12:0] basesoc_rom_adr;
wire [31:0] basesoc_rom_dat_r;
wire [29:0] basesoc_sram_bus_adr;
wire [31:0] basesoc_sram_bus_dat_w;
wire [31:0] basesoc_sram_bus_dat_r;
wire [3:0] basesoc_sram_bus_sel;
wire basesoc_sram_bus_cyc;
wire basesoc_sram_bus_stb;
reg basesoc_sram_bus_ack = 1'd0;
wire basesoc_sram_bus_we;
wire [2:0] basesoc_sram_bus_cti;
wire [1:0] basesoc_sram_bus_bte;
reg basesoc_sram_bus_err = 1'd0;
wire [11:0] basesoc_sram_adr;
wire [31:0] basesoc_sram_dat_r;
reg [3:0] basesoc_sram_we = 4'd0;
wire [31:0] basesoc_sram_dat_w;
reg [13:0] basesoc_interface_adr = 14'd0;
reg basesoc_interface_we = 1'd0;
reg [7:0] basesoc_interface_dat_w = 8'd0;
wire [7:0] basesoc_interface_dat_r;
wire [29:0] basesoc_bus_wishbone_adr;
wire [31:0] basesoc_bus_wishbone_dat_w;
reg [31:0] basesoc_bus_wishbone_dat_r = 32'd0;
wire [3:0] basesoc_bus_wishbone_sel;
wire basesoc_bus_wishbone_cyc;
wire basesoc_bus_wishbone_stb;
reg basesoc_bus_wishbone_ack = 1'd0;
wire basesoc_bus_wishbone_we;
wire [2:0] basesoc_bus_wishbone_cti;
wire [1:0] basesoc_bus_wishbone_bte;
reg basesoc_bus_wishbone_err = 1'd0;
reg [1:0] basesoc_counter = 2'd0;
reg [31:0] basesoc_uart_phy_storage_full = 32'd5937362;
wire [31:0] basesoc_uart_phy_storage;
reg basesoc_uart_phy_re = 1'd0;
wire basesoc_uart_phy_sink_valid;
reg basesoc_uart_phy_sink_ready = 1'd0;
wire basesoc_uart_phy_sink_first;
wire basesoc_uart_phy_sink_last;
wire [7:0] basesoc_uart_phy_sink_payload_data;
reg basesoc_uart_phy_uart_clk_txen = 1'd0;
reg [31:0] basesoc_uart_phy_phase_accumulator_tx = 32'd0;
reg [7:0] basesoc_uart_phy_tx_reg = 8'd0;
reg [3:0] basesoc_uart_phy_tx_bitcount = 4'd0;
reg basesoc_uart_phy_tx_busy = 1'd0;
reg basesoc_uart_phy_source_valid = 1'd0;
wire basesoc_uart_phy_source_ready;
reg basesoc_uart_phy_source_first = 1'd0;
reg basesoc_uart_phy_source_last = 1'd0;
reg [7:0] basesoc_uart_phy_source_payload_data = 8'd0;
reg basesoc_uart_phy_uart_clk_rxen = 1'd0;
reg [31:0] basesoc_uart_phy_phase_accumulator_rx = 32'd0;
wire basesoc_uart_phy_rx;
reg basesoc_uart_phy_rx_r = 1'd0;
reg [7:0] basesoc_uart_phy_rx_reg = 8'd0;
reg [3:0] basesoc_uart_phy_rx_bitcount = 4'd0;
reg basesoc_uart_phy_rx_busy = 1'd0;
wire basesoc_uart_rxtx_re;
wire [7:0] basesoc_uart_rxtx_r;
wire [7:0] basesoc_uart_rxtx_w;
wire basesoc_uart_txfull_status;
wire basesoc_uart_rxempty_status;
wire basesoc_uart_irq;
wire basesoc_uart_tx_status;
reg basesoc_uart_tx_pending = 1'd0;
wire basesoc_uart_tx_trigger;
reg basesoc_uart_tx_clear = 1'd0;
reg basesoc_uart_tx_old_trigger = 1'd0;
wire basesoc_uart_rx_status;
reg basesoc_uart_rx_pending = 1'd0;
wire basesoc_uart_rx_trigger;
reg basesoc_uart_rx_clear = 1'd0;
reg basesoc_uart_rx_old_trigger = 1'd0;
wire basesoc_uart_eventmanager_status_re;
wire [1:0] basesoc_uart_eventmanager_status_r;
reg [1:0] basesoc_uart_eventmanager_status_w = 2'd0;
wire basesoc_uart_eventmanager_pending_re;
wire [1:0] basesoc_uart_eventmanager_pending_r;
reg [1:0] basesoc_uart_eventmanager_pending_w = 2'd0;
reg [1:0] basesoc_uart_eventmanager_storage_full = 2'd0;
wire [1:0] basesoc_uart_eventmanager_storage;
reg basesoc_uart_eventmanager_re = 1'd0;
wire basesoc_uart_tx_fifo_sink_valid;
wire basesoc_uart_tx_fifo_sink_ready;
reg basesoc_uart_tx_fifo_sink_first = 1'd0;
reg basesoc_uart_tx_fifo_sink_last = 1'd0;
wire [7:0] basesoc_uart_tx_fifo_sink_payload_data;
wire basesoc_uart_tx_fifo_source_valid;
wire basesoc_uart_tx_fifo_source_ready;
wire basesoc_uart_tx_fifo_source_first;
wire basesoc_uart_tx_fifo_source_last;
wire [7:0] basesoc_uart_tx_fifo_source_payload_data;
wire basesoc_uart_tx_fifo_re;
reg basesoc_uart_tx_fifo_readable = 1'd0;
wire basesoc_uart_tx_fifo_syncfifo_we;
wire basesoc_uart_tx_fifo_syncfifo_writable;
wire basesoc_uart_tx_fifo_syncfifo_re;
wire basesoc_uart_tx_fifo_syncfifo_readable;
wire [9:0] basesoc_uart_tx_fifo_syncfifo_din;
wire [9:0] basesoc_uart_tx_fifo_syncfifo_dout;
reg [4:0] basesoc_uart_tx_fifo_level0 = 5'd0;
reg basesoc_uart_tx_fifo_replace = 1'd0;
reg [3:0] basesoc_uart_tx_fifo_produce = 4'd0;
reg [3:0] basesoc_uart_tx_fifo_consume = 4'd0;
reg [3:0] basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] basesoc_uart_tx_fifo_wrport_dat_r;
wire basesoc_uart_tx_fifo_wrport_we;
wire [9:0] basesoc_uart_tx_fifo_wrport_dat_w;
wire basesoc_uart_tx_fifo_do_read;
wire [3:0] basesoc_uart_tx_fifo_rdport_adr;
wire [9:0] basesoc_uart_tx_fifo_rdport_dat_r;
wire basesoc_uart_tx_fifo_rdport_re;
wire [4:0] basesoc_uart_tx_fifo_level1;
wire [7:0] basesoc_uart_tx_fifo_fifo_in_payload_data;
wire basesoc_uart_tx_fifo_fifo_in_first;
wire basesoc_uart_tx_fifo_fifo_in_last;
wire [7:0] basesoc_uart_tx_fifo_fifo_out_payload_data;
wire basesoc_uart_tx_fifo_fifo_out_first;
wire basesoc_uart_tx_fifo_fifo_out_last;
wire basesoc_uart_rx_fifo_sink_valid;
wire basesoc_uart_rx_fifo_sink_ready;
wire basesoc_uart_rx_fifo_sink_first;
wire basesoc_uart_rx_fifo_sink_last;
wire [7:0] basesoc_uart_rx_fifo_sink_payload_data;
wire basesoc_uart_rx_fifo_source_valid;
wire basesoc_uart_rx_fifo_source_ready;
wire basesoc_uart_rx_fifo_source_first;
wire basesoc_uart_rx_fifo_source_last;
wire [7:0] basesoc_uart_rx_fifo_source_payload_data;
wire basesoc_uart_rx_fifo_re;
reg basesoc_uart_rx_fifo_readable = 1'd0;
wire basesoc_uart_rx_fifo_syncfifo_we;
wire basesoc_uart_rx_fifo_syncfifo_writable;
wire basesoc_uart_rx_fifo_syncfifo_re;
wire basesoc_uart_rx_fifo_syncfifo_readable;
wire [9:0] basesoc_uart_rx_fifo_syncfifo_din;
wire [9:0] basesoc_uart_rx_fifo_syncfifo_dout;
reg [4:0] basesoc_uart_rx_fifo_level0 = 5'd0;
reg basesoc_uart_rx_fifo_replace = 1'd0;
reg [3:0] basesoc_uart_rx_fifo_produce = 4'd0;
reg [3:0] basesoc_uart_rx_fifo_consume = 4'd0;
reg [3:0] basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] basesoc_uart_rx_fifo_wrport_dat_r;
wire basesoc_uart_rx_fifo_wrport_we;
wire [9:0] basesoc_uart_rx_fifo_wrport_dat_w;
wire basesoc_uart_rx_fifo_do_read;
wire [3:0] basesoc_uart_rx_fifo_rdport_adr;
wire [9:0] basesoc_uart_rx_fifo_rdport_dat_r;
wire basesoc_uart_rx_fifo_rdport_re;
wire [4:0] basesoc_uart_rx_fifo_level1;
wire [7:0] basesoc_uart_rx_fifo_fifo_in_payload_data;
wire basesoc_uart_rx_fifo_fifo_in_first;
wire basesoc_uart_rx_fifo_fifo_in_last;
wire [7:0] basesoc_uart_rx_fifo_fifo_out_payload_data;
wire basesoc_uart_rx_fifo_fifo_out_first;
wire basesoc_uart_rx_fifo_fifo_out_last;
reg basesoc_uart_reset = 1'd0;
reg [31:0] basesoc_timer0_load_storage_full = 32'd0;
wire [31:0] basesoc_timer0_load_storage;
reg basesoc_timer0_load_re = 1'd0;
reg [31:0] basesoc_timer0_reload_storage_full = 32'd0;
wire [31:0] basesoc_timer0_reload_storage;
reg basesoc_timer0_reload_re = 1'd0;
reg basesoc_timer0_en_storage_full = 1'd0;
wire basesoc_timer0_en_storage;
reg basesoc_timer0_en_re = 1'd0;
wire basesoc_timer0_update_value_re;
wire basesoc_timer0_update_value_r;
reg basesoc_timer0_update_value_w = 1'd0;
reg [31:0] basesoc_timer0_value_status = 32'd0;
wire basesoc_timer0_irq;
wire basesoc_timer0_zero_status;
reg basesoc_timer0_zero_pending = 1'd0;
wire basesoc_timer0_zero_trigger;
reg basesoc_timer0_zero_clear = 1'd0;
reg basesoc_timer0_zero_old_trigger = 1'd0;
wire basesoc_timer0_eventmanager_status_re;
wire basesoc_timer0_eventmanager_status_r;
wire basesoc_timer0_eventmanager_status_w;
wire basesoc_timer0_eventmanager_pending_re;
wire basesoc_timer0_eventmanager_pending_r;
wire basesoc_timer0_eventmanager_pending_w;
reg basesoc_timer0_eventmanager_storage_full = 1'd0;
wire basesoc_timer0_eventmanager_storage;
reg basesoc_timer0_eventmanager_re = 1'd0;
reg [31:0] basesoc_timer0_value = 32'd0;
wire [29:0] basesoc_interface0_wb_sdram_adr;
wire [31:0] basesoc_interface0_wb_sdram_dat_w;
reg [31:0] basesoc_interface0_wb_sdram_dat_r = 32'd0;
wire [3:0] basesoc_interface0_wb_sdram_sel;
wire basesoc_interface0_wb_sdram_cyc;
wire basesoc_interface0_wb_sdram_stb;
reg basesoc_interface0_wb_sdram_ack = 1'd0;
wire basesoc_interface0_wb_sdram_we;
wire [2:0] basesoc_interface0_wb_sdram_cti;
wire [1:0] basesoc_interface0_wb_sdram_bte;
reg basesoc_interface0_wb_sdram_err = 1'd0;
wire sys_clk;
wire sys_rst;
wire sdram_half_clk;
reg sdram_half_rst = 1'd0;
wire sdram_full_wr_clk;
wire sdram_full_rd_clk;
wire base50_clk;
wire base50_rst;
reg crg_reset = 1'd0;
wire crg_clk50a;
wire crg_clk50b;
wire crg_unbuf_sdram_full;
wire crg_unbuf_sdram_half_a;
wire crg_unbuf_sdram_half_b;
wire crg_unbuf_unused;
wire crg_unbuf_sys;
wire crg_unbuf_periph;
wire crg_pll_lckd;
wire crg_pll_fb;
wire por_clk;
wire por_rst;
reg [10:0] crg_por = 11'd2047;
wire crg_clk4x_wr_strb;
wire crg_clk4x_rd_strb;
wire crg_clk_sdram_half_shifted;
wire crg_dcm_base50_locked;
reg [56:0] dna_status = 57'd0;
wire dna_do;
reg [6:0] dna_cnt = 7'd0;
wire [159:0] git_status;
wire [63:0] platform_status;
wire [63:0] target_status;
wire [29:0] spiflash_bus_adr;
wire [31:0] spiflash_bus_dat_w;
wire [31:0] spiflash_bus_dat_r;
wire [3:0] spiflash_bus_sel;
wire spiflash_bus_cyc;
wire spiflash_bus_stb;
reg spiflash_bus_ack = 1'd0;
wire spiflash_bus_we;
wire [2:0] spiflash_bus_cti;
wire [1:0] spiflash_bus_bte;
reg spiflash_bus_err = 1'd0;
reg [3:0] spiflash_bitbang_storage_full = 4'd0;
wire [3:0] spiflash_bitbang_storage;
reg spiflash_bitbang_re = 1'd0;
reg spiflash_status = 1'd0;
reg spiflash_bitbang_en_storage_full = 1'd0;
wire spiflash_bitbang_en_storage;
reg spiflash_bitbang_en_re = 1'd0;
reg spiflash_cs_n = 1'd1;
reg spiflash_clk = 1'd0;
reg spiflash_dq_oe = 1'd0;
reg [3:0] spiflash_o = 4'd0;
reg spiflash_oe = 1'd0;
wire [3:0] spiflash_i0;
reg [31:0] spiflash_sr = 32'd0;
reg [1:0] spiflash_i1 = 2'd0;
reg [3:0] spiflash_dqi = 4'd0;
reg [7:0] spiflash_counter = 8'd0;
wire [12:0] ddrphy_dfi_p0_address;
wire [1:0] ddrphy_dfi_p0_bank;
wire ddrphy_dfi_p0_cas_n;
wire ddrphy_dfi_p0_cs_n;
wire ddrphy_dfi_p0_ras_n;
wire ddrphy_dfi_p0_we_n;
wire ddrphy_dfi_p0_cke;
wire ddrphy_dfi_p0_odt;
wire ddrphy_dfi_p0_reset_n;
wire ddrphy_dfi_p0_act_n;
wire [31:0] ddrphy_dfi_p0_wrdata;
wire ddrphy_dfi_p0_wrdata_en;
wire [3:0] ddrphy_dfi_p0_wrdata_mask;
wire ddrphy_dfi_p0_rddata_en;
wire [31:0] ddrphy_dfi_p0_rddata;
wire ddrphy_dfi_p0_rddata_valid;
wire [12:0] ddrphy_dfi_p1_address;
wire [1:0] ddrphy_dfi_p1_bank;
wire ddrphy_dfi_p1_cas_n;
wire ddrphy_dfi_p1_cs_n;
wire ddrphy_dfi_p1_ras_n;
wire ddrphy_dfi_p1_we_n;
wire ddrphy_dfi_p1_cke;
wire ddrphy_dfi_p1_odt;
wire ddrphy_dfi_p1_reset_n;
wire ddrphy_dfi_p1_act_n;
wire [31:0] ddrphy_dfi_p1_wrdata;
wire ddrphy_dfi_p1_wrdata_en;
wire [3:0] ddrphy_dfi_p1_wrdata_mask;
wire ddrphy_dfi_p1_rddata_en;
wire [31:0] ddrphy_dfi_p1_rddata;
wire ddrphy_dfi_p1_rddata_valid;
wire ddrphy_clk4x_wr_strb;
wire ddrphy_clk4x_rd_strb;
reg ddrphy_phase_sel = 1'd0;
reg ddrphy_phase_half = 1'd0;
reg ddrphy_phase_sys = 1'd0;
reg [12:0] ddrphy_record0_address = 13'd0;
reg [1:0] ddrphy_record0_bank = 2'd0;
reg ddrphy_record0_cas_n = 1'd0;
reg ddrphy_record0_cs_n = 1'd0;
reg ddrphy_record0_ras_n = 1'd0;
reg ddrphy_record0_we_n = 1'd0;
reg ddrphy_record0_cke = 1'd0;
reg ddrphy_record0_odt = 1'd0;
reg ddrphy_record0_reset_n = 1'd0;
reg [12:0] ddrphy_record1_address = 13'd0;
reg [1:0] ddrphy_record1_bank = 2'd0;
reg ddrphy_record1_cas_n = 1'd0;
reg ddrphy_record1_cs_n = 1'd0;
reg ddrphy_record1_ras_n = 1'd0;
reg ddrphy_record1_we_n = 1'd0;
reg ddrphy_record1_cke = 1'd0;
reg ddrphy_record1_odt = 1'd0;
reg ddrphy_record1_reset_n = 1'd0;
reg [3:0] ddrphy_bitslip_cnt = 4'd0;
reg ddrphy_bitslip_inc = 1'd0;
wire ddrphy_sdram_half_clk_n;
reg ddrphy_postamble = 1'd0;
wire ddrphy_drive_dqs;
wire ddrphy_dqs_t_d0;
wire ddrphy_dqs_t_d1;
wire [1:0] ddrphy_dqs_o;
wire [1:0] ddrphy_dqs_t;
wire [31:0] ddrphy_record0_wrdata;
wire ddrphy_record0_wrdata_en;
wire [3:0] ddrphy_record0_wrdata_mask;
wire ddrphy_record0_rddata_en;
wire [31:0] ddrphy_record0_rddata;
wire [31:0] ddrphy_record1_wrdata;
wire ddrphy_record1_wrdata_en;
wire [3:0] ddrphy_record1_wrdata_mask;
wire ddrphy_record1_rddata_en;
wire [31:0] ddrphy_record1_rddata;
reg [31:0] ddrphy_record2_wrdata = 32'd0;
reg [3:0] ddrphy_record2_wrdata_mask = 4'd0;
reg [31:0] ddrphy_record3_wrdata = 32'd0;
reg [3:0] ddrphy_record3_wrdata_mask = 4'd0;
wire ddrphy_drive_dq;
wire ddrphy_drive_dq_n0;
reg ddrphy_drive_dq_n1 = 1'd0;
wire [15:0] ddrphy_dq_t;
wire [15:0] ddrphy_dq_o;
wire [15:0] ddrphy_dq_i;
wire ddrphy_wrdata_en;
reg ddrphy_wrdata_en_d = 1'd0;
reg [2:0] ddrphy_r_dfi_wrdata_en = 3'd0;
wire ddrphy_rddata_en;
reg [4:0] ddrphy_rddata_sr = 5'd0;
wire [12:0] basesoc_sdram_inti_p0_address;
wire [1:0] basesoc_sdram_inti_p0_bank;
reg basesoc_sdram_inti_p0_cas_n = 1'd1;
reg basesoc_sdram_inti_p0_cs_n = 1'd1;
reg basesoc_sdram_inti_p0_ras_n = 1'd1;
reg basesoc_sdram_inti_p0_we_n = 1'd1;
wire basesoc_sdram_inti_p0_cke;
wire basesoc_sdram_inti_p0_odt;
wire basesoc_sdram_inti_p0_reset_n;
reg basesoc_sdram_inti_p0_act_n = 1'd1;
wire [31:0] basesoc_sdram_inti_p0_wrdata;
wire basesoc_sdram_inti_p0_wrdata_en;
wire [3:0] basesoc_sdram_inti_p0_wrdata_mask;
wire basesoc_sdram_inti_p0_rddata_en;
reg [31:0] basesoc_sdram_inti_p0_rddata = 32'd0;
reg basesoc_sdram_inti_p0_rddata_valid = 1'd0;
wire [12:0] basesoc_sdram_inti_p1_address;
wire [1:0] basesoc_sdram_inti_p1_bank;
reg basesoc_sdram_inti_p1_cas_n = 1'd1;
reg basesoc_sdram_inti_p1_cs_n = 1'd1;
reg basesoc_sdram_inti_p1_ras_n = 1'd1;
reg basesoc_sdram_inti_p1_we_n = 1'd1;
wire basesoc_sdram_inti_p1_cke;
wire basesoc_sdram_inti_p1_odt;
wire basesoc_sdram_inti_p1_reset_n;
reg basesoc_sdram_inti_p1_act_n = 1'd1;
wire [31:0] basesoc_sdram_inti_p1_wrdata;
wire basesoc_sdram_inti_p1_wrdata_en;
wire [3:0] basesoc_sdram_inti_p1_wrdata_mask;
wire basesoc_sdram_inti_p1_rddata_en;
reg [31:0] basesoc_sdram_inti_p1_rddata = 32'd0;
reg basesoc_sdram_inti_p1_rddata_valid = 1'd0;
wire [12:0] basesoc_sdram_slave_p0_address;
wire [1:0] basesoc_sdram_slave_p0_bank;
wire basesoc_sdram_slave_p0_cas_n;
wire basesoc_sdram_slave_p0_cs_n;
wire basesoc_sdram_slave_p0_ras_n;
wire basesoc_sdram_slave_p0_we_n;
wire basesoc_sdram_slave_p0_cke;
wire basesoc_sdram_slave_p0_odt;
wire basesoc_sdram_slave_p0_reset_n;
wire basesoc_sdram_slave_p0_act_n;
wire [31:0] basesoc_sdram_slave_p0_wrdata;
wire basesoc_sdram_slave_p0_wrdata_en;
wire [3:0] basesoc_sdram_slave_p0_wrdata_mask;
wire basesoc_sdram_slave_p0_rddata_en;
reg [31:0] basesoc_sdram_slave_p0_rddata = 32'd0;
reg basesoc_sdram_slave_p0_rddata_valid = 1'd0;
wire [12:0] basesoc_sdram_slave_p1_address;
wire [1:0] basesoc_sdram_slave_p1_bank;
wire basesoc_sdram_slave_p1_cas_n;
wire basesoc_sdram_slave_p1_cs_n;
wire basesoc_sdram_slave_p1_ras_n;
wire basesoc_sdram_slave_p1_we_n;
wire basesoc_sdram_slave_p1_cke;
wire basesoc_sdram_slave_p1_odt;
wire basesoc_sdram_slave_p1_reset_n;
wire basesoc_sdram_slave_p1_act_n;
wire [31:0] basesoc_sdram_slave_p1_wrdata;
wire basesoc_sdram_slave_p1_wrdata_en;
wire [3:0] basesoc_sdram_slave_p1_wrdata_mask;
wire basesoc_sdram_slave_p1_rddata_en;
reg [31:0] basesoc_sdram_slave_p1_rddata = 32'd0;
reg basesoc_sdram_slave_p1_rddata_valid = 1'd0;
reg [12:0] basesoc_sdram_master_p0_address = 13'd0;
reg [1:0] basesoc_sdram_master_p0_bank = 2'd0;
reg basesoc_sdram_master_p0_cas_n = 1'd1;
reg basesoc_sdram_master_p0_cs_n = 1'd1;
reg basesoc_sdram_master_p0_ras_n = 1'd1;
reg basesoc_sdram_master_p0_we_n = 1'd1;
reg basesoc_sdram_master_p0_cke = 1'd0;
reg basesoc_sdram_master_p0_odt = 1'd0;
reg basesoc_sdram_master_p0_reset_n = 1'd0;
reg basesoc_sdram_master_p0_act_n = 1'd1;
reg [31:0] basesoc_sdram_master_p0_wrdata = 32'd0;
reg basesoc_sdram_master_p0_wrdata_en = 1'd0;
reg [3:0] basesoc_sdram_master_p0_wrdata_mask = 4'd0;
reg basesoc_sdram_master_p0_rddata_en = 1'd0;
wire [31:0] basesoc_sdram_master_p0_rddata;
wire basesoc_sdram_master_p0_rddata_valid;
reg [12:0] basesoc_sdram_master_p1_address = 13'd0;
reg [1:0] basesoc_sdram_master_p1_bank = 2'd0;
reg basesoc_sdram_master_p1_cas_n = 1'd1;
reg basesoc_sdram_master_p1_cs_n = 1'd1;
reg basesoc_sdram_master_p1_ras_n = 1'd1;
reg basesoc_sdram_master_p1_we_n = 1'd1;
reg basesoc_sdram_master_p1_cke = 1'd0;
reg basesoc_sdram_master_p1_odt = 1'd0;
reg basesoc_sdram_master_p1_reset_n = 1'd0;
reg basesoc_sdram_master_p1_act_n = 1'd1;
reg [31:0] basesoc_sdram_master_p1_wrdata = 32'd0;
reg basesoc_sdram_master_p1_wrdata_en = 1'd0;
reg [3:0] basesoc_sdram_master_p1_wrdata_mask = 4'd0;
reg basesoc_sdram_master_p1_rddata_en = 1'd0;
wire [31:0] basesoc_sdram_master_p1_rddata;
wire basesoc_sdram_master_p1_rddata_valid;
reg [3:0] basesoc_sdram_storage_full = 4'd0;
wire [3:0] basesoc_sdram_storage;
reg basesoc_sdram_re = 1'd0;
reg [5:0] basesoc_sdram_phaseinjector0_command_storage_full = 6'd0;
wire [5:0] basesoc_sdram_phaseinjector0_command_storage;
reg basesoc_sdram_phaseinjector0_command_re = 1'd0;
wire basesoc_sdram_phaseinjector0_command_issue_re;
wire basesoc_sdram_phaseinjector0_command_issue_r;
reg basesoc_sdram_phaseinjector0_command_issue_w = 1'd0;
reg [12:0] basesoc_sdram_phaseinjector0_address_storage_full = 13'd0;
wire [12:0] basesoc_sdram_phaseinjector0_address_storage;
reg basesoc_sdram_phaseinjector0_address_re = 1'd0;
reg [1:0] basesoc_sdram_phaseinjector0_baddress_storage_full = 2'd0;
wire [1:0] basesoc_sdram_phaseinjector0_baddress_storage;
reg basesoc_sdram_phaseinjector0_baddress_re = 1'd0;
reg [31:0] basesoc_sdram_phaseinjector0_wrdata_storage_full = 32'd0;
wire [31:0] basesoc_sdram_phaseinjector0_wrdata_storage;
reg basesoc_sdram_phaseinjector0_wrdata_re = 1'd0;
reg [31:0] basesoc_sdram_phaseinjector0_status = 32'd0;
reg [5:0] basesoc_sdram_phaseinjector1_command_storage_full = 6'd0;
wire [5:0] basesoc_sdram_phaseinjector1_command_storage;
reg basesoc_sdram_phaseinjector1_command_re = 1'd0;
wire basesoc_sdram_phaseinjector1_command_issue_re;
wire basesoc_sdram_phaseinjector1_command_issue_r;
reg basesoc_sdram_phaseinjector1_command_issue_w = 1'd0;
reg [12:0] basesoc_sdram_phaseinjector1_address_storage_full = 13'd0;
wire [12:0] basesoc_sdram_phaseinjector1_address_storage;
reg basesoc_sdram_phaseinjector1_address_re = 1'd0;
reg [1:0] basesoc_sdram_phaseinjector1_baddress_storage_full = 2'd0;
wire [1:0] basesoc_sdram_phaseinjector1_baddress_storage;
reg basesoc_sdram_phaseinjector1_baddress_re = 1'd0;
reg [31:0] basesoc_sdram_phaseinjector1_wrdata_storage_full = 32'd0;
wire [31:0] basesoc_sdram_phaseinjector1_wrdata_storage;
reg basesoc_sdram_phaseinjector1_wrdata_re = 1'd0;
reg [31:0] basesoc_sdram_phaseinjector1_status = 32'd0;
reg [12:0] basesoc_sdram_dfi_p0_address = 13'd0;
reg [1:0] basesoc_sdram_dfi_p0_bank = 2'd0;
reg basesoc_sdram_dfi_p0_cas_n = 1'd1;
reg basesoc_sdram_dfi_p0_cs_n = 1'd1;
reg basesoc_sdram_dfi_p0_ras_n = 1'd1;
reg basesoc_sdram_dfi_p0_we_n = 1'd1;
wire basesoc_sdram_dfi_p0_cke;
wire basesoc_sdram_dfi_p0_odt;
wire basesoc_sdram_dfi_p0_reset_n;
reg basesoc_sdram_dfi_p0_act_n = 1'd1;
wire [31:0] basesoc_sdram_dfi_p0_wrdata;
reg basesoc_sdram_dfi_p0_wrdata_en = 1'd0;
wire [3:0] basesoc_sdram_dfi_p0_wrdata_mask;
reg basesoc_sdram_dfi_p0_rddata_en = 1'd0;
wire [31:0] basesoc_sdram_dfi_p0_rddata;
wire basesoc_sdram_dfi_p0_rddata_valid;
reg [12:0] basesoc_sdram_dfi_p1_address = 13'd0;
reg [1:0] basesoc_sdram_dfi_p1_bank = 2'd0;
reg basesoc_sdram_dfi_p1_cas_n = 1'd1;
reg basesoc_sdram_dfi_p1_cs_n = 1'd1;
reg basesoc_sdram_dfi_p1_ras_n = 1'd1;
reg basesoc_sdram_dfi_p1_we_n = 1'd1;
wire basesoc_sdram_dfi_p1_cke;
wire basesoc_sdram_dfi_p1_odt;
wire basesoc_sdram_dfi_p1_reset_n;
reg basesoc_sdram_dfi_p1_act_n = 1'd1;
wire [31:0] basesoc_sdram_dfi_p1_wrdata;
reg basesoc_sdram_dfi_p1_wrdata_en = 1'd0;
wire [3:0] basesoc_sdram_dfi_p1_wrdata_mask;
reg basesoc_sdram_dfi_p1_rddata_en = 1'd0;
wire [31:0] basesoc_sdram_dfi_p1_rddata;
wire basesoc_sdram_dfi_p1_rddata_valid;
wire basesoc_sdram_interface_bank0_valid;
wire basesoc_sdram_interface_bank0_ready;
wire basesoc_sdram_interface_bank0_we;
wire [20:0] basesoc_sdram_interface_bank0_addr;
wire basesoc_sdram_interface_bank0_lock;
wire basesoc_sdram_interface_bank0_wdata_ready;
wire basesoc_sdram_interface_bank0_rdata_valid;
wire basesoc_sdram_interface_bank1_valid;
wire basesoc_sdram_interface_bank1_ready;
wire basesoc_sdram_interface_bank1_we;
wire [20:0] basesoc_sdram_interface_bank1_addr;
wire basesoc_sdram_interface_bank1_lock;
wire basesoc_sdram_interface_bank1_wdata_ready;
wire basesoc_sdram_interface_bank1_rdata_valid;
wire basesoc_sdram_interface_bank2_valid;
wire basesoc_sdram_interface_bank2_ready;
wire basesoc_sdram_interface_bank2_we;
wire [20:0] basesoc_sdram_interface_bank2_addr;
wire basesoc_sdram_interface_bank2_lock;
wire basesoc_sdram_interface_bank2_wdata_ready;
wire basesoc_sdram_interface_bank2_rdata_valid;
wire basesoc_sdram_interface_bank3_valid;
wire basesoc_sdram_interface_bank3_ready;
wire basesoc_sdram_interface_bank3_we;
wire [20:0] basesoc_sdram_interface_bank3_addr;
wire basesoc_sdram_interface_bank3_lock;
wire basesoc_sdram_interface_bank3_wdata_ready;
wire basesoc_sdram_interface_bank3_rdata_valid;
reg [63:0] basesoc_sdram_interface_wdata = 64'd0;
reg [7:0] basesoc_sdram_interface_wdata_we = 8'd0;
wire [63:0] basesoc_sdram_interface_rdata;
reg basesoc_sdram_cmd_valid = 1'd0;
reg basesoc_sdram_cmd_ready = 1'd0;
reg basesoc_sdram_cmd_last = 1'd0;
reg [12:0] basesoc_sdram_cmd_payload_a = 13'd0;
reg [1:0] basesoc_sdram_cmd_payload_ba = 2'd0;
reg basesoc_sdram_cmd_payload_cas = 1'd0;
reg basesoc_sdram_cmd_payload_ras = 1'd0;
reg basesoc_sdram_cmd_payload_we = 1'd0;
reg basesoc_sdram_cmd_payload_is_read = 1'd0;
reg basesoc_sdram_cmd_payload_is_write = 1'd0;
wire basesoc_sdram_timer_wait;
wire basesoc_sdram_timer_done;
reg [9:0] basesoc_sdram_timer_count = 10'd652;
reg basesoc_sdram_timer_load = 1'd0;
reg [9:0] basesoc_sdram_timer_load_count = 10'd0;
wire basesoc_sdram_timer_reset;
reg basesoc_sdram_generator_start = 1'd0;
reg basesoc_sdram_generator_done = 1'd0;
reg [3:0] basesoc_sdram_generator_counter = 4'd0;
wire basesoc_sdram_bankmachine0_req_valid;
wire basesoc_sdram_bankmachine0_req_ready;
wire basesoc_sdram_bankmachine0_req_we;
wire [20:0] basesoc_sdram_bankmachine0_req_addr;
wire basesoc_sdram_bankmachine0_req_lock;
reg basesoc_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg basesoc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine0_refresh_req;
reg basesoc_sdram_bankmachine0_refresh_gnt = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_valid = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_ready = 1'd0;
reg [12:0] basesoc_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire [1:0] basesoc_sdram_bankmachine0_cmd_payload_ba;
reg basesoc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg basesoc_sdram_bankmachine0_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [20:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [23:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [23:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [3:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
reg basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [23:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [23:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
wire basesoc_sdram_bankmachine0_cmd_buffer_source_valid;
wire basesoc_sdram_bankmachine0_cmd_buffer_source_ready;
wire basesoc_sdram_bankmachine0_cmd_buffer_source_first;
wire basesoc_sdram_bankmachine0_cmd_buffer_source_last;
reg basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr = 21'd0;
wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
wire basesoc_sdram_bankmachine0_cmd_buffer_busy;
reg basesoc_sdram_bankmachine0_cmd_buffer_valid_n = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_buffer_first_n = 1'd0;
reg basesoc_sdram_bankmachine0_cmd_buffer_last_n = 1'd0;
reg [12:0] basesoc_sdram_bankmachine0_row = 13'd0;
reg basesoc_sdram_bankmachine0_row_opened = 1'd0;
wire basesoc_sdram_bankmachine0_row_hit;
reg basesoc_sdram_bankmachine0_row_open = 1'd0;
reg basesoc_sdram_bankmachine0_row_close = 1'd0;
reg basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine0_twtpcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine0_twtpcon_ready = 1'd1;
reg [2:0] basesoc_sdram_bankmachine0_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine0_trccon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine0_trccon_ready = 1'd1;
wire basesoc_sdram_bankmachine0_trascon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine0_trascon_ready = 1'd1;
wire basesoc_sdram_bankmachine1_req_valid;
wire basesoc_sdram_bankmachine1_req_ready;
wire basesoc_sdram_bankmachine1_req_we;
wire [20:0] basesoc_sdram_bankmachine1_req_addr;
wire basesoc_sdram_bankmachine1_req_lock;
reg basesoc_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg basesoc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine1_refresh_req;
reg basesoc_sdram_bankmachine1_refresh_gnt = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_valid = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_ready = 1'd0;
reg [12:0] basesoc_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire [1:0] basesoc_sdram_bankmachine1_cmd_payload_ba;
reg basesoc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg basesoc_sdram_bankmachine1_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [20:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [23:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [23:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [3:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
reg basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [23:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [23:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
wire basesoc_sdram_bankmachine1_cmd_buffer_source_valid;
wire basesoc_sdram_bankmachine1_cmd_buffer_source_ready;
wire basesoc_sdram_bankmachine1_cmd_buffer_source_first;
wire basesoc_sdram_bankmachine1_cmd_buffer_source_last;
reg basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr = 21'd0;
wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
wire basesoc_sdram_bankmachine1_cmd_buffer_busy;
reg basesoc_sdram_bankmachine1_cmd_buffer_valid_n = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_buffer_first_n = 1'd0;
reg basesoc_sdram_bankmachine1_cmd_buffer_last_n = 1'd0;
reg [12:0] basesoc_sdram_bankmachine1_row = 13'd0;
reg basesoc_sdram_bankmachine1_row_opened = 1'd0;
wire basesoc_sdram_bankmachine1_row_hit;
reg basesoc_sdram_bankmachine1_row_open = 1'd0;
reg basesoc_sdram_bankmachine1_row_close = 1'd0;
reg basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine1_twtpcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine1_twtpcon_ready = 1'd1;
reg [2:0] basesoc_sdram_bankmachine1_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine1_trccon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine1_trccon_ready = 1'd1;
wire basesoc_sdram_bankmachine1_trascon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine1_trascon_ready = 1'd1;
wire basesoc_sdram_bankmachine2_req_valid;
wire basesoc_sdram_bankmachine2_req_ready;
wire basesoc_sdram_bankmachine2_req_we;
wire [20:0] basesoc_sdram_bankmachine2_req_addr;
wire basesoc_sdram_bankmachine2_req_lock;
reg basesoc_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg basesoc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine2_refresh_req;
reg basesoc_sdram_bankmachine2_refresh_gnt = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_valid = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_ready = 1'd0;
reg [12:0] basesoc_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire [1:0] basesoc_sdram_bankmachine2_cmd_payload_ba;
reg basesoc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg basesoc_sdram_bankmachine2_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [20:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [23:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [23:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [3:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
reg basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [23:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [23:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
wire basesoc_sdram_bankmachine2_cmd_buffer_source_valid;
wire basesoc_sdram_bankmachine2_cmd_buffer_source_ready;
wire basesoc_sdram_bankmachine2_cmd_buffer_source_first;
wire basesoc_sdram_bankmachine2_cmd_buffer_source_last;
reg basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr = 21'd0;
wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
wire basesoc_sdram_bankmachine2_cmd_buffer_busy;
reg basesoc_sdram_bankmachine2_cmd_buffer_valid_n = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_buffer_first_n = 1'd0;
reg basesoc_sdram_bankmachine2_cmd_buffer_last_n = 1'd0;
reg [12:0] basesoc_sdram_bankmachine2_row = 13'd0;
reg basesoc_sdram_bankmachine2_row_opened = 1'd0;
wire basesoc_sdram_bankmachine2_row_hit;
reg basesoc_sdram_bankmachine2_row_open = 1'd0;
reg basesoc_sdram_bankmachine2_row_close = 1'd0;
reg basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine2_twtpcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine2_twtpcon_ready = 1'd1;
reg [2:0] basesoc_sdram_bankmachine2_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine2_trccon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine2_trccon_ready = 1'd1;
wire basesoc_sdram_bankmachine2_trascon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine2_trascon_ready = 1'd1;
wire basesoc_sdram_bankmachine3_req_valid;
wire basesoc_sdram_bankmachine3_req_ready;
wire basesoc_sdram_bankmachine3_req_we;
wire [20:0] basesoc_sdram_bankmachine3_req_addr;
wire basesoc_sdram_bankmachine3_req_lock;
reg basesoc_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg basesoc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire basesoc_sdram_bankmachine3_refresh_req;
reg basesoc_sdram_bankmachine3_refresh_gnt = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_valid = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_ready = 1'd0;
reg [12:0] basesoc_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire [1:0] basesoc_sdram_bankmachine3_cmd_payload_ba;
reg basesoc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg basesoc_sdram_bankmachine3_auto_precharge = 1'd0;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [20:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [23:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [23:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [3:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
reg basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [23:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [2:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [23:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_valid;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_ready;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_last;
wire basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [20:0] basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
wire basesoc_sdram_bankmachine3_cmd_buffer_source_valid;
wire basesoc_sdram_bankmachine3_cmd_buffer_source_ready;
wire basesoc_sdram_bankmachine3_cmd_buffer_source_first;
wire basesoc_sdram_bankmachine3_cmd_buffer_source_last;
reg basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr = 21'd0;
wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
wire basesoc_sdram_bankmachine3_cmd_buffer_busy;
reg basesoc_sdram_bankmachine3_cmd_buffer_valid_n = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_buffer_first_n = 1'd0;
reg basesoc_sdram_bankmachine3_cmd_buffer_last_n = 1'd0;
reg [12:0] basesoc_sdram_bankmachine3_row = 13'd0;
reg basesoc_sdram_bankmachine3_row_opened = 1'd0;
wire basesoc_sdram_bankmachine3_row_hit;
reg basesoc_sdram_bankmachine3_row_open = 1'd0;
reg basesoc_sdram_bankmachine3_row_close = 1'd0;
reg basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire basesoc_sdram_bankmachine3_twtpcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine3_twtpcon_ready = 1'd1;
reg [2:0] basesoc_sdram_bankmachine3_twtpcon_count = 3'd0;
wire basesoc_sdram_bankmachine3_trccon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine3_trccon_ready = 1'd1;
wire basesoc_sdram_bankmachine3_trascon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_bankmachine3_trascon_ready = 1'd1;
wire basesoc_sdram_ras_allowed;
wire basesoc_sdram_cas_allowed;
reg basesoc_sdram_choose_cmd_want_reads = 1'd0;
reg basesoc_sdram_choose_cmd_want_writes = 1'd0;
reg basesoc_sdram_choose_cmd_want_cmds = 1'd0;
reg basesoc_sdram_choose_cmd_want_activates = 1'd0;
wire basesoc_sdram_choose_cmd_cmd_valid;
reg basesoc_sdram_choose_cmd_cmd_ready = 1'd0;
wire [12:0] basesoc_sdram_choose_cmd_cmd_payload_a;
wire [1:0] basesoc_sdram_choose_cmd_cmd_payload_ba;
reg basesoc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg basesoc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg basesoc_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire basesoc_sdram_choose_cmd_cmd_payload_is_cmd;
wire basesoc_sdram_choose_cmd_cmd_payload_is_read;
wire basesoc_sdram_choose_cmd_cmd_payload_is_write;
reg [3:0] basesoc_sdram_choose_cmd_valids = 4'd0;
wire [3:0] basesoc_sdram_choose_cmd_request;
reg [1:0] basesoc_sdram_choose_cmd_grant = 2'd0;
wire basesoc_sdram_choose_cmd_ce;
reg basesoc_sdram_choose_req_want_reads = 1'd0;
reg basesoc_sdram_choose_req_want_writes = 1'd0;
reg basesoc_sdram_choose_req_want_cmds = 1'd0;
reg basesoc_sdram_choose_req_want_activates = 1'd0;
wire basesoc_sdram_choose_req_cmd_valid;
reg basesoc_sdram_choose_req_cmd_ready = 1'd0;
wire [12:0] basesoc_sdram_choose_req_cmd_payload_a;
wire [1:0] basesoc_sdram_choose_req_cmd_payload_ba;
reg basesoc_sdram_choose_req_cmd_payload_cas = 1'd0;
reg basesoc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg basesoc_sdram_choose_req_cmd_payload_we = 1'd0;
wire basesoc_sdram_choose_req_cmd_payload_is_cmd;
wire basesoc_sdram_choose_req_cmd_payload_is_read;
wire basesoc_sdram_choose_req_cmd_payload_is_write;
reg [3:0] basesoc_sdram_choose_req_valids = 4'd0;
wire [3:0] basesoc_sdram_choose_req_request;
reg [1:0] basesoc_sdram_choose_req_grant = 2'd0;
wire basesoc_sdram_choose_req_ce;
reg [12:0] basesoc_sdram_nop_a = 13'd0;
reg [1:0] basesoc_sdram_nop_ba = 2'd0;
reg [1:0] basesoc_sdram_steerer_sel0 = 2'd0;
reg [1:0] basesoc_sdram_steerer_sel1 = 2'd0;
reg basesoc_sdram_steerer0 = 1'd1;
reg basesoc_sdram_steerer1 = 1'd1;
reg basesoc_sdram_steerer2 = 1'd1;
reg basesoc_sdram_steerer3 = 1'd1;
wire basesoc_sdram_trrdcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_trrdcon_ready = 1'd1;
wire basesoc_sdram_tfawcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_tfawcon_ready = 1'd1;
wire basesoc_sdram_tccdcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_tccdcon_ready = 1'd1;
reg basesoc_sdram_tccdcon_count = 1'd0;
wire basesoc_sdram_twtrcon_valid;
(* register_balancing = "no" *) reg basesoc_sdram_twtrcon_ready = 1'd1;
reg [1:0] basesoc_sdram_twtrcon_count = 2'd0;
wire basesoc_sdram_read_available;
wire basesoc_sdram_write_available;
reg basesoc_sdram_en0 = 1'd0;
wire basesoc_sdram_max_time0;
reg [4:0] basesoc_sdram_time0 = 5'd0;
reg basesoc_sdram_en1 = 1'd0;
wire basesoc_sdram_max_time1;
reg [3:0] basesoc_sdram_time1 = 4'd0;
wire basesoc_sdram_go_to_refresh;
wire basesoc_sdram_bandwidth_update_re;
wire basesoc_sdram_bandwidth_update_r;
reg basesoc_sdram_bandwidth_update_w = 1'd0;
reg [23:0] basesoc_sdram_bandwidth_nreads_status = 24'd0;
reg [23:0] basesoc_sdram_bandwidth_nwrites_status = 24'd0;
reg [6:0] basesoc_sdram_bandwidth_data_width_status = 7'd64;
reg basesoc_sdram_bandwidth_cmd_valid = 1'd0;
reg basesoc_sdram_bandwidth_cmd_ready = 1'd0;
reg basesoc_sdram_bandwidth_cmd_is_read = 1'd0;
reg basesoc_sdram_bandwidth_cmd_is_write = 1'd0;
reg [23:0] basesoc_sdram_bandwidth_counter = 24'd0;
reg basesoc_sdram_bandwidth_period = 1'd0;
reg [23:0] basesoc_sdram_bandwidth_nreads = 24'd0;
reg [23:0] basesoc_sdram_bandwidth_nwrites = 24'd0;
reg [23:0] basesoc_sdram_bandwidth_nreads_r = 24'd0;
reg [23:0] basesoc_sdram_bandwidth_nwrites_r = 24'd0;
wire [29:0] basesoc_interface1_wb_sdram_adr;
wire [31:0] basesoc_interface1_wb_sdram_dat_w;
wire [31:0] basesoc_interface1_wb_sdram_dat_r;
wire [3:0] basesoc_interface1_wb_sdram_sel;
wire basesoc_interface1_wb_sdram_cyc;
wire basesoc_interface1_wb_sdram_stb;
wire basesoc_interface1_wb_sdram_ack;
wire basesoc_interface1_wb_sdram_we;
wire [2:0] basesoc_interface1_wb_sdram_cti;
wire [1:0] basesoc_interface1_wb_sdram_bte;
wire basesoc_interface1_wb_sdram_err;
reg basesoc_port_cmd_valid = 1'd0;
wire basesoc_port_cmd_ready;
reg basesoc_port_cmd_payload_we = 1'd0;
reg [22:0] basesoc_port_cmd_payload_addr = 23'd0;
reg basesoc_port_wdata_valid = 1'd0;
wire basesoc_port_wdata_ready;
reg [63:0] basesoc_port_wdata_payload_data = 64'd0;
reg [7:0] basesoc_port_wdata_payload_we = 8'd0;
wire basesoc_port_rdata_valid;
reg basesoc_port_rdata_ready = 1'd0;
wire [63:0] basesoc_port_rdata_payload_data;
wire [29:0] basesoc_adr;
wire [63:0] basesoc_dat_w;
reg [63:0] basesoc_dat_r = 64'd0;
wire [7:0] basesoc_sel;
reg basesoc_cyc = 1'd0;
reg basesoc_stb = 1'd0;
reg basesoc_ack = 1'd0;
reg basesoc_we = 1'd0;
wire [9:0] basesoc_data_port_adr;
wire [63:0] basesoc_data_port_dat_r;
reg [7:0] basesoc_data_port_we = 8'd0;
reg [63:0] basesoc_data_port_dat_w = 64'd0;
reg basesoc_write_from_slave = 1'd0;
reg basesoc_adr_offset_r = 1'd0;
wire [9:0] basesoc_tag_port_adr;
wire [21:0] basesoc_tag_port_dat_r;
reg basesoc_tag_port_we = 1'd0;
wire [21:0] basesoc_tag_port_dat_w;
wire [20:0] basesoc_tag_do_tag;
wire basesoc_tag_do_dirty;
wire [20:0] basesoc_tag_di_tag;
reg basesoc_tag_di_dirty = 1'd0;
reg basesoc_word_clr = 1'd0;
reg basesoc_word_inc = 1'd0;
reg [1:0] refresher_state = 2'd0;
reg [1:0] refresher_next_state = 2'd0;
reg [2:0] bankmachine0_state = 3'd0;
reg [2:0] bankmachine0_next_state = 3'd0;
reg [2:0] bankmachine1_state = 3'd0;
reg [2:0] bankmachine1_next_state = 3'd0;
reg [2:0] bankmachine2_state = 3'd0;
reg [2:0] bankmachine2_next_state = 3'd0;
reg [2:0] bankmachine3_state = 3'd0;
reg [2:0] bankmachine3_next_state = 3'd0;
reg [2:0] multiplexer_state = 3'd0;
reg [2:0] multiplexer_next_state = 3'd0;
wire roundrobin0_request;
wire roundrobin0_grant;
wire roundrobin0_ce;
wire roundrobin1_request;
wire roundrobin1_grant;
wire roundrobin1_ce;
wire roundrobin2_request;
wire roundrobin2_grant;
wire roundrobin2_ce;
wire roundrobin3_request;
wire roundrobin3_grant;
wire roundrobin3_ce;
reg [1:0] rbank = 2'd0;
reg [1:0] wbank = 2'd0;
reg locked0 = 1'd0;
reg locked1 = 1'd0;
reg locked2 = 1'd0;
reg locked3 = 1'd0;
reg new_master_wdata_ready = 1'd0;
reg new_master_rdata_valid0 = 1'd0;
reg new_master_rdata_valid1 = 1'd0;
reg new_master_rdata_valid2 = 1'd0;
reg new_master_rdata_valid3 = 1'd0;
reg new_master_rdata_valid4 = 1'd0;
reg new_master_rdata_valid5 = 1'd0;
reg [2:0] cache_state = 3'd0;
reg [2:0] cache_next_state = 3'd0;
reg [1:0] litedramwishbone2native_state = 2'd0;
reg [1:0] litedramwishbone2native_next_state = 2'd0;
wire wb_sdram_con_request;
wire wb_sdram_con_grant;
wire [29:0] basesoc_shared_adr;
wire [31:0] basesoc_shared_dat_w;
reg [31:0] basesoc_shared_dat_r = 32'd0;
wire [3:0] basesoc_shared_sel;
wire basesoc_shared_cyc;
wire basesoc_shared_stb;
reg basesoc_shared_ack = 1'd0;
wire basesoc_shared_we;
wire [2:0] basesoc_shared_cti;
wire [1:0] basesoc_shared_bte;
wire basesoc_shared_err;
wire [1:0] basesoc_request;
reg basesoc_grant = 1'd0;
reg [4:0] basesoc_slave_sel = 5'd0;
reg [4:0] basesoc_slave_sel_r = 5'd0;
reg basesoc_error = 1'd0;
wire basesoc_wait;
wire basesoc_done;
reg [19:0] basesoc_count = 20'd1000000;
wire [13:0] basesoc_csrbankarray_interface0_bank_bus_adr;
wire basesoc_csrbankarray_interface0_bank_bus_we;
wire [7:0] basesoc_csrbankarray_interface0_bank_bus_dat_w;
reg [7:0] basesoc_csrbankarray_interface0_bank_bus_dat_r = 8'd0;
wire basesoc_csrbankarray_csrbank0_scratch3_re;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch3_r;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch3_w;
wire basesoc_csrbankarray_csrbank0_scratch2_re;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch2_r;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch2_w;
wire basesoc_csrbankarray_csrbank0_scratch1_re;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch1_r;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch1_w;
wire basesoc_csrbankarray_csrbank0_scratch0_re;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch0_r;
wire [7:0] basesoc_csrbankarray_csrbank0_scratch0_w;
wire basesoc_csrbankarray_csrbank0_bus_errors3_re;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors3_r;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors3_w;
wire basesoc_csrbankarray_csrbank0_bus_errors2_re;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors2_r;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors2_w;
wire basesoc_csrbankarray_csrbank0_bus_errors1_re;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors1_r;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors1_w;
wire basesoc_csrbankarray_csrbank0_bus_errors0_re;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors0_r;
wire [7:0] basesoc_csrbankarray_csrbank0_bus_errors0_w;
wire basesoc_csrbankarray_csrbank0_sel;
wire [13:0] basesoc_csrbankarray_sram_bus_adr;
wire basesoc_csrbankarray_sram_bus_we;
wire [7:0] basesoc_csrbankarray_sram_bus_dat_w;
reg [7:0] basesoc_csrbankarray_sram_bus_dat_r = 8'd0;
wire [2:0] basesoc_csrbankarray_adr;
wire [7:0] basesoc_csrbankarray_dat_r;
wire basesoc_csrbankarray_sel;
reg basesoc_csrbankarray_sel_r = 1'd0;
wire [13:0] basesoc_csrbankarray_interface1_bank_bus_adr;
wire basesoc_csrbankarray_interface1_bank_bus_we;
wire [7:0] basesoc_csrbankarray_interface1_bank_bus_dat_w;
reg [7:0] basesoc_csrbankarray_interface1_bank_bus_dat_r = 8'd0;
wire basesoc_csrbankarray_csrbank1_dna_id7_re;
wire basesoc_csrbankarray_csrbank1_dna_id7_r;
wire basesoc_csrbankarray_csrbank1_dna_id7_w;
wire basesoc_csrbankarray_csrbank1_dna_id6_re;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id6_r;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id6_w;
wire basesoc_csrbankarray_csrbank1_dna_id5_re;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id5_r;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id5_w;
wire basesoc_csrbankarray_csrbank1_dna_id4_re;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id4_r;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id4_w;
wire basesoc_csrbankarray_csrbank1_dna_id3_re;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id3_r;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id3_w;
wire basesoc_csrbankarray_csrbank1_dna_id2_re;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id2_r;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id2_w;
wire basesoc_csrbankarray_csrbank1_dna_id1_re;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id1_r;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id1_w;
wire basesoc_csrbankarray_csrbank1_dna_id0_re;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id0_r;
wire [7:0] basesoc_csrbankarray_csrbank1_dna_id0_w;
wire basesoc_csrbankarray_csrbank1_git_commit19_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit19_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit19_w;
wire basesoc_csrbankarray_csrbank1_git_commit18_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit18_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit18_w;
wire basesoc_csrbankarray_csrbank1_git_commit17_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit17_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit17_w;
wire basesoc_csrbankarray_csrbank1_git_commit16_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit16_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit16_w;
wire basesoc_csrbankarray_csrbank1_git_commit15_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit15_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit15_w;
wire basesoc_csrbankarray_csrbank1_git_commit14_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit14_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit14_w;
wire basesoc_csrbankarray_csrbank1_git_commit13_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit13_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit13_w;
wire basesoc_csrbankarray_csrbank1_git_commit12_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit12_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit12_w;
wire basesoc_csrbankarray_csrbank1_git_commit11_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit11_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit11_w;
wire basesoc_csrbankarray_csrbank1_git_commit10_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit10_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit10_w;
wire basesoc_csrbankarray_csrbank1_git_commit9_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit9_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit9_w;
wire basesoc_csrbankarray_csrbank1_git_commit8_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit8_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit8_w;
wire basesoc_csrbankarray_csrbank1_git_commit7_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit7_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit7_w;
wire basesoc_csrbankarray_csrbank1_git_commit6_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit6_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit6_w;
wire basesoc_csrbankarray_csrbank1_git_commit5_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit5_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit5_w;
wire basesoc_csrbankarray_csrbank1_git_commit4_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit4_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit4_w;
wire basesoc_csrbankarray_csrbank1_git_commit3_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit3_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit3_w;
wire basesoc_csrbankarray_csrbank1_git_commit2_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit2_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit2_w;
wire basesoc_csrbankarray_csrbank1_git_commit1_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit1_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit1_w;
wire basesoc_csrbankarray_csrbank1_git_commit0_re;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit0_r;
wire [7:0] basesoc_csrbankarray_csrbank1_git_commit0_w;
wire basesoc_csrbankarray_csrbank1_platform_platform7_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform7_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform7_w;
wire basesoc_csrbankarray_csrbank1_platform_platform6_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform6_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform6_w;
wire basesoc_csrbankarray_csrbank1_platform_platform5_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform5_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform5_w;
wire basesoc_csrbankarray_csrbank1_platform_platform4_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform4_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform4_w;
wire basesoc_csrbankarray_csrbank1_platform_platform3_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform3_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform3_w;
wire basesoc_csrbankarray_csrbank1_platform_platform2_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform2_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform2_w;
wire basesoc_csrbankarray_csrbank1_platform_platform1_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform1_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform1_w;
wire basesoc_csrbankarray_csrbank1_platform_platform0_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform0_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_platform0_w;
wire basesoc_csrbankarray_csrbank1_platform_target7_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target7_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target7_w;
wire basesoc_csrbankarray_csrbank1_platform_target6_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target6_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target6_w;
wire basesoc_csrbankarray_csrbank1_platform_target5_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target5_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target5_w;
wire basesoc_csrbankarray_csrbank1_platform_target4_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target4_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target4_w;
wire basesoc_csrbankarray_csrbank1_platform_target3_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target3_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target3_w;
wire basesoc_csrbankarray_csrbank1_platform_target2_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target2_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target2_w;
wire basesoc_csrbankarray_csrbank1_platform_target1_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target1_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target1_w;
wire basesoc_csrbankarray_csrbank1_platform_target0_re;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target0_r;
wire [7:0] basesoc_csrbankarray_csrbank1_platform_target0_w;
wire basesoc_csrbankarray_csrbank1_sel;
wire [13:0] basesoc_csrbankarray_interface2_bank_bus_adr;
wire basesoc_csrbankarray_interface2_bank_bus_we;
wire [7:0] basesoc_csrbankarray_interface2_bank_bus_dat_w;
reg [7:0] basesoc_csrbankarray_interface2_bank_bus_dat_r = 8'd0;
wire basesoc_csrbankarray_csrbank2_dfii_control0_re;
wire [3:0] basesoc_csrbankarray_csrbank2_dfii_control0_r;
wire [3:0] basesoc_csrbankarray_csrbank2_dfii_control0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re;
wire [5:0] basesoc_csrbankarray_csrbank2_dfii_pi0_command0_r;
wire [5:0] basesoc_csrbankarray_csrbank2_dfii_pi0_command0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re;
wire [4:0] basesoc_csrbankarray_csrbank2_dfii_pi0_address1_r;
wire [4:0] basesoc_csrbankarray_csrbank2_dfii_pi0_address1_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_address0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_address0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re;
wire [1:0] basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_r;
wire [1:0] basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_rddata3_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata3_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata3_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_rddata2_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata2_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata2_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_rddata1_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata1_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata1_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi0_rddata0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi0_rddata0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re;
wire [5:0] basesoc_csrbankarray_csrbank2_dfii_pi1_command0_r;
wire [5:0] basesoc_csrbankarray_csrbank2_dfii_pi1_command0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re;
wire [4:0] basesoc_csrbankarray_csrbank2_dfii_pi1_address1_r;
wire [4:0] basesoc_csrbankarray_csrbank2_dfii_pi1_address1_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_address0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_address0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re;
wire [1:0] basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_r;
wire [1:0] basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_rddata3_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata3_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata3_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_rddata2_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata2_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata2_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_rddata1_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata1_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata1_w;
wire basesoc_csrbankarray_csrbank2_dfii_pi1_rddata0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_dfii_pi1_rddata0_w;
wire basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads2_re;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads2_r;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads2_w;
wire basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads1_re;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads1_r;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads1_w;
wire basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads0_w;
wire basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites2_re;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites2_r;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites2_w;
wire basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites1_re;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites1_r;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites1_w;
wire basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites0_re;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites0_r;
wire [7:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites0_w;
wire basesoc_csrbankarray_csrbank2_controller_bandwidth_data_width_re;
wire [6:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_data_width_r;
wire [6:0] basesoc_csrbankarray_csrbank2_controller_bandwidth_data_width_w;
wire basesoc_csrbankarray_csrbank2_sel;
wire [13:0] basesoc_csrbankarray_interface3_bank_bus_adr;
wire basesoc_csrbankarray_interface3_bank_bus_we;
wire [7:0] basesoc_csrbankarray_interface3_bank_bus_dat_w;
reg [7:0] basesoc_csrbankarray_interface3_bank_bus_dat_r = 8'd0;
wire basesoc_csrbankarray_csrbank3_bitbang0_re;
wire [3:0] basesoc_csrbankarray_csrbank3_bitbang0_r;
wire [3:0] basesoc_csrbankarray_csrbank3_bitbang0_w;
wire basesoc_csrbankarray_csrbank3_miso_re;
wire basesoc_csrbankarray_csrbank3_miso_r;
wire basesoc_csrbankarray_csrbank3_miso_w;
wire basesoc_csrbankarray_csrbank3_bitbang_en0_re;
wire basesoc_csrbankarray_csrbank3_bitbang_en0_r;
wire basesoc_csrbankarray_csrbank3_bitbang_en0_w;
wire basesoc_csrbankarray_csrbank3_sel;
wire [13:0] basesoc_csrbankarray_interface4_bank_bus_adr;
wire basesoc_csrbankarray_interface4_bank_bus_we;
wire [7:0] basesoc_csrbankarray_interface4_bank_bus_dat_w;
reg [7:0] basesoc_csrbankarray_interface4_bank_bus_dat_r = 8'd0;
wire basesoc_csrbankarray_csrbank4_load3_re;
wire [7:0] basesoc_csrbankarray_csrbank4_load3_r;
wire [7:0] basesoc_csrbankarray_csrbank4_load3_w;
wire basesoc_csrbankarray_csrbank4_load2_re;
wire [7:0] basesoc_csrbankarray_csrbank4_load2_r;
wire [7:0] basesoc_csrbankarray_csrbank4_load2_w;
wire basesoc_csrbankarray_csrbank4_load1_re;
wire [7:0] basesoc_csrbankarray_csrbank4_load1_r;
wire [7:0] basesoc_csrbankarray_csrbank4_load1_w;
wire basesoc_csrbankarray_csrbank4_load0_re;
wire [7:0] basesoc_csrbankarray_csrbank4_load0_r;
wire [7:0] basesoc_csrbankarray_csrbank4_load0_w;
wire basesoc_csrbankarray_csrbank4_reload3_re;
wire [7:0] basesoc_csrbankarray_csrbank4_reload3_r;
wire [7:0] basesoc_csrbankarray_csrbank4_reload3_w;
wire basesoc_csrbankarray_csrbank4_reload2_re;
wire [7:0] basesoc_csrbankarray_csrbank4_reload2_r;
wire [7:0] basesoc_csrbankarray_csrbank4_reload2_w;
wire basesoc_csrbankarray_csrbank4_reload1_re;
wire [7:0] basesoc_csrbankarray_csrbank4_reload1_r;
wire [7:0] basesoc_csrbankarray_csrbank4_reload1_w;
wire basesoc_csrbankarray_csrbank4_reload0_re;
wire [7:0] basesoc_csrbankarray_csrbank4_reload0_r;
wire [7:0] basesoc_csrbankarray_csrbank4_reload0_w;
wire basesoc_csrbankarray_csrbank4_en0_re;
wire basesoc_csrbankarray_csrbank4_en0_r;
wire basesoc_csrbankarray_csrbank4_en0_w;
wire basesoc_csrbankarray_csrbank4_value3_re;
wire [7:0] basesoc_csrbankarray_csrbank4_value3_r;
wire [7:0] basesoc_csrbankarray_csrbank4_value3_w;
wire basesoc_csrbankarray_csrbank4_value2_re;
wire [7:0] basesoc_csrbankarray_csrbank4_value2_r;
wire [7:0] basesoc_csrbankarray_csrbank4_value2_w;
wire basesoc_csrbankarray_csrbank4_value1_re;
wire [7:0] basesoc_csrbankarray_csrbank4_value1_r;
wire [7:0] basesoc_csrbankarray_csrbank4_value1_w;
wire basesoc_csrbankarray_csrbank4_value0_re;
wire [7:0] basesoc_csrbankarray_csrbank4_value0_r;
wire [7:0] basesoc_csrbankarray_csrbank4_value0_w;
wire basesoc_csrbankarray_csrbank4_ev_enable0_re;
wire basesoc_csrbankarray_csrbank4_ev_enable0_r;
wire basesoc_csrbankarray_csrbank4_ev_enable0_w;
wire basesoc_csrbankarray_csrbank4_sel;
wire [13:0] basesoc_csrbankarray_interface5_bank_bus_adr;
wire basesoc_csrbankarray_interface5_bank_bus_we;
wire [7:0] basesoc_csrbankarray_interface5_bank_bus_dat_w;
reg [7:0] basesoc_csrbankarray_interface5_bank_bus_dat_r = 8'd0;
wire basesoc_csrbankarray_csrbank5_txfull_re;
wire basesoc_csrbankarray_csrbank5_txfull_r;
wire basesoc_csrbankarray_csrbank5_txfull_w;
wire basesoc_csrbankarray_csrbank5_rxempty_re;
wire basesoc_csrbankarray_csrbank5_rxempty_r;
wire basesoc_csrbankarray_csrbank5_rxempty_w;
wire basesoc_csrbankarray_csrbank5_ev_enable0_re;
wire [1:0] basesoc_csrbankarray_csrbank5_ev_enable0_r;
wire [1:0] basesoc_csrbankarray_csrbank5_ev_enable0_w;
wire basesoc_csrbankarray_csrbank5_sel;
wire [13:0] basesoc_csrbankarray_interface6_bank_bus_adr;
wire basesoc_csrbankarray_interface6_bank_bus_we;
wire [7:0] basesoc_csrbankarray_interface6_bank_bus_dat_w;
reg [7:0] basesoc_csrbankarray_interface6_bank_bus_dat_r = 8'd0;
wire basesoc_csrbankarray_csrbank6_tuning_word3_re;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word3_r;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word3_w;
wire basesoc_csrbankarray_csrbank6_tuning_word2_re;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word2_r;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word2_w;
wire basesoc_csrbankarray_csrbank6_tuning_word1_re;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word1_r;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word1_w;
wire basesoc_csrbankarray_csrbank6_tuning_word0_re;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word0_r;
wire [7:0] basesoc_csrbankarray_csrbank6_tuning_word0_w;
wire basesoc_csrbankarray_csrbank6_sel;
wire [13:0] basesoc_csrcon_adr;
wire basesoc_csrcon_we;
wire [7:0] basesoc_csrcon_dat_w;
wire [7:0] basesoc_csrcon_dat_r;
wire [15:0] slice_proxy0;
wire [15:0] slice_proxy1;
wire [15:0] slice_proxy2;
wire [15:0] slice_proxy3;
wire [15:0] slice_proxy4;
wire [15:0] slice_proxy5;
wire [15:0] slice_proxy6;
wire [15:0] slice_proxy7;
wire [15:0] slice_proxy8;
wire [15:0] slice_proxy9;
wire [15:0] slice_proxy10;
wire [15:0] slice_proxy11;
wire [15:0] slice_proxy12;
wire [15:0] slice_proxy13;
wire [15:0] slice_proxy14;
wire [15:0] slice_proxy15;
wire [15:0] slice_proxy16;
wire [15:0] slice_proxy17;
wire [15:0] slice_proxy18;
wire [15:0] slice_proxy19;
wire [15:0] slice_proxy20;
wire [15:0] slice_proxy21;
wire [15:0] slice_proxy22;
wire [15:0] slice_proxy23;
wire [15:0] slice_proxy24;
wire [15:0] slice_proxy25;
wire [15:0] slice_proxy26;
wire [15:0] slice_proxy27;
wire [15:0] slice_proxy28;
wire [15:0] slice_proxy29;
wire [15:0] slice_proxy30;
wire [15:0] slice_proxy31;
wire [15:0] slice_proxy32;
wire [15:0] slice_proxy33;
wire [15:0] slice_proxy34;
wire [15:0] slice_proxy35;
wire [15:0] slice_proxy36;
wire [15:0] slice_proxy37;
wire [15:0] slice_proxy38;
wire [15:0] slice_proxy39;
wire [15:0] slice_proxy40;
wire [15:0] slice_proxy41;
wire [15:0] slice_proxy42;
wire [15:0] slice_proxy43;
wire [15:0] slice_proxy44;
wire [15:0] slice_proxy45;
wire [15:0] slice_proxy46;
wire [15:0] slice_proxy47;
wire [15:0] slice_proxy48;
wire [15:0] slice_proxy49;
wire [15:0] slice_proxy50;
wire [15:0] slice_proxy51;
wire [15:0] slice_proxy52;
wire [15:0] slice_proxy53;
wire [15:0] slice_proxy54;
wire [15:0] slice_proxy55;
wire [15:0] slice_proxy56;
wire [15:0] slice_proxy57;
wire [15:0] slice_proxy58;
wire [15:0] slice_proxy59;
wire [15:0] slice_proxy60;
wire [15:0] slice_proxy61;
wire [15:0] slice_proxy62;
wire [15:0] slice_proxy63;
wire [1:0] slice_proxy64;
wire [1:0] slice_proxy65;
wire [1:0] slice_proxy66;
wire [1:0] slice_proxy67;
wire [1:0] slice_proxy68;
wire [1:0] slice_proxy69;
wire [1:0] slice_proxy70;
wire [1:0] slice_proxy71;
reg rhs_array_muxed0 = 1'd0;
reg [12:0] rhs_array_muxed1 = 13'd0;
reg [1:0] rhs_array_muxed2 = 2'd0;
reg rhs_array_muxed3 = 1'd0;
reg rhs_array_muxed4 = 1'd0;
reg rhs_array_muxed5 = 1'd0;
reg t_array_muxed0 = 1'd0;
reg t_array_muxed1 = 1'd0;
reg t_array_muxed2 = 1'd0;
reg rhs_array_muxed6 = 1'd0;
reg [12:0] rhs_array_muxed7 = 13'd0;
reg [1:0] rhs_array_muxed8 = 2'd0;
reg rhs_array_muxed9 = 1'd0;
reg rhs_array_muxed10 = 1'd0;
reg rhs_array_muxed11 = 1'd0;
reg t_array_muxed3 = 1'd0;
reg t_array_muxed4 = 1'd0;
reg t_array_muxed5 = 1'd0;
reg [20:0] rhs_array_muxed12 = 21'd0;
reg rhs_array_muxed13 = 1'd0;
reg rhs_array_muxed14 = 1'd0;
reg [20:0] rhs_array_muxed15 = 21'd0;
reg rhs_array_muxed16 = 1'd0;
reg rhs_array_muxed17 = 1'd0;
reg [20:0] rhs_array_muxed18 = 21'd0;
reg rhs_array_muxed19 = 1'd0;
reg rhs_array_muxed20 = 1'd0;
reg [20:0] rhs_array_muxed21 = 21'd0;
reg rhs_array_muxed22 = 1'd0;
reg rhs_array_muxed23 = 1'd0;
reg [29:0] rhs_array_muxed24 = 30'd0;
reg [31:0] rhs_array_muxed25 = 32'd0;
reg [3:0] rhs_array_muxed26 = 4'd0;
reg rhs_array_muxed27 = 1'd0;
reg rhs_array_muxed28 = 1'd0;
reg rhs_array_muxed29 = 1'd0;
reg [2:0] rhs_array_muxed30 = 3'd0;
reg [1:0] rhs_array_muxed31 = 2'd0;
reg [29:0] rhs_array_muxed32 = 30'd0;
reg [31:0] rhs_array_muxed33 = 32'd0;
reg [3:0] rhs_array_muxed34 = 4'd0;
reg rhs_array_muxed35 = 1'd0;
reg rhs_array_muxed36 = 1'd0;
reg rhs_array_muxed37 = 1'd0;
reg [2:0] rhs_array_muxed38 = 3'd0;
reg [1:0] rhs_array_muxed39 = 2'd0;
reg [12:0] array_muxed0 = 13'd0;
reg [1:0] array_muxed1 = 2'd0;
reg array_muxed2 = 1'd0;
reg array_muxed3 = 1'd0;
reg array_muxed4 = 1'd0;
reg array_muxed5 = 1'd0;
reg [1:0] array_muxed6 = 2'd0;
reg [12:0] array_muxed7 = 13'd0;
reg array_muxed8 = 1'd0;
reg array_muxed9 = 1'd0;
reg array_muxed10 = 1'd0;
reg array_muxed11 = 1'd0;
reg array_muxed12 = 1'd0;
reg [1:0] array_muxed13 = 2'd0;
reg [12:0] array_muxed14 = 13'd0;
reg array_muxed15 = 1'd0;
reg array_muxed16 = 1'd0;
reg array_muxed17 = 1'd0;
reg array_muxed18 = 1'd0;
reg array_muxed19 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg regs1 = 1'd0;
wire xilinxasyncresetsynchronizerimpl0;
wire xilinxasyncresetsynchronizerimpl0_rst_meta;
wire xilinxasyncresetsynchronizerimpl1;
wire xilinxasyncresetsynchronizerimpl1_rst_meta;
wire xilinxasyncresetsynchronizerimpl2;
wire xilinxasyncresetsynchronizerimpl2_rst_meta;

assign basesoc_lm32_reset = basesoc_ctrl_reset;
assign ddrphy_clk4x_wr_strb = crg_clk4x_wr_strb;
assign ddrphy_clk4x_rd_strb = crg_clk4x_rd_strb;
assign basesoc_ctrl_bus_error = basesoc_error;
always @(*) begin
	basesoc_lm32_interrupt <= 32'd0;
	basesoc_lm32_interrupt[1] <= basesoc_timer0_irq;
	basesoc_lm32_interrupt[0] <= basesoc_uart_irq;
end
assign basesoc_ctrl_reset = basesoc_ctrl_reset_reset_re;
assign basesoc_ctrl_bus_errors_status = basesoc_ctrl_bus_errors;
assign basesoc_lm32_ibus_adr = basesoc_lm32_i_adr_o[31:2];
assign basesoc_lm32_dbus_adr = basesoc_lm32_d_adr_o[31:2];
assign basesoc_rom_adr = basesoc_rom_bus_adr[12:0];
assign basesoc_rom_bus_dat_r = basesoc_rom_dat_r;
always @(*) begin
	basesoc_sram_we <= 4'd0;
	basesoc_sram_we[0] <= (((basesoc_sram_bus_cyc & basesoc_sram_bus_stb) & basesoc_sram_bus_we) & basesoc_sram_bus_sel[0]);
	basesoc_sram_we[1] <= (((basesoc_sram_bus_cyc & basesoc_sram_bus_stb) & basesoc_sram_bus_we) & basesoc_sram_bus_sel[1]);
	basesoc_sram_we[2] <= (((basesoc_sram_bus_cyc & basesoc_sram_bus_stb) & basesoc_sram_bus_we) & basesoc_sram_bus_sel[2]);
	basesoc_sram_we[3] <= (((basesoc_sram_bus_cyc & basesoc_sram_bus_stb) & basesoc_sram_bus_we) & basesoc_sram_bus_sel[3]);
end
assign basesoc_sram_adr = basesoc_sram_bus_adr[11:0];
assign basesoc_sram_bus_dat_r = basesoc_sram_dat_r;
assign basesoc_sram_dat_w = basesoc_sram_bus_dat_w;
assign basesoc_uart_tx_fifo_sink_valid = basesoc_uart_rxtx_re;
assign basesoc_uart_tx_fifo_sink_payload_data = basesoc_uart_rxtx_r;
assign basesoc_uart_txfull_status = (~basesoc_uart_tx_fifo_sink_ready);
assign basesoc_uart_phy_sink_valid = basesoc_uart_tx_fifo_source_valid;
assign basesoc_uart_tx_fifo_source_ready = basesoc_uart_phy_sink_ready;
assign basesoc_uart_phy_sink_first = basesoc_uart_tx_fifo_source_first;
assign basesoc_uart_phy_sink_last = basesoc_uart_tx_fifo_source_last;
assign basesoc_uart_phy_sink_payload_data = basesoc_uart_tx_fifo_source_payload_data;
assign basesoc_uart_tx_trigger = (~basesoc_uart_tx_fifo_sink_ready);
assign basesoc_uart_rx_fifo_sink_valid = basesoc_uart_phy_source_valid;
assign basesoc_uart_phy_source_ready = basesoc_uart_rx_fifo_sink_ready;
assign basesoc_uart_rx_fifo_sink_first = basesoc_uart_phy_source_first;
assign basesoc_uart_rx_fifo_sink_last = basesoc_uart_phy_source_last;
assign basesoc_uart_rx_fifo_sink_payload_data = basesoc_uart_phy_source_payload_data;
assign basesoc_uart_rxempty_status = (~basesoc_uart_rx_fifo_source_valid);
assign basesoc_uart_rxtx_w = basesoc_uart_rx_fifo_source_payload_data;
assign basesoc_uart_rx_fifo_source_ready = basesoc_uart_rx_clear;
assign basesoc_uart_rx_trigger = (~basesoc_uart_rx_fifo_source_valid);
always @(*) begin
	basesoc_uart_tx_clear <= 1'd0;
	if ((basesoc_uart_eventmanager_pending_re & basesoc_uart_eventmanager_pending_r[0])) begin
		basesoc_uart_tx_clear <= 1'd1;
	end
end
always @(*) begin
	basesoc_uart_eventmanager_status_w <= 2'd0;
	basesoc_uart_eventmanager_status_w[0] <= basesoc_uart_tx_status;
	basesoc_uart_eventmanager_status_w[1] <= basesoc_uart_rx_status;
end
always @(*) begin
	basesoc_uart_rx_clear <= 1'd0;
	if ((basesoc_uart_eventmanager_pending_re & basesoc_uart_eventmanager_pending_r[1])) begin
		basesoc_uart_rx_clear <= 1'd1;
	end
end
always @(*) begin
	basesoc_uart_eventmanager_pending_w <= 2'd0;
	basesoc_uart_eventmanager_pending_w[0] <= basesoc_uart_tx_pending;
	basesoc_uart_eventmanager_pending_w[1] <= basesoc_uart_rx_pending;
end
assign basesoc_uart_irq = ((basesoc_uart_eventmanager_pending_w[0] & basesoc_uart_eventmanager_storage[0]) | (basesoc_uart_eventmanager_pending_w[1] & basesoc_uart_eventmanager_storage[1]));
assign basesoc_uart_tx_status = basesoc_uart_tx_trigger;
assign basesoc_uart_rx_status = basesoc_uart_rx_trigger;
assign basesoc_uart_tx_fifo_syncfifo_din = {basesoc_uart_tx_fifo_fifo_in_last, basesoc_uart_tx_fifo_fifo_in_first, basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {basesoc_uart_tx_fifo_fifo_out_last, basesoc_uart_tx_fifo_fifo_out_first, basesoc_uart_tx_fifo_fifo_out_payload_data} = basesoc_uart_tx_fifo_syncfifo_dout;
assign basesoc_uart_tx_fifo_sink_ready = basesoc_uart_tx_fifo_syncfifo_writable;
assign basesoc_uart_tx_fifo_syncfifo_we = basesoc_uart_tx_fifo_sink_valid;
assign basesoc_uart_tx_fifo_fifo_in_first = basesoc_uart_tx_fifo_sink_first;
assign basesoc_uart_tx_fifo_fifo_in_last = basesoc_uart_tx_fifo_sink_last;
assign basesoc_uart_tx_fifo_fifo_in_payload_data = basesoc_uart_tx_fifo_sink_payload_data;
assign basesoc_uart_tx_fifo_source_valid = basesoc_uart_tx_fifo_readable;
assign basesoc_uart_tx_fifo_source_first = basesoc_uart_tx_fifo_fifo_out_first;
assign basesoc_uart_tx_fifo_source_last = basesoc_uart_tx_fifo_fifo_out_last;
assign basesoc_uart_tx_fifo_source_payload_data = basesoc_uart_tx_fifo_fifo_out_payload_data;
assign basesoc_uart_tx_fifo_re = basesoc_uart_tx_fifo_source_ready;
assign basesoc_uart_tx_fifo_syncfifo_re = (basesoc_uart_tx_fifo_syncfifo_readable & ((~basesoc_uart_tx_fifo_readable) | basesoc_uart_tx_fifo_re));
assign basesoc_uart_tx_fifo_level1 = (basesoc_uart_tx_fifo_level0 + basesoc_uart_tx_fifo_readable);
always @(*) begin
	basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
	if (basesoc_uart_tx_fifo_replace) begin
		basesoc_uart_tx_fifo_wrport_adr <= (basesoc_uart_tx_fifo_produce - 1'd1);
	end else begin
		basesoc_uart_tx_fifo_wrport_adr <= basesoc_uart_tx_fifo_produce;
	end
end
assign basesoc_uart_tx_fifo_wrport_dat_w = basesoc_uart_tx_fifo_syncfifo_din;
assign basesoc_uart_tx_fifo_wrport_we = (basesoc_uart_tx_fifo_syncfifo_we & (basesoc_uart_tx_fifo_syncfifo_writable | basesoc_uart_tx_fifo_replace));
assign basesoc_uart_tx_fifo_do_read = (basesoc_uart_tx_fifo_syncfifo_readable & basesoc_uart_tx_fifo_syncfifo_re);
assign basesoc_uart_tx_fifo_rdport_adr = basesoc_uart_tx_fifo_consume;
assign basesoc_uart_tx_fifo_syncfifo_dout = basesoc_uart_tx_fifo_rdport_dat_r;
assign basesoc_uart_tx_fifo_rdport_re = basesoc_uart_tx_fifo_do_read;
assign basesoc_uart_tx_fifo_syncfifo_writable = (basesoc_uart_tx_fifo_level0 != 5'd16);
assign basesoc_uart_tx_fifo_syncfifo_readable = (basesoc_uart_tx_fifo_level0 != 1'd0);
assign basesoc_uart_rx_fifo_syncfifo_din = {basesoc_uart_rx_fifo_fifo_in_last, basesoc_uart_rx_fifo_fifo_in_first, basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {basesoc_uart_rx_fifo_fifo_out_last, basesoc_uart_rx_fifo_fifo_out_first, basesoc_uart_rx_fifo_fifo_out_payload_data} = basesoc_uart_rx_fifo_syncfifo_dout;
assign basesoc_uart_rx_fifo_sink_ready = basesoc_uart_rx_fifo_syncfifo_writable;
assign basesoc_uart_rx_fifo_syncfifo_we = basesoc_uart_rx_fifo_sink_valid;
assign basesoc_uart_rx_fifo_fifo_in_first = basesoc_uart_rx_fifo_sink_first;
assign basesoc_uart_rx_fifo_fifo_in_last = basesoc_uart_rx_fifo_sink_last;
assign basesoc_uart_rx_fifo_fifo_in_payload_data = basesoc_uart_rx_fifo_sink_payload_data;
assign basesoc_uart_rx_fifo_source_valid = basesoc_uart_rx_fifo_readable;
assign basesoc_uart_rx_fifo_source_first = basesoc_uart_rx_fifo_fifo_out_first;
assign basesoc_uart_rx_fifo_source_last = basesoc_uart_rx_fifo_fifo_out_last;
assign basesoc_uart_rx_fifo_source_payload_data = basesoc_uart_rx_fifo_fifo_out_payload_data;
assign basesoc_uart_rx_fifo_re = basesoc_uart_rx_fifo_source_ready;
assign basesoc_uart_rx_fifo_syncfifo_re = (basesoc_uart_rx_fifo_syncfifo_readable & ((~basesoc_uart_rx_fifo_readable) | basesoc_uart_rx_fifo_re));
assign basesoc_uart_rx_fifo_level1 = (basesoc_uart_rx_fifo_level0 + basesoc_uart_rx_fifo_readable);
always @(*) begin
	basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
	if (basesoc_uart_rx_fifo_replace) begin
		basesoc_uart_rx_fifo_wrport_adr <= (basesoc_uart_rx_fifo_produce - 1'd1);
	end else begin
		basesoc_uart_rx_fifo_wrport_adr <= basesoc_uart_rx_fifo_produce;
	end
end
assign basesoc_uart_rx_fifo_wrport_dat_w = basesoc_uart_rx_fifo_syncfifo_din;
assign basesoc_uart_rx_fifo_wrport_we = (basesoc_uart_rx_fifo_syncfifo_we & (basesoc_uart_rx_fifo_syncfifo_writable | basesoc_uart_rx_fifo_replace));
assign basesoc_uart_rx_fifo_do_read = (basesoc_uart_rx_fifo_syncfifo_readable & basesoc_uart_rx_fifo_syncfifo_re);
assign basesoc_uart_rx_fifo_rdport_adr = basesoc_uart_rx_fifo_consume;
assign basesoc_uart_rx_fifo_syncfifo_dout = basesoc_uart_rx_fifo_rdport_dat_r;
assign basesoc_uart_rx_fifo_rdport_re = basesoc_uart_rx_fifo_do_read;
assign basesoc_uart_rx_fifo_syncfifo_writable = (basesoc_uart_rx_fifo_level0 != 5'd16);
assign basesoc_uart_rx_fifo_syncfifo_readable = (basesoc_uart_rx_fifo_level0 != 1'd0);
assign basesoc_timer0_zero_trigger = (basesoc_timer0_value != 1'd0);
assign basesoc_timer0_eventmanager_status_w = basesoc_timer0_zero_status;
always @(*) begin
	basesoc_timer0_zero_clear <= 1'd0;
	if ((basesoc_timer0_eventmanager_pending_re & basesoc_timer0_eventmanager_pending_r)) begin
		basesoc_timer0_zero_clear <= 1'd1;
	end
end
assign basesoc_timer0_eventmanager_pending_w = basesoc_timer0_zero_pending;
assign basesoc_timer0_irq = (basesoc_timer0_eventmanager_pending_w & basesoc_timer0_eventmanager_storage);
assign basesoc_timer0_zero_status = basesoc_timer0_zero_trigger;
assign por_clk = sys_clk;
assign sdram_full_rd_clk = sdram_full_wr_clk;
assign crg_clk4x_rd_strb = crg_clk4x_wr_strb;
assign git_status = 160'd1136999585555115193161421423441895478329851024862;
assign platform_status = 63'd8100129003013436005;
assign target_status = 63'd7089074166086762496;
assign spiflash_bus_dat_r = spiflash_sr;
always @(*) begin
	spiflash_oe <= 1'd0;
	spiflash_o <= 4'd0;
	spiflash4x_cs_n <= 1'd0;
	spiflash4x_clk <= 1'd0;
	spiflash_status <= 1'd0;
	if (spiflash_bitbang_en_storage) begin
		spiflash4x_clk <= spiflash_bitbang_storage[1];
		spiflash4x_cs_n <= spiflash_bitbang_storage[2];
		if (spiflash_bitbang_storage[3]) begin
			spiflash_oe <= 1'd0;
		end else begin
			spiflash_oe <= 1'd1;
		end
		if (spiflash_bitbang_storage[1]) begin
			spiflash_status <= spiflash_i0[1];
		end
		spiflash_o <= {{3{1'd1}}, spiflash_bitbang_storage[0]};
	end else begin
		spiflash4x_clk <= spiflash_clk;
		spiflash4x_cs_n <= spiflash_cs_n;
		spiflash_o <= spiflash_sr[31:28];
		spiflash_oe <= spiflash_dq_oe;
	end
end
assign ddrphy_sdram_half_clk_n = (~sdram_half_clk);
assign ddrphy_dqs_t_d0 = (~(ddrphy_drive_dqs | ddrphy_postamble));
assign ddrphy_dqs_t_d1 = (~ddrphy_drive_dqs);
assign ddrphy_record0_wrdata = ddrphy_dfi_p0_wrdata;
assign ddrphy_record0_wrdata_mask = ddrphy_dfi_p0_wrdata_mask;
assign ddrphy_record0_wrdata_en = ddrphy_dfi_p0_wrdata_en;
assign ddrphy_record0_rddata_en = ddrphy_dfi_p0_rddata_en;
assign ddrphy_record1_wrdata = ddrphy_dfi_p1_wrdata;
assign ddrphy_record1_wrdata_mask = ddrphy_dfi_p1_wrdata_mask;
assign ddrphy_record1_wrdata_en = ddrphy_dfi_p1_wrdata_en;
assign ddrphy_record1_rddata_en = ddrphy_dfi_p1_rddata_en;
assign ddrphy_drive_dq_n0 = (~ddrphy_drive_dq);
assign ddrphy_wrdata_en = (ddrphy_record0_wrdata_en | ddrphy_record1_wrdata_en);
assign ddrphy_drive_dq = ddrphy_wrdata_en;
assign ddrphy_drive_dqs = ddrphy_r_dfi_wrdata_en[1];
assign ddrphy_rddata_en = (ddrphy_record0_rddata_en | ddrphy_record1_rddata_en);
assign ddrphy_dfi_p0_rddata = ddrphy_record0_rddata;
assign ddrphy_dfi_p0_rddata_valid = ddrphy_rddata_sr[0];
assign ddrphy_dfi_p1_rddata = ddrphy_record1_rddata;
assign ddrphy_dfi_p1_rddata_valid = ddrphy_rddata_sr[0];
assign ddrphy_dfi_p0_address = basesoc_sdram_master_p0_address;
assign ddrphy_dfi_p0_bank = basesoc_sdram_master_p0_bank;
assign ddrphy_dfi_p0_cas_n = basesoc_sdram_master_p0_cas_n;
assign ddrphy_dfi_p0_cs_n = basesoc_sdram_master_p0_cs_n;
assign ddrphy_dfi_p0_ras_n = basesoc_sdram_master_p0_ras_n;
assign ddrphy_dfi_p0_we_n = basesoc_sdram_master_p0_we_n;
assign ddrphy_dfi_p0_cke = basesoc_sdram_master_p0_cke;
assign ddrphy_dfi_p0_odt = basesoc_sdram_master_p0_odt;
assign ddrphy_dfi_p0_reset_n = basesoc_sdram_master_p0_reset_n;
assign ddrphy_dfi_p0_act_n = basesoc_sdram_master_p0_act_n;
assign ddrphy_dfi_p0_wrdata = basesoc_sdram_master_p0_wrdata;
assign ddrphy_dfi_p0_wrdata_en = basesoc_sdram_master_p0_wrdata_en;
assign ddrphy_dfi_p0_wrdata_mask = basesoc_sdram_master_p0_wrdata_mask;
assign ddrphy_dfi_p0_rddata_en = basesoc_sdram_master_p0_rddata_en;
assign basesoc_sdram_master_p0_rddata = ddrphy_dfi_p0_rddata;
assign basesoc_sdram_master_p0_rddata_valid = ddrphy_dfi_p0_rddata_valid;
assign ddrphy_dfi_p1_address = basesoc_sdram_master_p1_address;
assign ddrphy_dfi_p1_bank = basesoc_sdram_master_p1_bank;
assign ddrphy_dfi_p1_cas_n = basesoc_sdram_master_p1_cas_n;
assign ddrphy_dfi_p1_cs_n = basesoc_sdram_master_p1_cs_n;
assign ddrphy_dfi_p1_ras_n = basesoc_sdram_master_p1_ras_n;
assign ddrphy_dfi_p1_we_n = basesoc_sdram_master_p1_we_n;
assign ddrphy_dfi_p1_cke = basesoc_sdram_master_p1_cke;
assign ddrphy_dfi_p1_odt = basesoc_sdram_master_p1_odt;
assign ddrphy_dfi_p1_reset_n = basesoc_sdram_master_p1_reset_n;
assign ddrphy_dfi_p1_act_n = basesoc_sdram_master_p1_act_n;
assign ddrphy_dfi_p1_wrdata = basesoc_sdram_master_p1_wrdata;
assign ddrphy_dfi_p1_wrdata_en = basesoc_sdram_master_p1_wrdata_en;
assign ddrphy_dfi_p1_wrdata_mask = basesoc_sdram_master_p1_wrdata_mask;
assign ddrphy_dfi_p1_rddata_en = basesoc_sdram_master_p1_rddata_en;
assign basesoc_sdram_master_p1_rddata = ddrphy_dfi_p1_rddata;
assign basesoc_sdram_master_p1_rddata_valid = ddrphy_dfi_p1_rddata_valid;
assign basesoc_sdram_slave_p0_address = basesoc_sdram_dfi_p0_address;
assign basesoc_sdram_slave_p0_bank = basesoc_sdram_dfi_p0_bank;
assign basesoc_sdram_slave_p0_cas_n = basesoc_sdram_dfi_p0_cas_n;
assign basesoc_sdram_slave_p0_cs_n = basesoc_sdram_dfi_p0_cs_n;
assign basesoc_sdram_slave_p0_ras_n = basesoc_sdram_dfi_p0_ras_n;
assign basesoc_sdram_slave_p0_we_n = basesoc_sdram_dfi_p0_we_n;
assign basesoc_sdram_slave_p0_cke = basesoc_sdram_dfi_p0_cke;
assign basesoc_sdram_slave_p0_odt = basesoc_sdram_dfi_p0_odt;
assign basesoc_sdram_slave_p0_reset_n = basesoc_sdram_dfi_p0_reset_n;
assign basesoc_sdram_slave_p0_act_n = basesoc_sdram_dfi_p0_act_n;
assign basesoc_sdram_slave_p0_wrdata = basesoc_sdram_dfi_p0_wrdata;
assign basesoc_sdram_slave_p0_wrdata_en = basesoc_sdram_dfi_p0_wrdata_en;
assign basesoc_sdram_slave_p0_wrdata_mask = basesoc_sdram_dfi_p0_wrdata_mask;
assign basesoc_sdram_slave_p0_rddata_en = basesoc_sdram_dfi_p0_rddata_en;
assign basesoc_sdram_dfi_p0_rddata = basesoc_sdram_slave_p0_rddata;
assign basesoc_sdram_dfi_p0_rddata_valid = basesoc_sdram_slave_p0_rddata_valid;
assign basesoc_sdram_slave_p1_address = basesoc_sdram_dfi_p1_address;
assign basesoc_sdram_slave_p1_bank = basesoc_sdram_dfi_p1_bank;
assign basesoc_sdram_slave_p1_cas_n = basesoc_sdram_dfi_p1_cas_n;
assign basesoc_sdram_slave_p1_cs_n = basesoc_sdram_dfi_p1_cs_n;
assign basesoc_sdram_slave_p1_ras_n = basesoc_sdram_dfi_p1_ras_n;
assign basesoc_sdram_slave_p1_we_n = basesoc_sdram_dfi_p1_we_n;
assign basesoc_sdram_slave_p1_cke = basesoc_sdram_dfi_p1_cke;
assign basesoc_sdram_slave_p1_odt = basesoc_sdram_dfi_p1_odt;
assign basesoc_sdram_slave_p1_reset_n = basesoc_sdram_dfi_p1_reset_n;
assign basesoc_sdram_slave_p1_act_n = basesoc_sdram_dfi_p1_act_n;
assign basesoc_sdram_slave_p1_wrdata = basesoc_sdram_dfi_p1_wrdata;
assign basesoc_sdram_slave_p1_wrdata_en = basesoc_sdram_dfi_p1_wrdata_en;
assign basesoc_sdram_slave_p1_wrdata_mask = basesoc_sdram_dfi_p1_wrdata_mask;
assign basesoc_sdram_slave_p1_rddata_en = basesoc_sdram_dfi_p1_rddata_en;
assign basesoc_sdram_dfi_p1_rddata = basesoc_sdram_slave_p1_rddata;
assign basesoc_sdram_dfi_p1_rddata_valid = basesoc_sdram_slave_p1_rddata_valid;
always @(*) begin
	basesoc_sdram_slave_p1_rddata <= 32'd0;
	basesoc_sdram_slave_p1_rddata_valid <= 1'd0;
	basesoc_sdram_master_p0_address <= 13'd0;
	basesoc_sdram_master_p0_bank <= 2'd0;
	basesoc_sdram_master_p0_cas_n <= 1'd1;
	basesoc_sdram_master_p0_cs_n <= 1'd1;
	basesoc_sdram_master_p0_ras_n <= 1'd1;
	basesoc_sdram_inti_p0_rddata <= 32'd0;
	basesoc_sdram_master_p0_we_n <= 1'd1;
	basesoc_sdram_inti_p0_rddata_valid <= 1'd0;
	basesoc_sdram_master_p0_cke <= 1'd0;
	basesoc_sdram_master_p0_odt <= 1'd0;
	basesoc_sdram_master_p0_reset_n <= 1'd0;
	basesoc_sdram_master_p0_act_n <= 1'd1;
	basesoc_sdram_master_p0_wrdata <= 32'd0;
	basesoc_sdram_master_p0_wrdata_en <= 1'd0;
	basesoc_sdram_master_p0_wrdata_mask <= 4'd0;
	basesoc_sdram_master_p0_rddata_en <= 1'd0;
	basesoc_sdram_master_p1_address <= 13'd0;
	basesoc_sdram_master_p1_bank <= 2'd0;
	basesoc_sdram_master_p1_cas_n <= 1'd1;
	basesoc_sdram_master_p1_cs_n <= 1'd1;
	basesoc_sdram_master_p1_ras_n <= 1'd1;
	basesoc_sdram_inti_p1_rddata <= 32'd0;
	basesoc_sdram_master_p1_we_n <= 1'd1;
	basesoc_sdram_inti_p1_rddata_valid <= 1'd0;
	basesoc_sdram_master_p1_cke <= 1'd0;
	basesoc_sdram_master_p1_odt <= 1'd0;
	basesoc_sdram_master_p1_reset_n <= 1'd0;
	basesoc_sdram_master_p1_act_n <= 1'd1;
	basesoc_sdram_master_p1_wrdata <= 32'd0;
	basesoc_sdram_master_p1_wrdata_en <= 1'd0;
	basesoc_sdram_master_p1_wrdata_mask <= 4'd0;
	basesoc_sdram_master_p1_rddata_en <= 1'd0;
	basesoc_sdram_slave_p0_rddata <= 32'd0;
	basesoc_sdram_slave_p0_rddata_valid <= 1'd0;
	if (basesoc_sdram_storage[0]) begin
		basesoc_sdram_master_p0_address <= basesoc_sdram_slave_p0_address;
		basesoc_sdram_master_p0_bank <= basesoc_sdram_slave_p0_bank;
		basesoc_sdram_master_p0_cas_n <= basesoc_sdram_slave_p0_cas_n;
		basesoc_sdram_master_p0_cs_n <= basesoc_sdram_slave_p0_cs_n;
		basesoc_sdram_master_p0_ras_n <= basesoc_sdram_slave_p0_ras_n;
		basesoc_sdram_master_p0_we_n <= basesoc_sdram_slave_p0_we_n;
		basesoc_sdram_master_p0_cke <= basesoc_sdram_slave_p0_cke;
		basesoc_sdram_master_p0_odt <= basesoc_sdram_slave_p0_odt;
		basesoc_sdram_master_p0_reset_n <= basesoc_sdram_slave_p0_reset_n;
		basesoc_sdram_master_p0_act_n <= basesoc_sdram_slave_p0_act_n;
		basesoc_sdram_master_p0_wrdata <= basesoc_sdram_slave_p0_wrdata;
		basesoc_sdram_master_p0_wrdata_en <= basesoc_sdram_slave_p0_wrdata_en;
		basesoc_sdram_master_p0_wrdata_mask <= basesoc_sdram_slave_p0_wrdata_mask;
		basesoc_sdram_master_p0_rddata_en <= basesoc_sdram_slave_p0_rddata_en;
		basesoc_sdram_slave_p0_rddata <= basesoc_sdram_master_p0_rddata;
		basesoc_sdram_slave_p0_rddata_valid <= basesoc_sdram_master_p0_rddata_valid;
		basesoc_sdram_master_p1_address <= basesoc_sdram_slave_p1_address;
		basesoc_sdram_master_p1_bank <= basesoc_sdram_slave_p1_bank;
		basesoc_sdram_master_p1_cas_n <= basesoc_sdram_slave_p1_cas_n;
		basesoc_sdram_master_p1_cs_n <= basesoc_sdram_slave_p1_cs_n;
		basesoc_sdram_master_p1_ras_n <= basesoc_sdram_slave_p1_ras_n;
		basesoc_sdram_master_p1_we_n <= basesoc_sdram_slave_p1_we_n;
		basesoc_sdram_master_p1_cke <= basesoc_sdram_slave_p1_cke;
		basesoc_sdram_master_p1_odt <= basesoc_sdram_slave_p1_odt;
		basesoc_sdram_master_p1_reset_n <= basesoc_sdram_slave_p1_reset_n;
		basesoc_sdram_master_p1_act_n <= basesoc_sdram_slave_p1_act_n;
		basesoc_sdram_master_p1_wrdata <= basesoc_sdram_slave_p1_wrdata;
		basesoc_sdram_master_p1_wrdata_en <= basesoc_sdram_slave_p1_wrdata_en;
		basesoc_sdram_master_p1_wrdata_mask <= basesoc_sdram_slave_p1_wrdata_mask;
		basesoc_sdram_master_p1_rddata_en <= basesoc_sdram_slave_p1_rddata_en;
		basesoc_sdram_slave_p1_rddata <= basesoc_sdram_master_p1_rddata;
		basesoc_sdram_slave_p1_rddata_valid <= basesoc_sdram_master_p1_rddata_valid;
	end else begin
		basesoc_sdram_master_p0_address <= basesoc_sdram_inti_p0_address;
		basesoc_sdram_master_p0_bank <= basesoc_sdram_inti_p0_bank;
		basesoc_sdram_master_p0_cas_n <= basesoc_sdram_inti_p0_cas_n;
		basesoc_sdram_master_p0_cs_n <= basesoc_sdram_inti_p0_cs_n;
		basesoc_sdram_master_p0_ras_n <= basesoc_sdram_inti_p0_ras_n;
		basesoc_sdram_master_p0_we_n <= basesoc_sdram_inti_p0_we_n;
		basesoc_sdram_master_p0_cke <= basesoc_sdram_inti_p0_cke;
		basesoc_sdram_master_p0_odt <= basesoc_sdram_inti_p0_odt;
		basesoc_sdram_master_p0_reset_n <= basesoc_sdram_inti_p0_reset_n;
		basesoc_sdram_master_p0_act_n <= basesoc_sdram_inti_p0_act_n;
		basesoc_sdram_master_p0_wrdata <= basesoc_sdram_inti_p0_wrdata;
		basesoc_sdram_master_p0_wrdata_en <= basesoc_sdram_inti_p0_wrdata_en;
		basesoc_sdram_master_p0_wrdata_mask <= basesoc_sdram_inti_p0_wrdata_mask;
		basesoc_sdram_master_p0_rddata_en <= basesoc_sdram_inti_p0_rddata_en;
		basesoc_sdram_inti_p0_rddata <= basesoc_sdram_master_p0_rddata;
		basesoc_sdram_inti_p0_rddata_valid <= basesoc_sdram_master_p0_rddata_valid;
		basesoc_sdram_master_p1_address <= basesoc_sdram_inti_p1_address;
		basesoc_sdram_master_p1_bank <= basesoc_sdram_inti_p1_bank;
		basesoc_sdram_master_p1_cas_n <= basesoc_sdram_inti_p1_cas_n;
		basesoc_sdram_master_p1_cs_n <= basesoc_sdram_inti_p1_cs_n;
		basesoc_sdram_master_p1_ras_n <= basesoc_sdram_inti_p1_ras_n;
		basesoc_sdram_master_p1_we_n <= basesoc_sdram_inti_p1_we_n;
		basesoc_sdram_master_p1_cke <= basesoc_sdram_inti_p1_cke;
		basesoc_sdram_master_p1_odt <= basesoc_sdram_inti_p1_odt;
		basesoc_sdram_master_p1_reset_n <= basesoc_sdram_inti_p1_reset_n;
		basesoc_sdram_master_p1_act_n <= basesoc_sdram_inti_p1_act_n;
		basesoc_sdram_master_p1_wrdata <= basesoc_sdram_inti_p1_wrdata;
		basesoc_sdram_master_p1_wrdata_en <= basesoc_sdram_inti_p1_wrdata_en;
		basesoc_sdram_master_p1_wrdata_mask <= basesoc_sdram_inti_p1_wrdata_mask;
		basesoc_sdram_master_p1_rddata_en <= basesoc_sdram_inti_p1_rddata_en;
		basesoc_sdram_inti_p1_rddata <= basesoc_sdram_master_p1_rddata;
		basesoc_sdram_inti_p1_rddata_valid <= basesoc_sdram_master_p1_rddata_valid;
	end
end
assign basesoc_sdram_inti_p0_cke = basesoc_sdram_storage[1];
assign basesoc_sdram_inti_p1_cke = basesoc_sdram_storage[1];
assign basesoc_sdram_inti_p0_odt = basesoc_sdram_storage[2];
assign basesoc_sdram_inti_p1_odt = basesoc_sdram_storage[2];
assign basesoc_sdram_inti_p0_reset_n = basesoc_sdram_storage[3];
assign basesoc_sdram_inti_p1_reset_n = basesoc_sdram_storage[3];
always @(*) begin
	basesoc_sdram_inti_p0_cas_n <= 1'd1;
	basesoc_sdram_inti_p0_cs_n <= 1'd1;
	basesoc_sdram_inti_p0_ras_n <= 1'd1;
	basesoc_sdram_inti_p0_we_n <= 1'd1;
	if (basesoc_sdram_phaseinjector0_command_issue_re) begin
		basesoc_sdram_inti_p0_cs_n <= {1{(~basesoc_sdram_phaseinjector0_command_storage[0])}};
		basesoc_sdram_inti_p0_we_n <= (~basesoc_sdram_phaseinjector0_command_storage[1]);
		basesoc_sdram_inti_p0_cas_n <= (~basesoc_sdram_phaseinjector0_command_storage[2]);
		basesoc_sdram_inti_p0_ras_n <= (~basesoc_sdram_phaseinjector0_command_storage[3]);
	end else begin
		basesoc_sdram_inti_p0_cs_n <= {1{1'd1}};
		basesoc_sdram_inti_p0_we_n <= 1'd1;
		basesoc_sdram_inti_p0_cas_n <= 1'd1;
		basesoc_sdram_inti_p0_ras_n <= 1'd1;
	end
end
assign basesoc_sdram_inti_p0_address = basesoc_sdram_phaseinjector0_address_storage;
assign basesoc_sdram_inti_p0_bank = basesoc_sdram_phaseinjector0_baddress_storage;
assign basesoc_sdram_inti_p0_wrdata_en = (basesoc_sdram_phaseinjector0_command_issue_re & basesoc_sdram_phaseinjector0_command_storage[4]);
assign basesoc_sdram_inti_p0_rddata_en = (basesoc_sdram_phaseinjector0_command_issue_re & basesoc_sdram_phaseinjector0_command_storage[5]);
assign basesoc_sdram_inti_p0_wrdata = basesoc_sdram_phaseinjector0_wrdata_storage;
assign basesoc_sdram_inti_p0_wrdata_mask = 1'd0;
always @(*) begin
	basesoc_sdram_inti_p1_cas_n <= 1'd1;
	basesoc_sdram_inti_p1_cs_n <= 1'd1;
	basesoc_sdram_inti_p1_ras_n <= 1'd1;
	basesoc_sdram_inti_p1_we_n <= 1'd1;
	if (basesoc_sdram_phaseinjector1_command_issue_re) begin
		basesoc_sdram_inti_p1_cs_n <= {1{(~basesoc_sdram_phaseinjector1_command_storage[0])}};
		basesoc_sdram_inti_p1_we_n <= (~basesoc_sdram_phaseinjector1_command_storage[1]);
		basesoc_sdram_inti_p1_cas_n <= (~basesoc_sdram_phaseinjector1_command_storage[2]);
		basesoc_sdram_inti_p1_ras_n <= (~basesoc_sdram_phaseinjector1_command_storage[3]);
	end else begin
		basesoc_sdram_inti_p1_cs_n <= {1{1'd1}};
		basesoc_sdram_inti_p1_we_n <= 1'd1;
		basesoc_sdram_inti_p1_cas_n <= 1'd1;
		basesoc_sdram_inti_p1_ras_n <= 1'd1;
	end
end
assign basesoc_sdram_inti_p1_address = basesoc_sdram_phaseinjector1_address_storage;
assign basesoc_sdram_inti_p1_bank = basesoc_sdram_phaseinjector1_baddress_storage;
assign basesoc_sdram_inti_p1_wrdata_en = (basesoc_sdram_phaseinjector1_command_issue_re & basesoc_sdram_phaseinjector1_command_storage[4]);
assign basesoc_sdram_inti_p1_rddata_en = (basesoc_sdram_phaseinjector1_command_issue_re & basesoc_sdram_phaseinjector1_command_storage[5]);
assign basesoc_sdram_inti_p1_wrdata = basesoc_sdram_phaseinjector1_wrdata_storage;
assign basesoc_sdram_inti_p1_wrdata_mask = 1'd0;
assign basesoc_sdram_bankmachine0_req_valid = basesoc_sdram_interface_bank0_valid;
assign basesoc_sdram_interface_bank0_ready = basesoc_sdram_bankmachine0_req_ready;
assign basesoc_sdram_bankmachine0_req_we = basesoc_sdram_interface_bank0_we;
assign basesoc_sdram_bankmachine0_req_addr = basesoc_sdram_interface_bank0_addr;
assign basesoc_sdram_interface_bank0_lock = basesoc_sdram_bankmachine0_req_lock;
assign basesoc_sdram_interface_bank0_wdata_ready = basesoc_sdram_bankmachine0_req_wdata_ready;
assign basesoc_sdram_interface_bank0_rdata_valid = basesoc_sdram_bankmachine0_req_rdata_valid;
assign basesoc_sdram_bankmachine1_req_valid = basesoc_sdram_interface_bank1_valid;
assign basesoc_sdram_interface_bank1_ready = basesoc_sdram_bankmachine1_req_ready;
assign basesoc_sdram_bankmachine1_req_we = basesoc_sdram_interface_bank1_we;
assign basesoc_sdram_bankmachine1_req_addr = basesoc_sdram_interface_bank1_addr;
assign basesoc_sdram_interface_bank1_lock = basesoc_sdram_bankmachine1_req_lock;
assign basesoc_sdram_interface_bank1_wdata_ready = basesoc_sdram_bankmachine1_req_wdata_ready;
assign basesoc_sdram_interface_bank1_rdata_valid = basesoc_sdram_bankmachine1_req_rdata_valid;
assign basesoc_sdram_bankmachine2_req_valid = basesoc_sdram_interface_bank2_valid;
assign basesoc_sdram_interface_bank2_ready = basesoc_sdram_bankmachine2_req_ready;
assign basesoc_sdram_bankmachine2_req_we = basesoc_sdram_interface_bank2_we;
assign basesoc_sdram_bankmachine2_req_addr = basesoc_sdram_interface_bank2_addr;
assign basesoc_sdram_interface_bank2_lock = basesoc_sdram_bankmachine2_req_lock;
assign basesoc_sdram_interface_bank2_wdata_ready = basesoc_sdram_bankmachine2_req_wdata_ready;
assign basesoc_sdram_interface_bank2_rdata_valid = basesoc_sdram_bankmachine2_req_rdata_valid;
assign basesoc_sdram_bankmachine3_req_valid = basesoc_sdram_interface_bank3_valid;
assign basesoc_sdram_interface_bank3_ready = basesoc_sdram_bankmachine3_req_ready;
assign basesoc_sdram_bankmachine3_req_we = basesoc_sdram_interface_bank3_we;
assign basesoc_sdram_bankmachine3_req_addr = basesoc_sdram_interface_bank3_addr;
assign basesoc_sdram_interface_bank3_lock = basesoc_sdram_bankmachine3_req_lock;
assign basesoc_sdram_interface_bank3_wdata_ready = basesoc_sdram_bankmachine3_req_wdata_ready;
assign basesoc_sdram_interface_bank3_rdata_valid = basesoc_sdram_bankmachine3_req_rdata_valid;
assign basesoc_sdram_timer_reset = 2'sd2;
assign basesoc_sdram_timer_wait = (~basesoc_sdram_timer_done);
assign basesoc_sdram_timer_done = (basesoc_sdram_timer_count == 1'd0);
always @(*) begin
	basesoc_sdram_cmd_valid <= 1'd0;
	basesoc_sdram_cmd_last <= 1'd0;
	refresher_next_state <= 2'd0;
	basesoc_sdram_generator_start <= 1'd0;
	refresher_next_state <= refresher_state;
	case (refresher_state)
		1'd1: begin
			basesoc_sdram_cmd_valid <= 1'd1;
			if (basesoc_sdram_cmd_ready) begin
				basesoc_sdram_generator_start <= 1'd1;
				refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (basesoc_sdram_generator_done) begin
				basesoc_sdram_cmd_last <= 1'd1;
				refresher_next_state <= 1'd0;
			end else begin
				basesoc_sdram_cmd_valid <= 1'd1;
			end
		end
		default: begin
			if (basesoc_sdram_timer_done) begin
				refresher_next_state <= 1'd1;
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine0_req_valid;
assign basesoc_sdram_bankmachine0_req_ready = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine0_req_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine0_req_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_valid = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine0_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_first = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_last = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_source_ready = (basesoc_sdram_bankmachine0_req_wdata_ready | basesoc_sdram_bankmachine0_req_rdata_valid);
assign basesoc_sdram_bankmachine0_req_lock = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine0_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine0_row_hit = (basesoc_sdram_bankmachine0_row == basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8]);
assign basesoc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
	basesoc_sdram_bankmachine0_cmd_payload_a <= 13'd0;
	if (basesoc_sdram_bankmachine0_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine0_cmd_payload_a <= basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8];
	end else begin
		basesoc_sdram_bankmachine0_cmd_payload_a <= ((basesoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine0_twtpcon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_cmd_payload_is_write);
assign basesoc_sdram_bankmachine0_trccon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_row_open);
assign basesoc_sdram_bankmachine0_trascon_valid = ((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_ready) & basesoc_sdram_bankmachine0_row_open);
always @(*) begin
	basesoc_sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20:8] != basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8])) begin
			basesoc_sdram_bankmachine0_auto_precharge <= (basesoc_sdram_bankmachine0_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce = (basesoc_sdram_bankmachine0_cmd_buffer_source_ready | (~basesoc_sdram_bankmachine0_cmd_buffer_valid_n));
assign basesoc_sdram_bankmachine0_cmd_buffer_sink_ready = basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
assign basesoc_sdram_bankmachine0_cmd_buffer_source_valid = basesoc_sdram_bankmachine0_cmd_buffer_valid_n;
assign basesoc_sdram_bankmachine0_cmd_buffer_busy = (1'd0 | basesoc_sdram_bankmachine0_cmd_buffer_valid_n);
assign basesoc_sdram_bankmachine0_cmd_buffer_source_first = basesoc_sdram_bankmachine0_cmd_buffer_first_n;
assign basesoc_sdram_bankmachine0_cmd_buffer_source_last = basesoc_sdram_bankmachine0_cmd_buffer_last_n;
always @(*) begin
	basesoc_sdram_bankmachine0_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_valid <= 1'd0;
	bankmachine0_next_state <= 3'd0;
	basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	basesoc_sdram_bankmachine0_row_open <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine0_row_close <= 1'd0;
	basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	bankmachine0_next_state <= bankmachine0_state;
	case (bankmachine0_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine0_twtpcon_ready & basesoc_sdram_bankmachine0_trascon_ready)) begin
				basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine0_twtpcon_ready & basesoc_sdram_bankmachine0_trascon_ready)) begin
				bankmachine0_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine0_trccon_ready) begin
				basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine0_row_open <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine0_twtpcon_ready) begin
				basesoc_sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine0_row_close <= 1'd1;
			basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine0_refresh_req)) begin
				bankmachine0_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine0_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine0_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine0_refresh_req) begin
				bankmachine0_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine0_row_opened) begin
						if (basesoc_sdram_bankmachine0_row_hit) begin
							basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine0_req_wdata_ready <= basesoc_sdram_bankmachine0_cmd_ready;
								basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine0_req_rdata_valid <= basesoc_sdram_bankmachine0_cmd_ready;
								basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine0_cmd_ready & basesoc_sdram_bankmachine0_auto_precharge)) begin
								bankmachine0_next_state <= 2'd2;
							end
						end else begin
							bankmachine0_next_state <= 1'd1;
						end
					end else begin
						bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine1_req_valid;
assign basesoc_sdram_bankmachine1_req_ready = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine1_req_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine1_req_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_valid = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine1_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_first = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_last = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_source_ready = (basesoc_sdram_bankmachine1_req_wdata_ready | basesoc_sdram_bankmachine1_req_rdata_valid);
assign basesoc_sdram_bankmachine1_req_lock = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine1_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine1_row_hit = (basesoc_sdram_bankmachine1_row == basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8]);
assign basesoc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_payload_a <= 13'd0;
	if (basesoc_sdram_bankmachine1_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine1_cmd_payload_a <= basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8];
	end else begin
		basesoc_sdram_bankmachine1_cmd_payload_a <= ((basesoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine1_twtpcon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_cmd_payload_is_write);
assign basesoc_sdram_bankmachine1_trccon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_row_open);
assign basesoc_sdram_bankmachine1_trascon_valid = ((basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_ready) & basesoc_sdram_bankmachine1_row_open);
always @(*) begin
	basesoc_sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20:8] != basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8])) begin
			basesoc_sdram_bankmachine1_auto_precharge <= (basesoc_sdram_bankmachine1_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce = (basesoc_sdram_bankmachine1_cmd_buffer_source_ready | (~basesoc_sdram_bankmachine1_cmd_buffer_valid_n));
assign basesoc_sdram_bankmachine1_cmd_buffer_sink_ready = basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
assign basesoc_sdram_bankmachine1_cmd_buffer_source_valid = basesoc_sdram_bankmachine1_cmd_buffer_valid_n;
assign basesoc_sdram_bankmachine1_cmd_buffer_busy = (1'd0 | basesoc_sdram_bankmachine1_cmd_buffer_valid_n);
assign basesoc_sdram_bankmachine1_cmd_buffer_source_first = basesoc_sdram_bankmachine1_cmd_buffer_first_n;
assign basesoc_sdram_bankmachine1_cmd_buffer_source_last = basesoc_sdram_bankmachine1_cmd_buffer_last_n;
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	bankmachine1_next_state <= 3'd0;
	basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	basesoc_sdram_bankmachine1_row_open <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine1_row_close <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine1_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine1_cmd_valid <= 1'd0;
	bankmachine1_next_state <= bankmachine1_state;
	case (bankmachine1_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine1_twtpcon_ready & basesoc_sdram_bankmachine1_trascon_ready)) begin
				basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine1_twtpcon_ready & basesoc_sdram_bankmachine1_trascon_ready)) begin
				bankmachine1_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine1_trccon_ready) begin
				basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine1_row_open <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine1_twtpcon_ready) begin
				basesoc_sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine1_row_close <= 1'd1;
			basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine1_refresh_req)) begin
				bankmachine1_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine1_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine1_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine1_refresh_req) begin
				bankmachine1_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine1_row_opened) begin
						if (basesoc_sdram_bankmachine1_row_hit) begin
							basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine1_req_wdata_ready <= basesoc_sdram_bankmachine1_cmd_ready;
								basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine1_req_rdata_valid <= basesoc_sdram_bankmachine1_cmd_ready;
								basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine1_cmd_ready & basesoc_sdram_bankmachine1_auto_precharge)) begin
								bankmachine1_next_state <= 2'd2;
							end
						end else begin
							bankmachine1_next_state <= 1'd1;
						end
					end else begin
						bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine2_req_valid;
assign basesoc_sdram_bankmachine2_req_ready = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine2_req_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine2_req_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_valid = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine2_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_first = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_last = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_source_ready = (basesoc_sdram_bankmachine2_req_wdata_ready | basesoc_sdram_bankmachine2_req_rdata_valid);
assign basesoc_sdram_bankmachine2_req_lock = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine2_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine2_row_hit = (basesoc_sdram_bankmachine2_row == basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8]);
assign basesoc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_payload_a <= 13'd0;
	if (basesoc_sdram_bankmachine2_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine2_cmd_payload_a <= basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8];
	end else begin
		basesoc_sdram_bankmachine2_cmd_payload_a <= ((basesoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine2_twtpcon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_cmd_payload_is_write);
assign basesoc_sdram_bankmachine2_trccon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_row_open);
assign basesoc_sdram_bankmachine2_trascon_valid = ((basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_ready) & basesoc_sdram_bankmachine2_row_open);
always @(*) begin
	basesoc_sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20:8] != basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8])) begin
			basesoc_sdram_bankmachine2_auto_precharge <= (basesoc_sdram_bankmachine2_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce = (basesoc_sdram_bankmachine2_cmd_buffer_source_ready | (~basesoc_sdram_bankmachine2_cmd_buffer_valid_n));
assign basesoc_sdram_bankmachine2_cmd_buffer_sink_ready = basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
assign basesoc_sdram_bankmachine2_cmd_buffer_source_valid = basesoc_sdram_bankmachine2_cmd_buffer_valid_n;
assign basesoc_sdram_bankmachine2_cmd_buffer_busy = (1'd0 | basesoc_sdram_bankmachine2_cmd_buffer_valid_n);
assign basesoc_sdram_bankmachine2_cmd_buffer_source_first = basesoc_sdram_bankmachine2_cmd_buffer_first_n;
assign basesoc_sdram_bankmachine2_cmd_buffer_source_last = basesoc_sdram_bankmachine2_cmd_buffer_last_n;
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine2_row_close <= 1'd0;
	basesoc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	basesoc_sdram_bankmachine2_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_valid <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	basesoc_sdram_bankmachine2_row_open <= 1'd0;
	basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	bankmachine2_next_state <= 3'd0;
	bankmachine2_next_state <= bankmachine2_state;
	case (bankmachine2_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine2_twtpcon_ready & basesoc_sdram_bankmachine2_trascon_ready)) begin
				basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine2_twtpcon_ready & basesoc_sdram_bankmachine2_trascon_ready)) begin
				bankmachine2_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine2_trccon_ready) begin
				basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine2_row_open <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine2_twtpcon_ready) begin
				basesoc_sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine2_row_close <= 1'd1;
			basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine2_refresh_req)) begin
				bankmachine2_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine2_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine2_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine2_refresh_req) begin
				bankmachine2_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine2_row_opened) begin
						if (basesoc_sdram_bankmachine2_row_hit) begin
							basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine2_req_wdata_ready <= basesoc_sdram_bankmachine2_cmd_ready;
								basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine2_req_rdata_valid <= basesoc_sdram_bankmachine2_cmd_ready;
								basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine2_cmd_ready & basesoc_sdram_bankmachine2_auto_precharge)) begin
								bankmachine2_next_state <= 2'd2;
							end
						end else begin
							bankmachine2_next_state <= 1'd1;
						end
					end else begin
						bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = basesoc_sdram_bankmachine3_req_valid;
assign basesoc_sdram_bankmachine3_req_ready = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = basesoc_sdram_bankmachine3_req_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = basesoc_sdram_bankmachine3_req_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_valid = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = basesoc_sdram_bankmachine3_cmd_buffer_sink_ready;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_first = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_last = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_source_ready = (basesoc_sdram_bankmachine3_req_wdata_ready | basesoc_sdram_bankmachine3_req_rdata_valid);
assign basesoc_sdram_bankmachine3_req_lock = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | basesoc_sdram_bankmachine3_cmd_buffer_source_valid);
assign basesoc_sdram_bankmachine3_row_hit = (basesoc_sdram_bankmachine3_row == basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8]);
assign basesoc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_payload_a <= 13'd0;
	if (basesoc_sdram_bankmachine3_row_col_n_addr_sel) begin
		basesoc_sdram_bankmachine3_cmd_payload_a <= basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8];
	end else begin
		basesoc_sdram_bankmachine3_cmd_payload_a <= ((basesoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign basesoc_sdram_bankmachine3_twtpcon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_cmd_payload_is_write);
assign basesoc_sdram_bankmachine3_trccon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_row_open);
assign basesoc_sdram_bankmachine3_trascon_valid = ((basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_ready) & basesoc_sdram_bankmachine3_row_open);
always @(*) begin
	basesoc_sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & basesoc_sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20:8] != basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8])) begin
			basesoc_sdram_bankmachine3_auto_precharge <= (basesoc_sdram_bankmachine3_row_close == 1'd0);
		end
	end
end
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
end
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce = (basesoc_sdram_bankmachine3_cmd_buffer_source_ready | (~basesoc_sdram_bankmachine3_cmd_buffer_valid_n));
assign basesoc_sdram_bankmachine3_cmd_buffer_sink_ready = basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
assign basesoc_sdram_bankmachine3_cmd_buffer_source_valid = basesoc_sdram_bankmachine3_cmd_buffer_valid_n;
assign basesoc_sdram_bankmachine3_cmd_buffer_busy = (1'd0 | basesoc_sdram_bankmachine3_cmd_buffer_valid_n);
assign basesoc_sdram_bankmachine3_cmd_buffer_source_first = basesoc_sdram_bankmachine3_cmd_buffer_first_n;
assign basesoc_sdram_bankmachine3_cmd_buffer_source_last = basesoc_sdram_bankmachine3_cmd_buffer_last_n;
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	basesoc_sdram_bankmachine3_row_open <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	basesoc_sdram_bankmachine3_row_close <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	basesoc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
	basesoc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
	basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	bankmachine3_next_state <= 3'd0;
	basesoc_sdram_bankmachine3_refresh_gnt <= 1'd0;
	basesoc_sdram_bankmachine3_cmd_valid <= 1'd0;
	bankmachine3_next_state <= bankmachine3_state;
	case (bankmachine3_state)
		1'd1: begin
			if ((basesoc_sdram_bankmachine3_twtpcon_ready & basesoc_sdram_bankmachine3_trascon_ready)) begin
				basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
				if (basesoc_sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd5;
				end
				basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
			basesoc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			if ((basesoc_sdram_bankmachine3_twtpcon_ready & basesoc_sdram_bankmachine3_trascon_ready)) begin
				bankmachine3_next_state <= 3'd5;
			end
			basesoc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
			if (basesoc_sdram_bankmachine3_trccon_ready) begin
				basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
				basesoc_sdram_bankmachine3_row_open <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
				basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
				if (basesoc_sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd6;
				end
				basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (basesoc_sdram_bankmachine3_twtpcon_ready) begin
				basesoc_sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
			basesoc_sdram_bankmachine3_row_close <= 1'd1;
			basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			if ((~basesoc_sdram_bankmachine3_refresh_req)) begin
				bankmachine3_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine3_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine3_next_state <= 1'd0;
		end
		default: begin
			if (basesoc_sdram_bankmachine3_refresh_req) begin
				bankmachine3_next_state <= 3'd4;
			end else begin
				if (basesoc_sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (basesoc_sdram_bankmachine3_row_opened) begin
						if (basesoc_sdram_bankmachine3_row_hit) begin
							basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
							if (basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								basesoc_sdram_bankmachine3_req_wdata_ready <= basesoc_sdram_bankmachine3_cmd_ready;
								basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
								basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
								basesoc_sdram_bankmachine3_req_rdata_valid <= basesoc_sdram_bankmachine3_cmd_ready;
								basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
							basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
							if ((basesoc_sdram_bankmachine3_cmd_ready & basesoc_sdram_bankmachine3_auto_precharge)) begin
								bankmachine3_next_state <= 2'd2;
							end
						end else begin
							bankmachine3_next_state <= 1'd1;
						end
					end else begin
						bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign basesoc_sdram_trrdcon_valid = ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & ((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we)));
assign basesoc_sdram_tfawcon_valid = ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & ((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we)));
assign basesoc_sdram_ras_allowed = (basesoc_sdram_trrdcon_ready & basesoc_sdram_tfawcon_ready);
assign basesoc_sdram_tccdcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_cmd_payload_is_write | basesoc_sdram_choose_req_cmd_payload_is_read));
assign basesoc_sdram_cas_allowed = basesoc_sdram_tccdcon_ready;
assign basesoc_sdram_twtrcon_valid = ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
assign basesoc_sdram_read_available = ((((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_payload_is_read) | (basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_payload_is_read)) | (basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_payload_is_read)) | (basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_payload_is_read));
assign basesoc_sdram_write_available = ((((basesoc_sdram_bankmachine0_cmd_valid & basesoc_sdram_bankmachine0_cmd_payload_is_write) | (basesoc_sdram_bankmachine1_cmd_valid & basesoc_sdram_bankmachine1_cmd_payload_is_write)) | (basesoc_sdram_bankmachine2_cmd_valid & basesoc_sdram_bankmachine2_cmd_payload_is_write)) | (basesoc_sdram_bankmachine3_cmd_valid & basesoc_sdram_bankmachine3_cmd_payload_is_write));
assign basesoc_sdram_max_time0 = (basesoc_sdram_time0 == 1'd0);
assign basesoc_sdram_max_time1 = (basesoc_sdram_time1 == 1'd0);
assign basesoc_sdram_bankmachine0_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine1_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine2_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_bankmachine3_refresh_req = basesoc_sdram_cmd_valid;
assign basesoc_sdram_go_to_refresh = (((basesoc_sdram_bankmachine0_refresh_gnt & basesoc_sdram_bankmachine1_refresh_gnt) & basesoc_sdram_bankmachine2_refresh_gnt) & basesoc_sdram_bankmachine3_refresh_gnt);
assign basesoc_sdram_interface_rdata = {basesoc_sdram_dfi_p1_rddata, basesoc_sdram_dfi_p0_rddata};
assign {basesoc_sdram_dfi_p1_wrdata, basesoc_sdram_dfi_p0_wrdata} = basesoc_sdram_interface_wdata;
assign {basesoc_sdram_dfi_p1_wrdata_mask, basesoc_sdram_dfi_p0_wrdata_mask} = (~basesoc_sdram_interface_wdata_we);
always @(*) begin
	basesoc_sdram_choose_cmd_valids <= 4'd0;
	basesoc_sdram_choose_cmd_valids[0] <= (basesoc_sdram_bankmachine0_cmd_valid & (((basesoc_sdram_bankmachine0_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine0_cmd_payload_ras & (~basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~basesoc_sdram_bankmachine0_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine0_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine0_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[1] <= (basesoc_sdram_bankmachine1_cmd_valid & (((basesoc_sdram_bankmachine1_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine1_cmd_payload_ras & (~basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~basesoc_sdram_bankmachine1_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine1_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine1_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[2] <= (basesoc_sdram_bankmachine2_cmd_valid & (((basesoc_sdram_bankmachine2_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine2_cmd_payload_ras & (~basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~basesoc_sdram_bankmachine2_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine2_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine2_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
	basesoc_sdram_choose_cmd_valids[3] <= (basesoc_sdram_bankmachine3_cmd_valid & (((basesoc_sdram_bankmachine3_cmd_payload_is_cmd & basesoc_sdram_choose_cmd_want_cmds) & ((~((basesoc_sdram_bankmachine3_cmd_payload_ras & (~basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~basesoc_sdram_bankmachine3_cmd_payload_we))) | basesoc_sdram_choose_cmd_want_activates)) | ((basesoc_sdram_bankmachine3_cmd_payload_is_read == basesoc_sdram_choose_cmd_want_reads) & (basesoc_sdram_bankmachine3_cmd_payload_is_write == basesoc_sdram_choose_cmd_want_writes))));
end
assign basesoc_sdram_choose_cmd_request = basesoc_sdram_choose_cmd_valids;
assign basesoc_sdram_choose_cmd_cmd_valid = rhs_array_muxed0;
assign basesoc_sdram_choose_cmd_cmd_payload_a = rhs_array_muxed1;
assign basesoc_sdram_choose_cmd_cmd_payload_ba = rhs_array_muxed2;
assign basesoc_sdram_choose_cmd_cmd_payload_is_read = rhs_array_muxed3;
assign basesoc_sdram_choose_cmd_cmd_payload_is_write = rhs_array_muxed4;
assign basesoc_sdram_choose_cmd_cmd_payload_is_cmd = rhs_array_muxed5;
always @(*) begin
	basesoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (basesoc_sdram_choose_cmd_cmd_valid) begin
		basesoc_sdram_choose_cmd_cmd_payload_cas <= t_array_muxed0;
	end
end
always @(*) begin
	basesoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (basesoc_sdram_choose_cmd_cmd_valid) begin
		basesoc_sdram_choose_cmd_cmd_payload_ras <= t_array_muxed1;
	end
end
always @(*) begin
	basesoc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (basesoc_sdram_choose_cmd_cmd_valid) begin
		basesoc_sdram_choose_cmd_cmd_payload_we <= t_array_muxed2;
	end
end
assign basesoc_sdram_choose_cmd_ce = (basesoc_sdram_choose_cmd_cmd_ready | (~basesoc_sdram_choose_cmd_cmd_valid));
always @(*) begin
	basesoc_sdram_choose_req_valids <= 4'd0;
	basesoc_sdram_choose_req_valids[0] <= (basesoc_sdram_bankmachine0_cmd_valid & (((basesoc_sdram_bankmachine0_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine0_cmd_payload_ras & (~basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~basesoc_sdram_bankmachine0_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine0_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine0_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[1] <= (basesoc_sdram_bankmachine1_cmd_valid & (((basesoc_sdram_bankmachine1_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine1_cmd_payload_ras & (~basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~basesoc_sdram_bankmachine1_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine1_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine1_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[2] <= (basesoc_sdram_bankmachine2_cmd_valid & (((basesoc_sdram_bankmachine2_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine2_cmd_payload_ras & (~basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~basesoc_sdram_bankmachine2_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine2_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine2_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
	basesoc_sdram_choose_req_valids[3] <= (basesoc_sdram_bankmachine3_cmd_valid & (((basesoc_sdram_bankmachine3_cmd_payload_is_cmd & basesoc_sdram_choose_req_want_cmds) & ((~((basesoc_sdram_bankmachine3_cmd_payload_ras & (~basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~basesoc_sdram_bankmachine3_cmd_payload_we))) | basesoc_sdram_choose_req_want_activates)) | ((basesoc_sdram_bankmachine3_cmd_payload_is_read == basesoc_sdram_choose_req_want_reads) & (basesoc_sdram_bankmachine3_cmd_payload_is_write == basesoc_sdram_choose_req_want_writes))));
end
assign basesoc_sdram_choose_req_request = basesoc_sdram_choose_req_valids;
assign basesoc_sdram_choose_req_cmd_valid = rhs_array_muxed6;
assign basesoc_sdram_choose_req_cmd_payload_a = rhs_array_muxed7;
assign basesoc_sdram_choose_req_cmd_payload_ba = rhs_array_muxed8;
assign basesoc_sdram_choose_req_cmd_payload_is_read = rhs_array_muxed9;
assign basesoc_sdram_choose_req_cmd_payload_is_write = rhs_array_muxed10;
assign basesoc_sdram_choose_req_cmd_payload_is_cmd = rhs_array_muxed11;
always @(*) begin
	basesoc_sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (basesoc_sdram_choose_req_cmd_valid) begin
		basesoc_sdram_choose_req_cmd_payload_cas <= t_array_muxed3;
	end
end
always @(*) begin
	basesoc_sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (basesoc_sdram_choose_req_cmd_valid) begin
		basesoc_sdram_choose_req_cmd_payload_ras <= t_array_muxed4;
	end
end
always @(*) begin
	basesoc_sdram_choose_req_cmd_payload_we <= 1'd0;
	if (basesoc_sdram_choose_req_cmd_valid) begin
		basesoc_sdram_choose_req_cmd_payload_we <= t_array_muxed5;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 1'd0))) begin
		basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 1'd0))) begin
		basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 1'd1))) begin
		basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 1'd1))) begin
		basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 2'd2))) begin
		basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 2'd2))) begin
		basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	basesoc_sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & (basesoc_sdram_choose_cmd_grant == 2'd3))) begin
		basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & (basesoc_sdram_choose_req_grant == 2'd3))) begin
		basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
end
assign basesoc_sdram_choose_req_ce = (basesoc_sdram_choose_req_cmd_ready | (~basesoc_sdram_choose_req_cmd_valid));
assign basesoc_sdram_dfi_p0_reset_n = 1'd1;
assign basesoc_sdram_dfi_p0_cke = {1{basesoc_sdram_steerer0}};
assign basesoc_sdram_dfi_p0_odt = {1{basesoc_sdram_steerer1}};
assign basesoc_sdram_dfi_p1_reset_n = 1'd1;
assign basesoc_sdram_dfi_p1_cke = {1{basesoc_sdram_steerer2}};
assign basesoc_sdram_dfi_p1_odt = {1{basesoc_sdram_steerer3}};
always @(*) begin
	basesoc_sdram_cmd_ready <= 1'd0;
	basesoc_sdram_choose_req_want_reads <= 1'd0;
	basesoc_sdram_choose_req_want_writes <= 1'd0;
	basesoc_sdram_choose_cmd_want_activates <= 1'd0;
	basesoc_sdram_steerer_sel0 <= 2'd0;
	basesoc_sdram_choose_req_cmd_ready <= 1'd0;
	basesoc_sdram_choose_cmd_cmd_ready <= 1'd0;
	basesoc_sdram_en0 <= 1'd0;
	basesoc_sdram_steerer_sel1 <= 2'd0;
	multiplexer_next_state <= 3'd0;
	basesoc_sdram_en1 <= 1'd0;
	multiplexer_next_state <= multiplexer_state;
	case (multiplexer_state)
		1'd1: begin
			basesoc_sdram_en1 <= 1'd1;
			basesoc_sdram_choose_req_want_writes <= 1'd1;
			if (1'd0) begin
				basesoc_sdram_choose_req_cmd_ready <= (basesoc_sdram_cas_allowed & ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed));
			end else begin
				basesoc_sdram_choose_cmd_want_activates <= basesoc_sdram_ras_allowed;
				basesoc_sdram_choose_cmd_cmd_ready <= ((~((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we))) | basesoc_sdram_ras_allowed);
				basesoc_sdram_choose_req_cmd_ready <= basesoc_sdram_cas_allowed;
			end
			basesoc_sdram_steerer_sel0 <= 1'd1;
			basesoc_sdram_steerer_sel1 <= 2'd2;
			if (basesoc_sdram_read_available) begin
				if (((~basesoc_sdram_write_available) | basesoc_sdram_max_time1)) begin
					multiplexer_next_state <= 2'd3;
				end
			end
			if (basesoc_sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			basesoc_sdram_steerer_sel0 <= 2'd3;
			basesoc_sdram_cmd_ready <= 1'd1;
			if (basesoc_sdram_cmd_last) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (basesoc_sdram_twtrcon_ready) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			multiplexer_next_state <= 3'd7;
		end
		3'd7: begin
			multiplexer_next_state <= 1'd1;
		end
		default: begin
			basesoc_sdram_en0 <= 1'd1;
			basesoc_sdram_choose_req_want_reads <= 1'd1;
			if (1'd0) begin
				basesoc_sdram_choose_req_cmd_ready <= (basesoc_sdram_cas_allowed & ((~((basesoc_sdram_choose_req_cmd_payload_ras & (~basesoc_sdram_choose_req_cmd_payload_cas)) & (~basesoc_sdram_choose_req_cmd_payload_we))) | basesoc_sdram_ras_allowed));
			end else begin
				basesoc_sdram_choose_cmd_want_activates <= basesoc_sdram_ras_allowed;
				basesoc_sdram_choose_cmd_cmd_ready <= ((~((basesoc_sdram_choose_cmd_cmd_payload_ras & (~basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~basesoc_sdram_choose_cmd_cmd_payload_we))) | basesoc_sdram_ras_allowed);
				basesoc_sdram_choose_req_cmd_ready <= basesoc_sdram_cas_allowed;
			end
			basesoc_sdram_steerer_sel0 <= 2'd2;
			basesoc_sdram_steerer_sel1 <= 1'd1;
			if (basesoc_sdram_write_available) begin
				if (((~basesoc_sdram_read_available) | basesoc_sdram_max_time0)) begin
					multiplexer_next_state <= 3'd4;
				end
			end
			if (basesoc_sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
	endcase
end
assign roundrobin0_request = {(((basesoc_port_cmd_payload_addr[9:8] == 1'd0) & (~(((locked0 | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin0_ce = ((~basesoc_sdram_interface_bank0_valid) & (~basesoc_sdram_interface_bank0_lock));
assign basesoc_sdram_interface_bank0_addr = rhs_array_muxed12;
assign basesoc_sdram_interface_bank0_we = rhs_array_muxed13;
assign basesoc_sdram_interface_bank0_valid = rhs_array_muxed14;
assign roundrobin1_request = {(((basesoc_port_cmd_payload_addr[9:8] == 1'd1) & (~(((locked1 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin1_ce = ((~basesoc_sdram_interface_bank1_valid) & (~basesoc_sdram_interface_bank1_lock));
assign basesoc_sdram_interface_bank1_addr = rhs_array_muxed15;
assign basesoc_sdram_interface_bank1_we = rhs_array_muxed16;
assign basesoc_sdram_interface_bank1_valid = rhs_array_muxed17;
assign roundrobin2_request = {(((basesoc_port_cmd_payload_addr[9:8] == 2'd2) & (~(((locked2 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin2_ce = ((~basesoc_sdram_interface_bank2_valid) & (~basesoc_sdram_interface_bank2_lock));
assign basesoc_sdram_interface_bank2_addr = rhs_array_muxed18;
assign basesoc_sdram_interface_bank2_we = rhs_array_muxed19;
assign basesoc_sdram_interface_bank2_valid = rhs_array_muxed20;
assign roundrobin3_request = {(((basesoc_port_cmd_payload_addr[9:8] == 2'd3) & (~(((locked3 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))))) & basesoc_port_cmd_valid)};
assign roundrobin3_ce = ((~basesoc_sdram_interface_bank3_valid) & (~basesoc_sdram_interface_bank3_lock));
assign basesoc_sdram_interface_bank3_addr = rhs_array_muxed21;
assign basesoc_sdram_interface_bank3_we = rhs_array_muxed22;
assign basesoc_sdram_interface_bank3_valid = rhs_array_muxed23;
assign basesoc_port_cmd_ready = ((((1'd0 | (((roundrobin0_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 1'd0) & (~(((locked0 | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0)))))) & basesoc_sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 1'd1) & (~(((locked1 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0)))))) & basesoc_sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 2'd2) & (~(((locked2 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0)))))) & basesoc_sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd0) & ((basesoc_port_cmd_payload_addr[9:8] == 2'd3) & (~(((locked3 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0)))))) & basesoc_sdram_interface_bank3_ready));
assign basesoc_port_wdata_ready = new_master_wdata_ready;
assign basesoc_port_rdata_valid = new_master_rdata_valid5;
always @(*) begin
	basesoc_sdram_interface_wdata <= 64'd0;
	basesoc_sdram_interface_wdata_we <= 8'd0;
	case ({new_master_wdata_ready})
		1'd1: begin
			basesoc_sdram_interface_wdata <= basesoc_port_wdata_payload_data;
			basesoc_sdram_interface_wdata_we <= basesoc_port_wdata_payload_we;
		end
		default: begin
			basesoc_sdram_interface_wdata <= 1'd0;
			basesoc_sdram_interface_wdata_we <= 1'd0;
		end
	endcase
end
assign basesoc_port_rdata_payload_data = basesoc_sdram_interface_rdata;
assign roundrobin0_grant = 1'd0;
assign roundrobin1_grant = 1'd0;
assign roundrobin2_grant = 1'd0;
assign roundrobin3_grant = 1'd0;
assign basesoc_data_port_adr = basesoc_interface0_wb_sdram_adr[10:1];
always @(*) begin
	basesoc_data_port_dat_w <= 64'd0;
	basesoc_data_port_we <= 8'd0;
	if (basesoc_write_from_slave) begin
		basesoc_data_port_dat_w <= basesoc_dat_r;
		basesoc_data_port_we <= {8{1'd1}};
	end else begin
		basesoc_data_port_dat_w <= {2{basesoc_interface0_wb_sdram_dat_w}};
		if ((((basesoc_interface0_wb_sdram_cyc & basesoc_interface0_wb_sdram_stb) & basesoc_interface0_wb_sdram_we) & basesoc_interface0_wb_sdram_ack)) begin
			basesoc_data_port_we <= {({4{(basesoc_interface0_wb_sdram_adr[0] == 1'd0)}} & basesoc_interface0_wb_sdram_sel), ({4{(basesoc_interface0_wb_sdram_adr[0] == 1'd1)}} & basesoc_interface0_wb_sdram_sel)};
		end
	end
end
assign basesoc_dat_w = basesoc_data_port_dat_r;
assign basesoc_sel = 8'd255;
always @(*) begin
	basesoc_interface0_wb_sdram_dat_r <= 32'd0;
	case (basesoc_adr_offset_r)
		1'd0: begin
			basesoc_interface0_wb_sdram_dat_r <= basesoc_data_port_dat_r[63:32];
		end
		default: begin
			basesoc_interface0_wb_sdram_dat_r <= basesoc_data_port_dat_r[31:0];
		end
	endcase
end
assign {basesoc_tag_do_dirty, basesoc_tag_do_tag} = basesoc_tag_port_dat_r;
assign basesoc_tag_port_dat_w = {basesoc_tag_di_dirty, basesoc_tag_di_tag};
assign basesoc_tag_port_adr = basesoc_interface0_wb_sdram_adr[10:1];
assign basesoc_tag_di_tag = basesoc_interface0_wb_sdram_adr[29:11];
assign basesoc_adr = {basesoc_tag_do_tag, basesoc_interface0_wb_sdram_adr[10:1]};
always @(*) begin
	basesoc_interface0_wb_sdram_ack <= 1'd0;
	basesoc_tag_port_we <= 1'd0;
	cache_next_state <= 3'd0;
	basesoc_write_from_slave <= 1'd0;
	basesoc_cyc <= 1'd0;
	basesoc_stb <= 1'd0;
	basesoc_tag_di_dirty <= 1'd0;
	basesoc_we <= 1'd0;
	basesoc_word_clr <= 1'd0;
	basesoc_word_inc <= 1'd0;
	cache_next_state <= cache_state;
	case (cache_state)
		1'd1: begin
			basesoc_word_clr <= 1'd1;
			if ((basesoc_tag_do_tag == basesoc_interface0_wb_sdram_adr[29:11])) begin
				basesoc_interface0_wb_sdram_ack <= 1'd1;
				if (basesoc_interface0_wb_sdram_we) begin
					basesoc_tag_di_dirty <= 1'd1;
					basesoc_tag_port_we <= 1'd1;
				end
				cache_next_state <= 1'd0;
			end else begin
				if (basesoc_tag_do_dirty) begin
					cache_next_state <= 2'd2;
				end else begin
					cache_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			basesoc_stb <= 1'd1;
			basesoc_cyc <= 1'd1;
			basesoc_we <= 1'd1;
			if (basesoc_ack) begin
				basesoc_word_inc <= 1'd1;
				if (1'd1) begin
					cache_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			basesoc_tag_port_we <= 1'd1;
			basesoc_word_clr <= 1'd1;
			cache_next_state <= 3'd4;
		end
		3'd4: begin
			basesoc_stb <= 1'd1;
			basesoc_cyc <= 1'd1;
			basesoc_we <= 1'd0;
			if (basesoc_ack) begin
				basesoc_write_from_slave <= 1'd1;
				basesoc_word_inc <= 1'd1;
				if (1'd1) begin
					cache_next_state <= 1'd1;
				end else begin
					cache_next_state <= 3'd4;
				end
			end
		end
		default: begin
			if ((basesoc_interface0_wb_sdram_cyc & basesoc_interface0_wb_sdram_stb)) begin
				cache_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	litedramwishbone2native_next_state <= 2'd0;
	basesoc_port_cmd_valid <= 1'd0;
	basesoc_port_cmd_payload_we <= 1'd0;
	basesoc_dat_r <= 64'd0;
	basesoc_port_cmd_payload_addr <= 23'd0;
	basesoc_port_wdata_valid <= 1'd0;
	basesoc_ack <= 1'd0;
	basesoc_port_wdata_payload_data <= 64'd0;
	basesoc_port_wdata_payload_we <= 8'd0;
	basesoc_port_rdata_ready <= 1'd0;
	litedramwishbone2native_next_state <= litedramwishbone2native_state;
	case (litedramwishbone2native_state)
		1'd1: begin
			basesoc_port_cmd_valid <= 1'd1;
			basesoc_port_cmd_payload_addr <= basesoc_adr;
			basesoc_port_cmd_payload_we <= basesoc_we;
			if (basesoc_port_cmd_ready) begin
				if (basesoc_we) begin
					litedramwishbone2native_next_state <= 2'd2;
				end else begin
					litedramwishbone2native_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			basesoc_port_wdata_valid <= 1'd1;
			basesoc_port_wdata_payload_we <= basesoc_sel;
			basesoc_port_wdata_payload_data <= basesoc_dat_w;
			if (basesoc_port_wdata_ready) begin
				basesoc_ack <= 1'd1;
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		2'd3: begin
			basesoc_port_rdata_ready <= 1'd1;
			if (basesoc_port_rdata_valid) begin
				basesoc_dat_r <= basesoc_port_rdata_payload_data;
				basesoc_ack <= 1'd1;
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		default: begin
			if ((basesoc_cyc & basesoc_stb)) begin
				litedramwishbone2native_next_state <= 1'd1;
			end
		end
	endcase
end
assign basesoc_interface0_wb_sdram_adr = rhs_array_muxed24;
assign basesoc_interface0_wb_sdram_dat_w = rhs_array_muxed25;
assign basesoc_interface0_wb_sdram_sel = rhs_array_muxed26;
assign basesoc_interface0_wb_sdram_cyc = rhs_array_muxed27;
assign basesoc_interface0_wb_sdram_stb = rhs_array_muxed28;
assign basesoc_interface0_wb_sdram_we = rhs_array_muxed29;
assign basesoc_interface0_wb_sdram_cti = rhs_array_muxed30;
assign basesoc_interface0_wb_sdram_bte = rhs_array_muxed31;
assign basesoc_interface1_wb_sdram_dat_r = basesoc_interface0_wb_sdram_dat_r;
assign basesoc_interface1_wb_sdram_ack = (basesoc_interface0_wb_sdram_ack & (wb_sdram_con_grant == 1'd0));
assign basesoc_interface1_wb_sdram_err = (basesoc_interface0_wb_sdram_err & (wb_sdram_con_grant == 1'd0));
assign wb_sdram_con_request = {basesoc_interface1_wb_sdram_cyc};
assign wb_sdram_con_grant = 1'd0;
assign basesoc_shared_adr = rhs_array_muxed32;
assign basesoc_shared_dat_w = rhs_array_muxed33;
assign basesoc_shared_sel = rhs_array_muxed34;
assign basesoc_shared_cyc = rhs_array_muxed35;
assign basesoc_shared_stb = rhs_array_muxed36;
assign basesoc_shared_we = rhs_array_muxed37;
assign basesoc_shared_cti = rhs_array_muxed38;
assign basesoc_shared_bte = rhs_array_muxed39;
assign basesoc_lm32_ibus_dat_r = basesoc_shared_dat_r;
assign basesoc_lm32_dbus_dat_r = basesoc_shared_dat_r;
assign basesoc_lm32_ibus_ack = (basesoc_shared_ack & (basesoc_grant == 1'd0));
assign basesoc_lm32_dbus_ack = (basesoc_shared_ack & (basesoc_grant == 1'd1));
assign basesoc_lm32_ibus_err = (basesoc_shared_err & (basesoc_grant == 1'd0));
assign basesoc_lm32_dbus_err = (basesoc_shared_err & (basesoc_grant == 1'd1));
assign basesoc_request = {basesoc_lm32_dbus_cyc, basesoc_lm32_ibus_cyc};
always @(*) begin
	basesoc_slave_sel <= 5'd0;
	basesoc_slave_sel[0] <= (basesoc_shared_adr[28:26] == 1'd0);
	basesoc_slave_sel[1] <= (basesoc_shared_adr[28:26] == 1'd1);
	basesoc_slave_sel[2] <= (basesoc_shared_adr[28:26] == 3'd6);
	basesoc_slave_sel[3] <= (basesoc_shared_adr[28:26] == 2'd2);
	basesoc_slave_sel[4] <= (basesoc_shared_adr[28:26] == 3'd4);
end
assign basesoc_rom_bus_adr = basesoc_shared_adr;
assign basesoc_rom_bus_dat_w = basesoc_shared_dat_w;
assign basesoc_rom_bus_sel = basesoc_shared_sel;
assign basesoc_rom_bus_stb = basesoc_shared_stb;
assign basesoc_rom_bus_we = basesoc_shared_we;
assign basesoc_rom_bus_cti = basesoc_shared_cti;
assign basesoc_rom_bus_bte = basesoc_shared_bte;
assign basesoc_sram_bus_adr = basesoc_shared_adr;
assign basesoc_sram_bus_dat_w = basesoc_shared_dat_w;
assign basesoc_sram_bus_sel = basesoc_shared_sel;
assign basesoc_sram_bus_stb = basesoc_shared_stb;
assign basesoc_sram_bus_we = basesoc_shared_we;
assign basesoc_sram_bus_cti = basesoc_shared_cti;
assign basesoc_sram_bus_bte = basesoc_shared_bte;
assign basesoc_bus_wishbone_adr = basesoc_shared_adr;
assign basesoc_bus_wishbone_dat_w = basesoc_shared_dat_w;
assign basesoc_bus_wishbone_sel = basesoc_shared_sel;
assign basesoc_bus_wishbone_stb = basesoc_shared_stb;
assign basesoc_bus_wishbone_we = basesoc_shared_we;
assign basesoc_bus_wishbone_cti = basesoc_shared_cti;
assign basesoc_bus_wishbone_bte = basesoc_shared_bte;
assign spiflash_bus_adr = basesoc_shared_adr;
assign spiflash_bus_dat_w = basesoc_shared_dat_w;
assign spiflash_bus_sel = basesoc_shared_sel;
assign spiflash_bus_stb = basesoc_shared_stb;
assign spiflash_bus_we = basesoc_shared_we;
assign spiflash_bus_cti = basesoc_shared_cti;
assign spiflash_bus_bte = basesoc_shared_bte;
assign basesoc_interface1_wb_sdram_adr = basesoc_shared_adr;
assign basesoc_interface1_wb_sdram_dat_w = basesoc_shared_dat_w;
assign basesoc_interface1_wb_sdram_sel = basesoc_shared_sel;
assign basesoc_interface1_wb_sdram_stb = basesoc_shared_stb;
assign basesoc_interface1_wb_sdram_we = basesoc_shared_we;
assign basesoc_interface1_wb_sdram_cti = basesoc_shared_cti;
assign basesoc_interface1_wb_sdram_bte = basesoc_shared_bte;
assign basesoc_rom_bus_cyc = (basesoc_shared_cyc & basesoc_slave_sel[0]);
assign basesoc_sram_bus_cyc = (basesoc_shared_cyc & basesoc_slave_sel[1]);
assign basesoc_bus_wishbone_cyc = (basesoc_shared_cyc & basesoc_slave_sel[2]);
assign spiflash_bus_cyc = (basesoc_shared_cyc & basesoc_slave_sel[3]);
assign basesoc_interface1_wb_sdram_cyc = (basesoc_shared_cyc & basesoc_slave_sel[4]);
assign basesoc_shared_err = ((((basesoc_rom_bus_err | basesoc_sram_bus_err) | basesoc_bus_wishbone_err) | spiflash_bus_err) | basesoc_interface1_wb_sdram_err);
assign basesoc_wait = ((basesoc_shared_stb & basesoc_shared_cyc) & (~basesoc_shared_ack));
always @(*) begin
	basesoc_shared_ack <= 1'd0;
	basesoc_shared_dat_r <= 32'd0;
	basesoc_error <= 1'd0;
	basesoc_shared_ack <= ((((basesoc_rom_bus_ack | basesoc_sram_bus_ack) | basesoc_bus_wishbone_ack) | spiflash_bus_ack) | basesoc_interface1_wb_sdram_ack);
	basesoc_shared_dat_r <= ((((({32{basesoc_slave_sel_r[0]}} & basesoc_rom_bus_dat_r) | ({32{basesoc_slave_sel_r[1]}} & basesoc_sram_bus_dat_r)) | ({32{basesoc_slave_sel_r[2]}} & basesoc_bus_wishbone_dat_r)) | ({32{basesoc_slave_sel_r[3]}} & spiflash_bus_dat_r)) | ({32{basesoc_slave_sel_r[4]}} & basesoc_interface1_wb_sdram_dat_r));
	if (basesoc_done) begin
		basesoc_shared_dat_r <= 32'd4294967295;
		basesoc_shared_ack <= 1'd1;
		basesoc_error <= 1'd1;
	end
end
assign basesoc_done = (basesoc_count == 1'd0);
assign basesoc_csrbankarray_csrbank0_sel = (basesoc_csrbankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign basesoc_ctrl_reset_reset_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[0];
assign basesoc_ctrl_reset_reset_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 1'd0));
assign basesoc_csrbankarray_csrbank0_scratch3_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_scratch3_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 1'd1));
assign basesoc_csrbankarray_csrbank0_scratch2_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_scratch2_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 2'd2));
assign basesoc_csrbankarray_csrbank0_scratch1_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_scratch1_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 2'd3));
assign basesoc_csrbankarray_csrbank0_scratch0_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_scratch0_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 3'd4));
assign basesoc_csrbankarray_csrbank0_bus_errors3_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_bus_errors3_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 3'd5));
assign basesoc_csrbankarray_csrbank0_bus_errors2_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_bus_errors2_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 3'd6));
assign basesoc_csrbankarray_csrbank0_bus_errors1_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_bus_errors1_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 3'd7));
assign basesoc_csrbankarray_csrbank0_bus_errors0_r = basesoc_csrbankarray_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank0_bus_errors0_re = ((basesoc_csrbankarray_csrbank0_sel & basesoc_csrbankarray_interface0_bank_bus_we) & (basesoc_csrbankarray_interface0_bank_bus_adr[3:0] == 4'd8));
assign basesoc_ctrl_storage = basesoc_ctrl_storage_full[31:0];
assign basesoc_csrbankarray_csrbank0_scratch3_w = basesoc_ctrl_storage_full[31:24];
assign basesoc_csrbankarray_csrbank0_scratch2_w = basesoc_ctrl_storage_full[23:16];
assign basesoc_csrbankarray_csrbank0_scratch1_w = basesoc_ctrl_storage_full[15:8];
assign basesoc_csrbankarray_csrbank0_scratch0_w = basesoc_ctrl_storage_full[7:0];
assign basesoc_csrbankarray_csrbank0_bus_errors3_w = basesoc_ctrl_bus_errors_status[31:24];
assign basesoc_csrbankarray_csrbank0_bus_errors2_w = basesoc_ctrl_bus_errors_status[23:16];
assign basesoc_csrbankarray_csrbank0_bus_errors1_w = basesoc_ctrl_bus_errors_status[15:8];
assign basesoc_csrbankarray_csrbank0_bus_errors0_w = basesoc_ctrl_bus_errors_status[7:0];
assign basesoc_csrbankarray_sel = (basesoc_csrbankarray_sram_bus_adr[13:9] == 3'd4);
always @(*) begin
	basesoc_csrbankarray_sram_bus_dat_r <= 8'd0;
	if (basesoc_csrbankarray_sel_r) begin
		basesoc_csrbankarray_sram_bus_dat_r <= basesoc_csrbankarray_dat_r;
	end
end
assign basesoc_csrbankarray_adr = basesoc_csrbankarray_sram_bus_adr[2:0];
assign basesoc_csrbankarray_csrbank1_sel = (basesoc_csrbankarray_interface1_bank_bus_adr[13:9] == 4'd13);
assign basesoc_csrbankarray_csrbank1_dna_id7_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[0];
assign basesoc_csrbankarray_csrbank1_dna_id7_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 1'd0));
assign basesoc_csrbankarray_csrbank1_dna_id6_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_dna_id6_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 1'd1));
assign basesoc_csrbankarray_csrbank1_dna_id5_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_dna_id5_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 2'd2));
assign basesoc_csrbankarray_csrbank1_dna_id4_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_dna_id4_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 2'd3));
assign basesoc_csrbankarray_csrbank1_dna_id3_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_dna_id3_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 3'd4));
assign basesoc_csrbankarray_csrbank1_dna_id2_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_dna_id2_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 3'd5));
assign basesoc_csrbankarray_csrbank1_dna_id1_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_dna_id1_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 3'd6));
assign basesoc_csrbankarray_csrbank1_dna_id0_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_dna_id0_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 3'd7));
assign basesoc_csrbankarray_csrbank1_git_commit19_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit19_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd8));
assign basesoc_csrbankarray_csrbank1_git_commit18_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit18_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd9));
assign basesoc_csrbankarray_csrbank1_git_commit17_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit17_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd10));
assign basesoc_csrbankarray_csrbank1_git_commit16_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit16_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd11));
assign basesoc_csrbankarray_csrbank1_git_commit15_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit15_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd12));
assign basesoc_csrbankarray_csrbank1_git_commit14_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit14_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd13));
assign basesoc_csrbankarray_csrbank1_git_commit13_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit13_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd14));
assign basesoc_csrbankarray_csrbank1_git_commit12_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit12_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 4'd15));
assign basesoc_csrbankarray_csrbank1_git_commit11_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit11_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd16));
assign basesoc_csrbankarray_csrbank1_git_commit10_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit10_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd17));
assign basesoc_csrbankarray_csrbank1_git_commit9_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit9_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd18));
assign basesoc_csrbankarray_csrbank1_git_commit8_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit8_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd19));
assign basesoc_csrbankarray_csrbank1_git_commit7_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit7_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd20));
assign basesoc_csrbankarray_csrbank1_git_commit6_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit6_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd21));
assign basesoc_csrbankarray_csrbank1_git_commit5_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit5_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd22));
assign basesoc_csrbankarray_csrbank1_git_commit4_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit4_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd23));
assign basesoc_csrbankarray_csrbank1_git_commit3_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit3_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd24));
assign basesoc_csrbankarray_csrbank1_git_commit2_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit2_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd25));
assign basesoc_csrbankarray_csrbank1_git_commit1_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit1_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd26));
assign basesoc_csrbankarray_csrbank1_git_commit0_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit0_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd27));
assign basesoc_csrbankarray_csrbank1_platform_platform7_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform7_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd28));
assign basesoc_csrbankarray_csrbank1_platform_platform6_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform6_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd29));
assign basesoc_csrbankarray_csrbank1_platform_platform5_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform5_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd30));
assign basesoc_csrbankarray_csrbank1_platform_platform4_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform4_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 5'd31));
assign basesoc_csrbankarray_csrbank1_platform_platform3_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform3_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd32));
assign basesoc_csrbankarray_csrbank1_platform_platform2_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform2_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd33));
assign basesoc_csrbankarray_csrbank1_platform_platform1_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform1_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd34));
assign basesoc_csrbankarray_csrbank1_platform_platform0_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform0_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd35));
assign basesoc_csrbankarray_csrbank1_platform_target7_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target7_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd36));
assign basesoc_csrbankarray_csrbank1_platform_target6_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target6_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd37));
assign basesoc_csrbankarray_csrbank1_platform_target5_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target5_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd38));
assign basesoc_csrbankarray_csrbank1_platform_target4_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target4_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd39));
assign basesoc_csrbankarray_csrbank1_platform_target3_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target3_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd40));
assign basesoc_csrbankarray_csrbank1_platform_target2_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target2_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd41));
assign basesoc_csrbankarray_csrbank1_platform_target1_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target1_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd42));
assign basesoc_csrbankarray_csrbank1_platform_target0_r = basesoc_csrbankarray_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target0_re = ((basesoc_csrbankarray_csrbank1_sel & basesoc_csrbankarray_interface1_bank_bus_we) & (basesoc_csrbankarray_interface1_bank_bus_adr[5:0] == 6'd43));
assign basesoc_csrbankarray_csrbank1_dna_id7_w = dna_status[56];
assign basesoc_csrbankarray_csrbank1_dna_id6_w = dna_status[55:48];
assign basesoc_csrbankarray_csrbank1_dna_id5_w = dna_status[47:40];
assign basesoc_csrbankarray_csrbank1_dna_id4_w = dna_status[39:32];
assign basesoc_csrbankarray_csrbank1_dna_id3_w = dna_status[31:24];
assign basesoc_csrbankarray_csrbank1_dna_id2_w = dna_status[23:16];
assign basesoc_csrbankarray_csrbank1_dna_id1_w = dna_status[15:8];
assign basesoc_csrbankarray_csrbank1_dna_id0_w = dna_status[7:0];
assign basesoc_csrbankarray_csrbank1_git_commit19_w = git_status[159:152];
assign basesoc_csrbankarray_csrbank1_git_commit18_w = git_status[151:144];
assign basesoc_csrbankarray_csrbank1_git_commit17_w = git_status[143:136];
assign basesoc_csrbankarray_csrbank1_git_commit16_w = git_status[135:128];
assign basesoc_csrbankarray_csrbank1_git_commit15_w = git_status[127:120];
assign basesoc_csrbankarray_csrbank1_git_commit14_w = git_status[119:112];
assign basesoc_csrbankarray_csrbank1_git_commit13_w = git_status[111:104];
assign basesoc_csrbankarray_csrbank1_git_commit12_w = git_status[103:96];
assign basesoc_csrbankarray_csrbank1_git_commit11_w = git_status[95:88];
assign basesoc_csrbankarray_csrbank1_git_commit10_w = git_status[87:80];
assign basesoc_csrbankarray_csrbank1_git_commit9_w = git_status[79:72];
assign basesoc_csrbankarray_csrbank1_git_commit8_w = git_status[71:64];
assign basesoc_csrbankarray_csrbank1_git_commit7_w = git_status[63:56];
assign basesoc_csrbankarray_csrbank1_git_commit6_w = git_status[55:48];
assign basesoc_csrbankarray_csrbank1_git_commit5_w = git_status[47:40];
assign basesoc_csrbankarray_csrbank1_git_commit4_w = git_status[39:32];
assign basesoc_csrbankarray_csrbank1_git_commit3_w = git_status[31:24];
assign basesoc_csrbankarray_csrbank1_git_commit2_w = git_status[23:16];
assign basesoc_csrbankarray_csrbank1_git_commit1_w = git_status[15:8];
assign basesoc_csrbankarray_csrbank1_git_commit0_w = git_status[7:0];
assign basesoc_csrbankarray_csrbank1_platform_platform7_w = platform_status[63:56];
assign basesoc_csrbankarray_csrbank1_platform_platform6_w = platform_status[55:48];
assign basesoc_csrbankarray_csrbank1_platform_platform5_w = platform_status[47:40];
assign basesoc_csrbankarray_csrbank1_platform_platform4_w = platform_status[39:32];
assign basesoc_csrbankarray_csrbank1_platform_platform3_w = platform_status[31:24];
assign basesoc_csrbankarray_csrbank1_platform_platform2_w = platform_status[23:16];
assign basesoc_csrbankarray_csrbank1_platform_platform1_w = platform_status[15:8];
assign basesoc_csrbankarray_csrbank1_platform_platform0_w = platform_status[7:0];
assign basesoc_csrbankarray_csrbank1_platform_target7_w = target_status[63:56];
assign basesoc_csrbankarray_csrbank1_platform_target6_w = target_status[55:48];
assign basesoc_csrbankarray_csrbank1_platform_target5_w = target_status[47:40];
assign basesoc_csrbankarray_csrbank1_platform_target4_w = target_status[39:32];
assign basesoc_csrbankarray_csrbank1_platform_target3_w = target_status[31:24];
assign basesoc_csrbankarray_csrbank1_platform_target2_w = target_status[23:16];
assign basesoc_csrbankarray_csrbank1_platform_target1_w = target_status[15:8];
assign basesoc_csrbankarray_csrbank1_platform_target0_w = target_status[7:0];
assign basesoc_csrbankarray_csrbank2_sel = (basesoc_csrbankarray_interface2_bank_bus_adr[13:9] == 4'd8);
assign basesoc_csrbankarray_csrbank2_dfii_control0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[3:0];
assign basesoc_csrbankarray_csrbank2_dfii_control0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 1'd0));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_command0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[5:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 1'd1));
assign basesoc_sdram_phaseinjector0_command_issue_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[0];
assign basesoc_sdram_phaseinjector0_command_issue_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 2'd2));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_address1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[4:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 2'd3));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_address0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 3'd4));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[1:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 3'd5));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 3'd6));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 3'd7));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd8));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd9));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata3_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata3_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd10));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata2_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata2_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd11));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd12));
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd13));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_command0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[5:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd14));
assign basesoc_sdram_phaseinjector1_command_issue_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[0];
assign basesoc_sdram_phaseinjector1_command_issue_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 4'd15));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_address1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[4:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd16));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_address0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd17));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[1:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd18));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd19));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd20));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd21));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd22));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata3_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata3_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd23));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata2_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata2_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd24));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd25));
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd26));
assign basesoc_sdram_bandwidth_update_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[0];
assign basesoc_sdram_bandwidth_update_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd27));
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads2_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads2_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd28));
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd29));
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd30));
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites2_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites2_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 5'd31));
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites1_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites1_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 6'd32));
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites0_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites0_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 6'd33));
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_data_width_r = basesoc_csrbankarray_interface2_bank_bus_dat_w[6:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_data_width_re = ((basesoc_csrbankarray_csrbank2_sel & basesoc_csrbankarray_interface2_bank_bus_we) & (basesoc_csrbankarray_interface2_bank_bus_adr[5:0] == 6'd34));
assign basesoc_sdram_storage = basesoc_sdram_storage_full[3:0];
assign basesoc_csrbankarray_csrbank2_dfii_control0_w = basesoc_sdram_storage_full[3:0];
assign basesoc_sdram_phaseinjector0_command_storage = basesoc_sdram_phaseinjector0_command_storage_full[5:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_command0_w = basesoc_sdram_phaseinjector0_command_storage_full[5:0];
assign basesoc_sdram_phaseinjector0_address_storage = basesoc_sdram_phaseinjector0_address_storage_full[12:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_address1_w = basesoc_sdram_phaseinjector0_address_storage_full[12:8];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_address0_w = basesoc_sdram_phaseinjector0_address_storage_full[7:0];
assign basesoc_sdram_phaseinjector0_baddress_storage = basesoc_sdram_phaseinjector0_baddress_storage_full[1:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_w = basesoc_sdram_phaseinjector0_baddress_storage_full[1:0];
assign basesoc_sdram_phaseinjector0_wrdata_storage = basesoc_sdram_phaseinjector0_wrdata_storage_full[31:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_w = basesoc_sdram_phaseinjector0_wrdata_storage_full[31:24];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_w = basesoc_sdram_phaseinjector0_wrdata_storage_full[23:16];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_w = basesoc_sdram_phaseinjector0_wrdata_storage_full[15:8];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_w = basesoc_sdram_phaseinjector0_wrdata_storage_full[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata3_w = basesoc_sdram_phaseinjector0_status[31:24];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata2_w = basesoc_sdram_phaseinjector0_status[23:16];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata1_w = basesoc_sdram_phaseinjector0_status[15:8];
assign basesoc_csrbankarray_csrbank2_dfii_pi0_rddata0_w = basesoc_sdram_phaseinjector0_status[7:0];
assign basesoc_sdram_phaseinjector1_command_storage = basesoc_sdram_phaseinjector1_command_storage_full[5:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_command0_w = basesoc_sdram_phaseinjector1_command_storage_full[5:0];
assign basesoc_sdram_phaseinjector1_address_storage = basesoc_sdram_phaseinjector1_address_storage_full[12:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_address1_w = basesoc_sdram_phaseinjector1_address_storage_full[12:8];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_address0_w = basesoc_sdram_phaseinjector1_address_storage_full[7:0];
assign basesoc_sdram_phaseinjector1_baddress_storage = basesoc_sdram_phaseinjector1_baddress_storage_full[1:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_w = basesoc_sdram_phaseinjector1_baddress_storage_full[1:0];
assign basesoc_sdram_phaseinjector1_wrdata_storage = basesoc_sdram_phaseinjector1_wrdata_storage_full[31:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_w = basesoc_sdram_phaseinjector1_wrdata_storage_full[31:24];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_w = basesoc_sdram_phaseinjector1_wrdata_storage_full[23:16];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_w = basesoc_sdram_phaseinjector1_wrdata_storage_full[15:8];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_w = basesoc_sdram_phaseinjector1_wrdata_storage_full[7:0];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata3_w = basesoc_sdram_phaseinjector1_status[31:24];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata2_w = basesoc_sdram_phaseinjector1_status[23:16];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata1_w = basesoc_sdram_phaseinjector1_status[15:8];
assign basesoc_csrbankarray_csrbank2_dfii_pi1_rddata0_w = basesoc_sdram_phaseinjector1_status[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads2_w = basesoc_sdram_bandwidth_nreads_status[23:16];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads1_w = basesoc_sdram_bandwidth_nreads_status[15:8];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads0_w = basesoc_sdram_bandwidth_nreads_status[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites2_w = basesoc_sdram_bandwidth_nwrites_status[23:16];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites1_w = basesoc_sdram_bandwidth_nwrites_status[15:8];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites0_w = basesoc_sdram_bandwidth_nwrites_status[7:0];
assign basesoc_csrbankarray_csrbank2_controller_bandwidth_data_width_w = basesoc_sdram_bandwidth_data_width_status[6:0];
assign basesoc_csrbankarray_csrbank3_sel = (basesoc_csrbankarray_interface3_bank_bus_adr[13:9] == 4'd10);
assign basesoc_csrbankarray_csrbank3_bitbang0_r = basesoc_csrbankarray_interface3_bank_bus_dat_w[3:0];
assign basesoc_csrbankarray_csrbank3_bitbang0_re = ((basesoc_csrbankarray_csrbank3_sel & basesoc_csrbankarray_interface3_bank_bus_we) & (basesoc_csrbankarray_interface3_bank_bus_adr[1:0] == 1'd0));
assign basesoc_csrbankarray_csrbank3_miso_r = basesoc_csrbankarray_interface3_bank_bus_dat_w[0];
assign basesoc_csrbankarray_csrbank3_miso_re = ((basesoc_csrbankarray_csrbank3_sel & basesoc_csrbankarray_interface3_bank_bus_we) & (basesoc_csrbankarray_interface3_bank_bus_adr[1:0] == 1'd1));
assign basesoc_csrbankarray_csrbank3_bitbang_en0_r = basesoc_csrbankarray_interface3_bank_bus_dat_w[0];
assign basesoc_csrbankarray_csrbank3_bitbang_en0_re = ((basesoc_csrbankarray_csrbank3_sel & basesoc_csrbankarray_interface3_bank_bus_we) & (basesoc_csrbankarray_interface3_bank_bus_adr[1:0] == 2'd2));
assign spiflash_bitbang_storage = spiflash_bitbang_storage_full[3:0];
assign basesoc_csrbankarray_csrbank3_bitbang0_w = spiflash_bitbang_storage_full[3:0];
assign basesoc_csrbankarray_csrbank3_miso_w = spiflash_status;
assign spiflash_bitbang_en_storage = spiflash_bitbang_en_storage_full;
assign basesoc_csrbankarray_csrbank3_bitbang_en0_w = spiflash_bitbang_en_storage_full;
assign basesoc_csrbankarray_csrbank4_sel = (basesoc_csrbankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign basesoc_csrbankarray_csrbank4_load3_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_load3_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 1'd0));
assign basesoc_csrbankarray_csrbank4_load2_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_load2_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 1'd1));
assign basesoc_csrbankarray_csrbank4_load1_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_load1_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 2'd2));
assign basesoc_csrbankarray_csrbank4_load0_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_load0_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 2'd3));
assign basesoc_csrbankarray_csrbank4_reload3_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_reload3_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 3'd4));
assign basesoc_csrbankarray_csrbank4_reload2_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_reload2_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 3'd5));
assign basesoc_csrbankarray_csrbank4_reload1_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_reload1_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 3'd6));
assign basesoc_csrbankarray_csrbank4_reload0_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_reload0_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 3'd7));
assign basesoc_csrbankarray_csrbank4_en0_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[0];
assign basesoc_csrbankarray_csrbank4_en0_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd8));
assign basesoc_timer0_update_value_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[0];
assign basesoc_timer0_update_value_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd9));
assign basesoc_csrbankarray_csrbank4_value3_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_value3_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd10));
assign basesoc_csrbankarray_csrbank4_value2_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_value2_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd11));
assign basesoc_csrbankarray_csrbank4_value1_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_value1_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd12));
assign basesoc_csrbankarray_csrbank4_value0_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank4_value0_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd13));
assign basesoc_timer0_eventmanager_status_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[0];
assign basesoc_timer0_eventmanager_status_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd14));
assign basesoc_timer0_eventmanager_pending_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[0];
assign basesoc_timer0_eventmanager_pending_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 4'd15));
assign basesoc_csrbankarray_csrbank4_ev_enable0_r = basesoc_csrbankarray_interface4_bank_bus_dat_w[0];
assign basesoc_csrbankarray_csrbank4_ev_enable0_re = ((basesoc_csrbankarray_csrbank4_sel & basesoc_csrbankarray_interface4_bank_bus_we) & (basesoc_csrbankarray_interface4_bank_bus_adr[4:0] == 5'd16));
assign basesoc_timer0_load_storage = basesoc_timer0_load_storage_full[31:0];
assign basesoc_csrbankarray_csrbank4_load3_w = basesoc_timer0_load_storage_full[31:24];
assign basesoc_csrbankarray_csrbank4_load2_w = basesoc_timer0_load_storage_full[23:16];
assign basesoc_csrbankarray_csrbank4_load1_w = basesoc_timer0_load_storage_full[15:8];
assign basesoc_csrbankarray_csrbank4_load0_w = basesoc_timer0_load_storage_full[7:0];
assign basesoc_timer0_reload_storage = basesoc_timer0_reload_storage_full[31:0];
assign basesoc_csrbankarray_csrbank4_reload3_w = basesoc_timer0_reload_storage_full[31:24];
assign basesoc_csrbankarray_csrbank4_reload2_w = basesoc_timer0_reload_storage_full[23:16];
assign basesoc_csrbankarray_csrbank4_reload1_w = basesoc_timer0_reload_storage_full[15:8];
assign basesoc_csrbankarray_csrbank4_reload0_w = basesoc_timer0_reload_storage_full[7:0];
assign basesoc_timer0_en_storage = basesoc_timer0_en_storage_full;
assign basesoc_csrbankarray_csrbank4_en0_w = basesoc_timer0_en_storage_full;
assign basesoc_csrbankarray_csrbank4_value3_w = basesoc_timer0_value_status[31:24];
assign basesoc_csrbankarray_csrbank4_value2_w = basesoc_timer0_value_status[23:16];
assign basesoc_csrbankarray_csrbank4_value1_w = basesoc_timer0_value_status[15:8];
assign basesoc_csrbankarray_csrbank4_value0_w = basesoc_timer0_value_status[7:0];
assign basesoc_timer0_eventmanager_storage = basesoc_timer0_eventmanager_storage_full;
assign basesoc_csrbankarray_csrbank4_ev_enable0_w = basesoc_timer0_eventmanager_storage_full;
assign basesoc_csrbankarray_csrbank5_sel = (basesoc_csrbankarray_interface5_bank_bus_adr[13:9] == 2'd3);
assign basesoc_uart_rxtx_r = basesoc_csrbankarray_interface5_bank_bus_dat_w[7:0];
assign basesoc_uart_rxtx_re = ((basesoc_csrbankarray_csrbank5_sel & basesoc_csrbankarray_interface5_bank_bus_we) & (basesoc_csrbankarray_interface5_bank_bus_adr[2:0] == 1'd0));
assign basesoc_csrbankarray_csrbank5_txfull_r = basesoc_csrbankarray_interface5_bank_bus_dat_w[0];
assign basesoc_csrbankarray_csrbank5_txfull_re = ((basesoc_csrbankarray_csrbank5_sel & basesoc_csrbankarray_interface5_bank_bus_we) & (basesoc_csrbankarray_interface5_bank_bus_adr[2:0] == 1'd1));
assign basesoc_csrbankarray_csrbank5_rxempty_r = basesoc_csrbankarray_interface5_bank_bus_dat_w[0];
assign basesoc_csrbankarray_csrbank5_rxempty_re = ((basesoc_csrbankarray_csrbank5_sel & basesoc_csrbankarray_interface5_bank_bus_we) & (basesoc_csrbankarray_interface5_bank_bus_adr[2:0] == 2'd2));
assign basesoc_uart_eventmanager_status_r = basesoc_csrbankarray_interface5_bank_bus_dat_w[1:0];
assign basesoc_uart_eventmanager_status_re = ((basesoc_csrbankarray_csrbank5_sel & basesoc_csrbankarray_interface5_bank_bus_we) & (basesoc_csrbankarray_interface5_bank_bus_adr[2:0] == 2'd3));
assign basesoc_uart_eventmanager_pending_r = basesoc_csrbankarray_interface5_bank_bus_dat_w[1:0];
assign basesoc_uart_eventmanager_pending_re = ((basesoc_csrbankarray_csrbank5_sel & basesoc_csrbankarray_interface5_bank_bus_we) & (basesoc_csrbankarray_interface5_bank_bus_adr[2:0] == 3'd4));
assign basesoc_csrbankarray_csrbank5_ev_enable0_r = basesoc_csrbankarray_interface5_bank_bus_dat_w[1:0];
assign basesoc_csrbankarray_csrbank5_ev_enable0_re = ((basesoc_csrbankarray_csrbank5_sel & basesoc_csrbankarray_interface5_bank_bus_we) & (basesoc_csrbankarray_interface5_bank_bus_adr[2:0] == 3'd5));
assign basesoc_csrbankarray_csrbank5_txfull_w = basesoc_uart_txfull_status;
assign basesoc_csrbankarray_csrbank5_rxempty_w = basesoc_uart_rxempty_status;
assign basesoc_uart_eventmanager_storage = basesoc_uart_eventmanager_storage_full[1:0];
assign basesoc_csrbankarray_csrbank5_ev_enable0_w = basesoc_uart_eventmanager_storage_full[1:0];
assign basesoc_csrbankarray_csrbank6_sel = (basesoc_csrbankarray_interface6_bank_bus_adr[13:9] == 2'd2);
assign basesoc_csrbankarray_csrbank6_tuning_word3_r = basesoc_csrbankarray_interface6_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank6_tuning_word3_re = ((basesoc_csrbankarray_csrbank6_sel & basesoc_csrbankarray_interface6_bank_bus_we) & (basesoc_csrbankarray_interface6_bank_bus_adr[1:0] == 1'd0));
assign basesoc_csrbankarray_csrbank6_tuning_word2_r = basesoc_csrbankarray_interface6_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank6_tuning_word2_re = ((basesoc_csrbankarray_csrbank6_sel & basesoc_csrbankarray_interface6_bank_bus_we) & (basesoc_csrbankarray_interface6_bank_bus_adr[1:0] == 1'd1));
assign basesoc_csrbankarray_csrbank6_tuning_word1_r = basesoc_csrbankarray_interface6_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank6_tuning_word1_re = ((basesoc_csrbankarray_csrbank6_sel & basesoc_csrbankarray_interface6_bank_bus_we) & (basesoc_csrbankarray_interface6_bank_bus_adr[1:0] == 2'd2));
assign basesoc_csrbankarray_csrbank6_tuning_word0_r = basesoc_csrbankarray_interface6_bank_bus_dat_w[7:0];
assign basesoc_csrbankarray_csrbank6_tuning_word0_re = ((basesoc_csrbankarray_csrbank6_sel & basesoc_csrbankarray_interface6_bank_bus_we) & (basesoc_csrbankarray_interface6_bank_bus_adr[1:0] == 2'd3));
assign basesoc_uart_phy_storage = basesoc_uart_phy_storage_full[31:0];
assign basesoc_csrbankarray_csrbank6_tuning_word3_w = basesoc_uart_phy_storage_full[31:24];
assign basesoc_csrbankarray_csrbank6_tuning_word2_w = basesoc_uart_phy_storage_full[23:16];
assign basesoc_csrbankarray_csrbank6_tuning_word1_w = basesoc_uart_phy_storage_full[15:8];
assign basesoc_csrbankarray_csrbank6_tuning_word0_w = basesoc_uart_phy_storage_full[7:0];
assign basesoc_csrcon_adr = basesoc_interface_adr;
assign basesoc_csrcon_we = basesoc_interface_we;
assign basesoc_csrcon_dat_w = basesoc_interface_dat_w;
assign basesoc_interface_dat_r = basesoc_csrcon_dat_r;
assign basesoc_csrbankarray_interface0_bank_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_interface1_bank_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_interface2_bank_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_interface3_bank_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_interface4_bank_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_interface5_bank_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_interface6_bank_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_sram_bus_adr = basesoc_csrcon_adr;
assign basesoc_csrbankarray_interface0_bank_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_interface1_bank_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_interface2_bank_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_interface3_bank_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_interface4_bank_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_interface5_bank_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_interface6_bank_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_sram_bus_we = basesoc_csrcon_we;
assign basesoc_csrbankarray_interface0_bank_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrbankarray_interface1_bank_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrbankarray_interface2_bank_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrbankarray_interface3_bank_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrbankarray_interface4_bank_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrbankarray_interface5_bank_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrbankarray_interface6_bank_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrbankarray_sram_bus_dat_w = basesoc_csrcon_dat_w;
assign basesoc_csrcon_dat_r = (((((((basesoc_csrbankarray_interface0_bank_bus_dat_r | basesoc_csrbankarray_interface1_bank_bus_dat_r) | basesoc_csrbankarray_interface2_bank_bus_dat_r) | basesoc_csrbankarray_interface3_bank_bus_dat_r) | basesoc_csrbankarray_interface4_bank_bus_dat_r) | basesoc_csrbankarray_interface5_bank_bus_dat_r) | basesoc_csrbankarray_interface6_bank_bus_dat_r) | basesoc_csrbankarray_sram_bus_dat_r);
assign slice_proxy0 = ddrphy_record2_wrdata[15:0];
assign slice_proxy1 = ddrphy_record3_wrdata[31:16];
assign slice_proxy2 = ddrphy_record3_wrdata[15:0];
assign slice_proxy3 = ddrphy_record0_wrdata[31:16];
assign slice_proxy4 = ddrphy_record2_wrdata[15:0];
assign slice_proxy5 = ddrphy_record3_wrdata[31:16];
assign slice_proxy6 = ddrphy_record3_wrdata[15:0];
assign slice_proxy7 = ddrphy_record0_wrdata[31:16];
assign slice_proxy8 = ddrphy_record2_wrdata[15:0];
assign slice_proxy9 = ddrphy_record3_wrdata[31:16];
assign slice_proxy10 = ddrphy_record3_wrdata[15:0];
assign slice_proxy11 = ddrphy_record0_wrdata[31:16];
assign slice_proxy12 = ddrphy_record2_wrdata[15:0];
assign slice_proxy13 = ddrphy_record3_wrdata[31:16];
assign slice_proxy14 = ddrphy_record3_wrdata[15:0];
assign slice_proxy15 = ddrphy_record0_wrdata[31:16];
assign slice_proxy16 = ddrphy_record2_wrdata[15:0];
assign slice_proxy17 = ddrphy_record3_wrdata[31:16];
assign slice_proxy18 = ddrphy_record3_wrdata[15:0];
assign slice_proxy19 = ddrphy_record0_wrdata[31:16];
assign slice_proxy20 = ddrphy_record2_wrdata[15:0];
assign slice_proxy21 = ddrphy_record3_wrdata[31:16];
assign slice_proxy22 = ddrphy_record3_wrdata[15:0];
assign slice_proxy23 = ddrphy_record0_wrdata[31:16];
assign slice_proxy24 = ddrphy_record2_wrdata[15:0];
assign slice_proxy25 = ddrphy_record3_wrdata[31:16];
assign slice_proxy26 = ddrphy_record3_wrdata[15:0];
assign slice_proxy27 = ddrphy_record0_wrdata[31:16];
assign slice_proxy28 = ddrphy_record2_wrdata[15:0];
assign slice_proxy29 = ddrphy_record3_wrdata[31:16];
assign slice_proxy30 = ddrphy_record3_wrdata[15:0];
assign slice_proxy31 = ddrphy_record0_wrdata[31:16];
assign slice_proxy32 = ddrphy_record2_wrdata[15:0];
assign slice_proxy33 = ddrphy_record3_wrdata[31:16];
assign slice_proxy34 = ddrphy_record3_wrdata[15:0];
assign slice_proxy35 = ddrphy_record0_wrdata[31:16];
assign slice_proxy36 = ddrphy_record2_wrdata[15:0];
assign slice_proxy37 = ddrphy_record3_wrdata[31:16];
assign slice_proxy38 = ddrphy_record3_wrdata[15:0];
assign slice_proxy39 = ddrphy_record0_wrdata[31:16];
assign slice_proxy40 = ddrphy_record2_wrdata[15:0];
assign slice_proxy41 = ddrphy_record3_wrdata[31:16];
assign slice_proxy42 = ddrphy_record3_wrdata[15:0];
assign slice_proxy43 = ddrphy_record0_wrdata[31:16];
assign slice_proxy44 = ddrphy_record2_wrdata[15:0];
assign slice_proxy45 = ddrphy_record3_wrdata[31:16];
assign slice_proxy46 = ddrphy_record3_wrdata[15:0];
assign slice_proxy47 = ddrphy_record0_wrdata[31:16];
assign slice_proxy48 = ddrphy_record2_wrdata[15:0];
assign slice_proxy49 = ddrphy_record3_wrdata[31:16];
assign slice_proxy50 = ddrphy_record3_wrdata[15:0];
assign slice_proxy51 = ddrphy_record0_wrdata[31:16];
assign slice_proxy52 = ddrphy_record2_wrdata[15:0];
assign slice_proxy53 = ddrphy_record3_wrdata[31:16];
assign slice_proxy54 = ddrphy_record3_wrdata[15:0];
assign slice_proxy55 = ddrphy_record0_wrdata[31:16];
assign slice_proxy56 = ddrphy_record2_wrdata[15:0];
assign slice_proxy57 = ddrphy_record3_wrdata[31:16];
assign slice_proxy58 = ddrphy_record3_wrdata[15:0];
assign slice_proxy59 = ddrphy_record0_wrdata[31:16];
assign slice_proxy60 = ddrphy_record2_wrdata[15:0];
assign slice_proxy61 = ddrphy_record3_wrdata[31:16];
assign slice_proxy62 = ddrphy_record3_wrdata[15:0];
assign slice_proxy63 = ddrphy_record0_wrdata[31:16];
assign slice_proxy64 = ddrphy_record2_wrdata_mask[1:0];
assign slice_proxy65 = ddrphy_record3_wrdata_mask[3:2];
assign slice_proxy66 = ddrphy_record3_wrdata_mask[1:0];
assign slice_proxy67 = ddrphy_record0_wrdata_mask[3:2];
assign slice_proxy68 = ddrphy_record2_wrdata_mask[1:0];
assign slice_proxy69 = ddrphy_record3_wrdata_mask[3:2];
assign slice_proxy70 = ddrphy_record3_wrdata_mask[1:0];
assign slice_proxy71 = ddrphy_record0_wrdata_mask[3:2];
always @(*) begin
	rhs_array_muxed0 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[2];
		end
		default: begin
			rhs_array_muxed0 <= basesoc_sdram_choose_cmd_valids[3];
		end
	endcase
end
always @(*) begin
	rhs_array_muxed1 <= 13'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed1 <= basesoc_sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed2 <= 2'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed2 <= basesoc_sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed3 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed3 <= basesoc_sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed4 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed4 <= basesoc_sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed5 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed5 <= basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	t_array_muxed0 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			t_array_muxed0 <= basesoc_sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	t_array_muxed1 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			t_array_muxed1 <= basesoc_sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	t_array_muxed2 <= 1'd0;
	case (basesoc_sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			t_array_muxed2 <= basesoc_sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed6 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[0];
		end
		1'd1: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[1];
		end
		2'd2: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[2];
		end
		default: begin
			rhs_array_muxed6 <= basesoc_sdram_choose_req_valids[3];
		end
	endcase
end
always @(*) begin
	rhs_array_muxed7 <= 13'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed7 <= basesoc_sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed8 <= 2'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed8 <= basesoc_sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed9 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed9 <= basesoc_sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed10 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed10 <= basesoc_sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed11 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed11 <= basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	t_array_muxed3 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			t_array_muxed3 <= basesoc_sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	t_array_muxed4 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			t_array_muxed4 <= basesoc_sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	t_array_muxed5 <= 1'd0;
	case (basesoc_sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			t_array_muxed5 <= basesoc_sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed12 <= 21'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed12 <= {basesoc_port_cmd_payload_addr[22:10], basesoc_port_cmd_payload_addr[7:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed13 <= 1'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed13 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed14 <= 1'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed14 <= (((basesoc_port_cmd_payload_addr[9:8] == 1'd0) & (~(((locked0 | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed15 <= 21'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed15 <= {basesoc_port_cmd_payload_addr[22:10], basesoc_port_cmd_payload_addr[7:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed16 <= 1'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed16 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed17 <= 1'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed17 <= (((basesoc_port_cmd_payload_addr[9:8] == 1'd1) & (~(((locked1 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed18 <= 21'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed18 <= {basesoc_port_cmd_payload_addr[22:10], basesoc_port_cmd_payload_addr[7:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed19 <= 1'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed19 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed20 <= 1'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed20 <= (((basesoc_port_cmd_payload_addr[9:8] == 2'd2) & (~(((locked2 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed21 <= 21'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed21 <= {basesoc_port_cmd_payload_addr[22:10], basesoc_port_cmd_payload_addr[7:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed22 <= 1'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed22 <= basesoc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed23 <= 1'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed23 <= (((basesoc_port_cmd_payload_addr[9:8] == 2'd3) & (~(((locked3 | (basesoc_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (basesoc_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (basesoc_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))))) & basesoc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed24 <= 30'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed24 <= basesoc_interface1_wb_sdram_adr;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed25 <= 32'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed25 <= basesoc_interface1_wb_sdram_dat_w;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed26 <= 4'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed26 <= basesoc_interface1_wb_sdram_sel;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed27 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed27 <= basesoc_interface1_wb_sdram_cyc;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed28 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed28 <= basesoc_interface1_wb_sdram_stb;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed29 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed29 <= basesoc_interface1_wb_sdram_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed30 <= 3'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed30 <= basesoc_interface1_wb_sdram_cti;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed31 <= 2'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed31 <= basesoc_interface1_wb_sdram_bte;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed32 <= 30'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed32 <= basesoc_lm32_ibus_adr;
		end
		default: begin
			rhs_array_muxed32 <= basesoc_lm32_dbus_adr;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed33 <= 32'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed33 <= basesoc_lm32_ibus_dat_w;
		end
		default: begin
			rhs_array_muxed33 <= basesoc_lm32_dbus_dat_w;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed34 <= 4'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed34 <= basesoc_lm32_ibus_sel;
		end
		default: begin
			rhs_array_muxed34 <= basesoc_lm32_dbus_sel;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed35 <= 1'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed35 <= basesoc_lm32_ibus_cyc;
		end
		default: begin
			rhs_array_muxed35 <= basesoc_lm32_dbus_cyc;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed36 <= 1'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed36 <= basesoc_lm32_ibus_stb;
		end
		default: begin
			rhs_array_muxed36 <= basesoc_lm32_dbus_stb;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed37 <= 1'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed37 <= basesoc_lm32_ibus_we;
		end
		default: begin
			rhs_array_muxed37 <= basesoc_lm32_dbus_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed38 <= 3'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed38 <= basesoc_lm32_ibus_cti;
		end
		default: begin
			rhs_array_muxed38 <= basesoc_lm32_dbus_cti;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed39 <= 2'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed39 <= basesoc_lm32_ibus_bte;
		end
		default: begin
			rhs_array_muxed39 <= basesoc_lm32_dbus_bte;
		end
	endcase
end
always @(*) begin
	array_muxed0 <= 13'd0;
	case (ddrphy_phase_sel)
		1'd0: begin
			array_muxed0 <= ddrphy_record0_address;
		end
		default: begin
			array_muxed0 <= ddrphy_record1_address;
		end
	endcase
end
always @(*) begin
	array_muxed1 <= 2'd0;
	case (ddrphy_phase_sel)
		1'd0: begin
			array_muxed1 <= ddrphy_record0_bank;
		end
		default: begin
			array_muxed1 <= ddrphy_record1_bank;
		end
	endcase
end
always @(*) begin
	array_muxed2 <= 1'd0;
	case (ddrphy_phase_sel)
		1'd0: begin
			array_muxed2 <= ddrphy_record0_cke;
		end
		default: begin
			array_muxed2 <= ddrphy_record1_cke;
		end
	endcase
end
always @(*) begin
	array_muxed3 <= 1'd0;
	case (ddrphy_phase_sel)
		1'd0: begin
			array_muxed3 <= ddrphy_record0_ras_n;
		end
		default: begin
			array_muxed3 <= ddrphy_record1_ras_n;
		end
	endcase
end
always @(*) begin
	array_muxed4 <= 1'd0;
	case (ddrphy_phase_sel)
		1'd0: begin
			array_muxed4 <= ddrphy_record0_cas_n;
		end
		default: begin
			array_muxed4 <= ddrphy_record1_cas_n;
		end
	endcase
end
always @(*) begin
	array_muxed5 <= 1'd0;
	case (ddrphy_phase_sel)
		1'd0: begin
			array_muxed5 <= ddrphy_record0_we_n;
		end
		default: begin
			array_muxed5 <= ddrphy_record1_we_n;
		end
	endcase
end
always @(*) begin
	array_muxed6 <= 2'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed6 <= basesoc_sdram_nop_ba[1:0];
		end
		1'd1: begin
			array_muxed6 <= basesoc_sdram_choose_cmd_cmd_payload_ba[1:0];
		end
		2'd2: begin
			array_muxed6 <= basesoc_sdram_choose_req_cmd_payload_ba[1:0];
		end
		default: begin
			array_muxed6 <= basesoc_sdram_cmd_payload_ba[1:0];
		end
	endcase
end
always @(*) begin
	array_muxed7 <= 13'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed7 <= basesoc_sdram_nop_a;
		end
		1'd1: begin
			array_muxed7 <= basesoc_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed7 <= basesoc_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed7 <= basesoc_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	array_muxed8 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed8 <= 1'd0;
		end
		1'd1: begin
			array_muxed8 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed8 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed8 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	array_muxed9 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed9 <= 1'd0;
		end
		1'd1: begin
			array_muxed9 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed9 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed9 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	array_muxed10 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed10 <= 1'd0;
		end
		1'd1: begin
			array_muxed10 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed10 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed10 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	array_muxed11 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed11 <= 1'd0;
		end
		1'd1: begin
			array_muxed11 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed11 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed11 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	array_muxed12 <= 1'd0;
	case (basesoc_sdram_steerer_sel0)
		1'd0: begin
			array_muxed12 <= 1'd0;
		end
		1'd1: begin
			array_muxed12 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed12 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed12 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_write);
		end
	endcase
end
always @(*) begin
	array_muxed13 <= 2'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed13 <= basesoc_sdram_nop_ba[1:0];
		end
		1'd1: begin
			array_muxed13 <= basesoc_sdram_choose_cmd_cmd_payload_ba[1:0];
		end
		2'd2: begin
			array_muxed13 <= basesoc_sdram_choose_req_cmd_payload_ba[1:0];
		end
		default: begin
			array_muxed13 <= basesoc_sdram_cmd_payload_ba[1:0];
		end
	endcase
end
always @(*) begin
	array_muxed14 <= 13'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed14 <= basesoc_sdram_nop_a;
		end
		1'd1: begin
			array_muxed14 <= basesoc_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed14 <= basesoc_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed14 <= basesoc_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	array_muxed15 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed15 <= 1'd0;
		end
		1'd1: begin
			array_muxed15 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed15 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed15 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	array_muxed16 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed16 <= 1'd0;
		end
		1'd1: begin
			array_muxed16 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed16 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed16 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	array_muxed17 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed17 <= 1'd0;
		end
		1'd1: begin
			array_muxed17 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed17 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed17 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	array_muxed18 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed18 <= 1'd0;
		end
		1'd1: begin
			array_muxed18 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed18 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed18 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	array_muxed19 <= 1'd0;
	case (basesoc_sdram_steerer_sel1)
		1'd0: begin
			array_muxed19 <= 1'd0;
		end
		1'd1: begin
			array_muxed19 <= ((basesoc_sdram_choose_cmd_cmd_valid & basesoc_sdram_choose_cmd_cmd_ready) & basesoc_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed19 <= ((basesoc_sdram_choose_req_cmd_valid & basesoc_sdram_choose_req_cmd_ready) & basesoc_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed19 <= ((basesoc_sdram_cmd_valid & basesoc_sdram_cmd_ready) & basesoc_sdram_cmd_payload_is_write);
		end
	endcase
end
assign basesoc_uart_phy_rx = regs1;
assign xilinxasyncresetsynchronizerimpl0 = (user_btn | crg_reset);
assign xilinxasyncresetsynchronizerimpl1 = ((~crg_pll_lckd) | (crg_por > 1'd0));
assign xilinxasyncresetsynchronizerimpl2 = (sys_rst | (~crg_dcm_base50_locked));

always @(posedge por_clk) begin
	if ((crg_por != 1'd0)) begin
		crg_por <= (crg_por - 1'd1);
	end
	if (por_rst) begin
		crg_por <= 11'd2047;
	end
end

always @(posedge sdram_half_clk) begin
	if ((ddrphy_phase_half == ddrphy_phase_sys)) begin
		ddrphy_phase_sel <= 1'd0;
	end else begin
		ddrphy_phase_sel <= (ddrphy_phase_sel + 1'd1);
	end
	ddrphy_phase_half <= (ddrphy_phase_half + 1'd1);
	ddrphy_record0_reset_n <= ddrphy_dfi_p0_reset_n;
	ddrphy_record0_odt <= ddrphy_dfi_p0_odt;
	ddrphy_record0_address <= ddrphy_dfi_p0_address;
	ddrphy_record0_bank <= ddrphy_dfi_p0_bank;
	ddrphy_record0_cs_n <= ddrphy_dfi_p0_cs_n;
	ddrphy_record0_cke <= ddrphy_dfi_p0_cke;
	ddrphy_record0_cas_n <= ddrphy_dfi_p0_cas_n;
	ddrphy_record0_ras_n <= ddrphy_dfi_p0_ras_n;
	ddrphy_record0_we_n <= ddrphy_dfi_p0_we_n;
	ddrphy_record1_reset_n <= ddrphy_dfi_p1_reset_n;
	ddrphy_record1_odt <= ddrphy_dfi_p1_odt;
	ddrphy_record1_address <= ddrphy_dfi_p1_address;
	ddrphy_record1_bank <= ddrphy_dfi_p1_bank;
	ddrphy_record1_cs_n <= ddrphy_dfi_p1_cs_n;
	ddrphy_record1_cke <= ddrphy_dfi_p1_cke;
	ddrphy_record1_cas_n <= ddrphy_dfi_p1_cas_n;
	ddrphy_record1_ras_n <= ddrphy_dfi_p1_ras_n;
	ddrphy_record1_we_n <= ddrphy_dfi_p1_we_n;
	ddram_a <= array_muxed0;
	ddram_ba <= array_muxed1;
	ddram_cke <= array_muxed2;
	ddram_ras_n <= array_muxed3;
	ddram_cas_n <= array_muxed4;
	ddram_we_n <= array_muxed5;
	ddrphy_postamble <= ddrphy_drive_dqs;
	ddrphy_r_dfi_wrdata_en <= {ddrphy_r_dfi_wrdata_en, ddrphy_wrdata_en_d};
	if (sdram_half_rst) begin
		ddram_a <= 13'd0;
		ddram_ba <= 2'd0;
		ddram_cke <= 1'd0;
		ddram_ras_n <= 1'd0;
		ddram_cas_n <= 1'd0;
		ddram_we_n <= 1'd0;
		ddrphy_phase_sel <= 1'd0;
		ddrphy_phase_half <= 1'd0;
		ddrphy_record0_address <= 13'd0;
		ddrphy_record0_bank <= 2'd0;
		ddrphy_record0_cas_n <= 1'd0;
		ddrphy_record0_cs_n <= 1'd0;
		ddrphy_record0_ras_n <= 1'd0;
		ddrphy_record0_we_n <= 1'd0;
		ddrphy_record0_cke <= 1'd0;
		ddrphy_record0_odt <= 1'd0;
		ddrphy_record0_reset_n <= 1'd0;
		ddrphy_record1_address <= 13'd0;
		ddrphy_record1_bank <= 2'd0;
		ddrphy_record1_cas_n <= 1'd0;
		ddrphy_record1_cs_n <= 1'd0;
		ddrphy_record1_ras_n <= 1'd0;
		ddrphy_record1_we_n <= 1'd0;
		ddrphy_record1_cke <= 1'd0;
		ddrphy_record1_odt <= 1'd0;
		ddrphy_record1_reset_n <= 1'd0;
		ddrphy_postamble <= 1'd0;
		ddrphy_r_dfi_wrdata_en <= 3'd0;
	end
end

always @(posedge sys_clk) begin
	if ((basesoc_ctrl_bus_errors != 32'd4294967295)) begin
		if (basesoc_ctrl_bus_error) begin
			basesoc_ctrl_bus_errors <= (basesoc_ctrl_bus_errors + 1'd1);
		end
	end
	basesoc_rom_bus_ack <= 1'd0;
	if (((basesoc_rom_bus_cyc & basesoc_rom_bus_stb) & (~basesoc_rom_bus_ack))) begin
		basesoc_rom_bus_ack <= 1'd1;
	end
	basesoc_sram_bus_ack <= 1'd0;
	if (((basesoc_sram_bus_cyc & basesoc_sram_bus_stb) & (~basesoc_sram_bus_ack))) begin
		basesoc_sram_bus_ack <= 1'd1;
	end
	basesoc_interface_we <= 1'd0;
	basesoc_interface_dat_w <= basesoc_bus_wishbone_dat_w;
	basesoc_interface_adr <= basesoc_bus_wishbone_adr;
	basesoc_bus_wishbone_dat_r <= basesoc_interface_dat_r;
	if ((basesoc_counter == 1'd1)) begin
		basesoc_interface_we <= basesoc_bus_wishbone_we;
	end
	if ((basesoc_counter == 2'd2)) begin
		basesoc_bus_wishbone_ack <= 1'd1;
	end
	if ((basesoc_counter == 2'd3)) begin
		basesoc_bus_wishbone_ack <= 1'd0;
	end
	if ((basesoc_counter != 1'd0)) begin
		basesoc_counter <= (basesoc_counter + 1'd1);
	end else begin
		if ((basesoc_bus_wishbone_cyc & basesoc_bus_wishbone_stb)) begin
			basesoc_counter <= 1'd1;
		end
	end
	basesoc_uart_phy_sink_ready <= 1'd0;
	if (((basesoc_uart_phy_sink_valid & (~basesoc_uart_phy_tx_busy)) & (~basesoc_uart_phy_sink_ready))) begin
		basesoc_uart_phy_tx_reg <= basesoc_uart_phy_sink_payload_data;
		basesoc_uart_phy_tx_bitcount <= 1'd0;
		basesoc_uart_phy_tx_busy <= 1'd1;
		serial_tx <= 1'd0;
	end else begin
		if ((basesoc_uart_phy_uart_clk_txen & basesoc_uart_phy_tx_busy)) begin
			basesoc_uart_phy_tx_bitcount <= (basesoc_uart_phy_tx_bitcount + 1'd1);
			if ((basesoc_uart_phy_tx_bitcount == 4'd8)) begin
				serial_tx <= 1'd1;
			end else begin
				if ((basesoc_uart_phy_tx_bitcount == 4'd9)) begin
					serial_tx <= 1'd1;
					basesoc_uart_phy_tx_busy <= 1'd0;
					basesoc_uart_phy_sink_ready <= 1'd1;
				end else begin
					serial_tx <= basesoc_uart_phy_tx_reg[0];
					basesoc_uart_phy_tx_reg <= {1'd0, basesoc_uart_phy_tx_reg[7:1]};
				end
			end
		end
	end
	if (basesoc_uart_phy_tx_busy) begin
		{basesoc_uart_phy_uart_clk_txen, basesoc_uart_phy_phase_accumulator_tx} <= (basesoc_uart_phy_phase_accumulator_tx + basesoc_uart_phy_storage);
	end else begin
		{basesoc_uart_phy_uart_clk_txen, basesoc_uart_phy_phase_accumulator_tx} <= 1'd0;
	end
	basesoc_uart_phy_source_valid <= 1'd0;
	basesoc_uart_phy_rx_r <= basesoc_uart_phy_rx;
	if ((~basesoc_uart_phy_rx_busy)) begin
		if (((~basesoc_uart_phy_rx) & basesoc_uart_phy_rx_r)) begin
			basesoc_uart_phy_rx_busy <= 1'd1;
			basesoc_uart_phy_rx_bitcount <= 1'd0;
		end
	end else begin
		if (basesoc_uart_phy_uart_clk_rxen) begin
			basesoc_uart_phy_rx_bitcount <= (basesoc_uart_phy_rx_bitcount + 1'd1);
			if ((basesoc_uart_phy_rx_bitcount == 1'd0)) begin
				if (basesoc_uart_phy_rx) begin
					basesoc_uart_phy_rx_busy <= 1'd0;
				end
			end else begin
				if ((basesoc_uart_phy_rx_bitcount == 4'd9)) begin
					basesoc_uart_phy_rx_busy <= 1'd0;
					if (basesoc_uart_phy_rx) begin
						basesoc_uart_phy_source_payload_data <= basesoc_uart_phy_rx_reg;
						basesoc_uart_phy_source_valid <= 1'd1;
					end
				end else begin
					basesoc_uart_phy_rx_reg <= {basesoc_uart_phy_rx, basesoc_uart_phy_rx_reg[7:1]};
				end
			end
		end
	end
	if (basesoc_uart_phy_rx_busy) begin
		{basesoc_uart_phy_uart_clk_rxen, basesoc_uart_phy_phase_accumulator_rx} <= (basesoc_uart_phy_phase_accumulator_rx + basesoc_uart_phy_storage);
	end else begin
		{basesoc_uart_phy_uart_clk_rxen, basesoc_uart_phy_phase_accumulator_rx} <= 32'd2147483648;
	end
	if (basesoc_uart_tx_clear) begin
		basesoc_uart_tx_pending <= 1'd0;
	end
	basesoc_uart_tx_old_trigger <= basesoc_uart_tx_trigger;
	if (((~basesoc_uart_tx_trigger) & basesoc_uart_tx_old_trigger)) begin
		basesoc_uart_tx_pending <= 1'd1;
	end
	if (basesoc_uart_rx_clear) begin
		basesoc_uart_rx_pending <= 1'd0;
	end
	basesoc_uart_rx_old_trigger <= basesoc_uart_rx_trigger;
	if (((~basesoc_uart_rx_trigger) & basesoc_uart_rx_old_trigger)) begin
		basesoc_uart_rx_pending <= 1'd1;
	end
	if (basesoc_uart_tx_fifo_syncfifo_re) begin
		basesoc_uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (basesoc_uart_tx_fifo_re) begin
			basesoc_uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((basesoc_uart_tx_fifo_syncfifo_we & basesoc_uart_tx_fifo_syncfifo_writable) & (~basesoc_uart_tx_fifo_replace))) begin
		basesoc_uart_tx_fifo_produce <= (basesoc_uart_tx_fifo_produce + 1'd1);
	end
	if (basesoc_uart_tx_fifo_do_read) begin
		basesoc_uart_tx_fifo_consume <= (basesoc_uart_tx_fifo_consume + 1'd1);
	end
	if (((basesoc_uart_tx_fifo_syncfifo_we & basesoc_uart_tx_fifo_syncfifo_writable) & (~basesoc_uart_tx_fifo_replace))) begin
		if ((~basesoc_uart_tx_fifo_do_read)) begin
			basesoc_uart_tx_fifo_level0 <= (basesoc_uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (basesoc_uart_tx_fifo_do_read) begin
			basesoc_uart_tx_fifo_level0 <= (basesoc_uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (basesoc_uart_rx_fifo_syncfifo_re) begin
		basesoc_uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (basesoc_uart_rx_fifo_re) begin
			basesoc_uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((basesoc_uart_rx_fifo_syncfifo_we & basesoc_uart_rx_fifo_syncfifo_writable) & (~basesoc_uart_rx_fifo_replace))) begin
		basesoc_uart_rx_fifo_produce <= (basesoc_uart_rx_fifo_produce + 1'd1);
	end
	if (basesoc_uart_rx_fifo_do_read) begin
		basesoc_uart_rx_fifo_consume <= (basesoc_uart_rx_fifo_consume + 1'd1);
	end
	if (((basesoc_uart_rx_fifo_syncfifo_we & basesoc_uart_rx_fifo_syncfifo_writable) & (~basesoc_uart_rx_fifo_replace))) begin
		if ((~basesoc_uart_rx_fifo_do_read)) begin
			basesoc_uart_rx_fifo_level0 <= (basesoc_uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (basesoc_uart_rx_fifo_do_read) begin
			basesoc_uart_rx_fifo_level0 <= (basesoc_uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (basesoc_uart_reset) begin
		basesoc_uart_tx_pending <= 1'd0;
		basesoc_uart_tx_old_trigger <= 1'd0;
		basesoc_uart_rx_pending <= 1'd0;
		basesoc_uart_rx_old_trigger <= 1'd0;
		basesoc_uart_tx_fifo_readable <= 1'd0;
		basesoc_uart_tx_fifo_level0 <= 5'd0;
		basesoc_uart_tx_fifo_produce <= 4'd0;
		basesoc_uart_tx_fifo_consume <= 4'd0;
		basesoc_uart_rx_fifo_readable <= 1'd0;
		basesoc_uart_rx_fifo_level0 <= 5'd0;
		basesoc_uart_rx_fifo_produce <= 4'd0;
		basesoc_uart_rx_fifo_consume <= 4'd0;
	end
	if (basesoc_timer0_en_storage) begin
		if ((basesoc_timer0_value == 1'd0)) begin
			basesoc_timer0_value <= basesoc_timer0_reload_storage;
		end else begin
			basesoc_timer0_value <= (basesoc_timer0_value - 1'd1);
		end
	end else begin
		basesoc_timer0_value <= basesoc_timer0_load_storage;
	end
	if (basesoc_timer0_update_value_re) begin
		basesoc_timer0_value_status <= basesoc_timer0_value;
	end
	if (basesoc_timer0_zero_clear) begin
		basesoc_timer0_zero_pending <= 1'd0;
	end
	basesoc_timer0_zero_old_trigger <= basesoc_timer0_zero_trigger;
	if (((~basesoc_timer0_zero_trigger) & basesoc_timer0_zero_old_trigger)) begin
		basesoc_timer0_zero_pending <= 1'd1;
	end
	if ((dna_cnt < 7'd114)) begin
		dna_cnt <= (dna_cnt + 1'd1);
		if (dna_cnt[0]) begin
			dna_status <= {dna_status, dna_do};
		end
	end
	if ((spiflash_i1 == 1'd1)) begin
		spiflash_clk <= 1'd1;
		spiflash_dqi <= spiflash_i0;
	end
	if ((spiflash_i1 == 2'd3)) begin
		spiflash_i1 <= 1'd0;
		spiflash_clk <= 1'd0;
		spiflash_sr <= {spiflash_sr[27:0], spiflash_dqi};
	end else begin
		spiflash_i1 <= (spiflash_i1 + 1'd1);
	end
	if ((((spiflash_bus_cyc & spiflash_bus_stb) & (spiflash_i1 == 2'd3)) & (spiflash_counter == 1'd0))) begin
		spiflash_dq_oe <= 1'd1;
		spiflash_cs_n <= 1'd0;
		spiflash_sr[31:0] <= 32'd4294901503;
	end
	if ((spiflash_counter == 6'd32)) begin
		spiflash_sr[31:8] <= {spiflash_bus_adr, {2{1'd0}}};
	end
	if ((spiflash_counter == 6'd56)) begin
		spiflash_dq_oe <= 1'd0;
	end
	if ((spiflash_counter == 8'd128)) begin
		spiflash_bus_ack <= 1'd1;
		spiflash_cs_n <= 1'd1;
	end
	if ((spiflash_counter == 8'd129)) begin
		spiflash_bus_ack <= 1'd0;
	end
	if ((spiflash_counter == 8'd133)) begin
	end
	if ((spiflash_counter == 8'd133)) begin
		spiflash_counter <= 1'd0;
	end else begin
		if ((spiflash_counter != 1'd0)) begin
			spiflash_counter <= (spiflash_counter + 1'd1);
		end else begin
			if (((spiflash_bus_cyc & spiflash_bus_stb) & (spiflash_i1 == 2'd3))) begin
				spiflash_counter <= 1'd1;
			end
		end
	end
	ddrphy_phase_sys <= ddrphy_phase_half;
	if ((ddrphy_bitslip_cnt == 1'd1)) begin
		ddrphy_bitslip_inc <= 1'd0;
	end else begin
		ddrphy_bitslip_cnt <= (ddrphy_bitslip_cnt + 1'd1);
		ddrphy_bitslip_inc <= 1'd1;
	end
	ddrphy_record2_wrdata <= ddrphy_dfi_p0_wrdata;
	ddrphy_record2_wrdata_mask <= ddrphy_dfi_p0_wrdata_mask;
	ddrphy_record3_wrdata <= ddrphy_dfi_p1_wrdata;
	ddrphy_record3_wrdata_mask <= ddrphy_dfi_p1_wrdata_mask;
	ddrphy_drive_dq_n1 <= ddrphy_drive_dq_n0;
	ddrphy_wrdata_en_d <= ddrphy_wrdata_en;
	ddrphy_rddata_sr <= {ddrphy_rddata_en, ddrphy_rddata_sr[4:1]};
	if (basesoc_sdram_inti_p0_rddata_valid) begin
		basesoc_sdram_phaseinjector0_status <= basesoc_sdram_inti_p0_rddata;
	end
	if (basesoc_sdram_inti_p1_rddata_valid) begin
		basesoc_sdram_phaseinjector1_status <= basesoc_sdram_inti_p1_rddata;
	end
	if (basesoc_sdram_timer_wait) begin
		if ((~basesoc_sdram_timer_done)) begin
			if ((basesoc_sdram_timer_load & (basesoc_sdram_timer_load_count < basesoc_sdram_timer_count))) begin
				basesoc_sdram_timer_count <= basesoc_sdram_timer_load_count;
			end else begin
				basesoc_sdram_timer_count <= (basesoc_sdram_timer_count - 1'd1);
			end
		end
	end else begin
		basesoc_sdram_timer_count <= 10'd652;
	end
	if (basesoc_sdram_timer_reset) begin
		basesoc_sdram_timer_count <= 10'd652;
	end
	basesoc_sdram_cmd_payload_a <= 11'd1024;
	basesoc_sdram_cmd_payload_ba <= 1'd0;
	basesoc_sdram_cmd_payload_cas <= 1'd0;
	basesoc_sdram_cmd_payload_ras <= 1'd0;
	basesoc_sdram_cmd_payload_we <= 1'd0;
	basesoc_sdram_generator_done <= 1'd0;
	if ((basesoc_sdram_generator_counter == 1'd1)) begin
		basesoc_sdram_cmd_payload_ras <= 1'd1;
		basesoc_sdram_cmd_payload_we <= 1'd1;
	end
	if ((basesoc_sdram_generator_counter == 2'd3)) begin
		basesoc_sdram_cmd_payload_cas <= 1'd1;
		basesoc_sdram_cmd_payload_ras <= 1'd1;
	end
	if ((basesoc_sdram_generator_counter == 4'd10)) begin
		basesoc_sdram_generator_done <= 1'd1;
	end
	if ((basesoc_sdram_generator_counter == 4'd10)) begin
		basesoc_sdram_generator_counter <= 1'd0;
	end else begin
		if ((basesoc_sdram_generator_counter != 1'd0)) begin
			basesoc_sdram_generator_counter <= (basesoc_sdram_generator_counter + 1'd1);
		end else begin
			if (basesoc_sdram_generator_start) begin
				basesoc_sdram_generator_counter <= 1'd1;
			end
		end
	end
	refresher_state <= refresher_next_state;
	if (basesoc_sdram_bankmachine0_row_close) begin
		basesoc_sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine0_row_open) begin
			basesoc_sdram_bankmachine0_row_opened <= 1'd1;
			basesoc_sdram_bankmachine0_row <= basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine0_cmd_buffer_valid_n <= basesoc_sdram_bankmachine0_cmd_buffer_sink_valid;
	end
	if (basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine0_cmd_buffer_first_n <= (basesoc_sdram_bankmachine0_cmd_buffer_sink_valid & basesoc_sdram_bankmachine0_cmd_buffer_sink_first);
		basesoc_sdram_bankmachine0_cmd_buffer_last_n <= (basesoc_sdram_bankmachine0_cmd_buffer_sink_valid & basesoc_sdram_bankmachine0_cmd_buffer_sink_last);
	end
	if (basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine0_twtpcon_valid) begin
		basesoc_sdram_bankmachine0_twtpcon_count <= 3'd4;
		if (1'd0) begin
			basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine0_twtpcon_ready)) begin
			basesoc_sdram_bankmachine0_twtpcon_count <= (basesoc_sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine0_state <= bankmachine0_next_state;
	if (basesoc_sdram_bankmachine1_row_close) begin
		basesoc_sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine1_row_open) begin
			basesoc_sdram_bankmachine1_row_opened <= 1'd1;
			basesoc_sdram_bankmachine1_row <= basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine1_cmd_buffer_valid_n <= basesoc_sdram_bankmachine1_cmd_buffer_sink_valid;
	end
	if (basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine1_cmd_buffer_first_n <= (basesoc_sdram_bankmachine1_cmd_buffer_sink_valid & basesoc_sdram_bankmachine1_cmd_buffer_sink_first);
		basesoc_sdram_bankmachine1_cmd_buffer_last_n <= (basesoc_sdram_bankmachine1_cmd_buffer_sink_valid & basesoc_sdram_bankmachine1_cmd_buffer_sink_last);
	end
	if (basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine1_twtpcon_valid) begin
		basesoc_sdram_bankmachine1_twtpcon_count <= 3'd4;
		if (1'd0) begin
			basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine1_twtpcon_ready)) begin
			basesoc_sdram_bankmachine1_twtpcon_count <= (basesoc_sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine1_state <= bankmachine1_next_state;
	if (basesoc_sdram_bankmachine2_row_close) begin
		basesoc_sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine2_row_open) begin
			basesoc_sdram_bankmachine2_row_opened <= 1'd1;
			basesoc_sdram_bankmachine2_row <= basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine2_cmd_buffer_valid_n <= basesoc_sdram_bankmachine2_cmd_buffer_sink_valid;
	end
	if (basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine2_cmd_buffer_first_n <= (basesoc_sdram_bankmachine2_cmd_buffer_sink_valid & basesoc_sdram_bankmachine2_cmd_buffer_sink_first);
		basesoc_sdram_bankmachine2_cmd_buffer_last_n <= (basesoc_sdram_bankmachine2_cmd_buffer_sink_valid & basesoc_sdram_bankmachine2_cmd_buffer_sink_last);
	end
	if (basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine2_twtpcon_valid) begin
		basesoc_sdram_bankmachine2_twtpcon_count <= 3'd4;
		if (1'd0) begin
			basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine2_twtpcon_ready)) begin
			basesoc_sdram_bankmachine2_twtpcon_count <= (basesoc_sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine2_state <= bankmachine2_next_state;
	if (basesoc_sdram_bankmachine3_row_close) begin
		basesoc_sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (basesoc_sdram_bankmachine3_row_open) begin
			basesoc_sdram_bankmachine3_row_opened <= 1'd1;
			basesoc_sdram_bankmachine3_row <= basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine3_cmd_buffer_valid_n <= basesoc_sdram_bankmachine3_cmd_buffer_sink_valid;
	end
	if (basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine3_cmd_buffer_first_n <= (basesoc_sdram_bankmachine3_cmd_buffer_sink_valid & basesoc_sdram_bankmachine3_cmd_buffer_sink_first);
		basesoc_sdram_bankmachine3_cmd_buffer_last_n <= (basesoc_sdram_bankmachine3_cmd_buffer_sink_valid & basesoc_sdram_bankmachine3_cmd_buffer_sink_last);
	end
	if (basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= basesoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (basesoc_sdram_bankmachine3_twtpcon_valid) begin
		basesoc_sdram_bankmachine3_twtpcon_count <= 3'd4;
		if (1'd0) begin
			basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_bankmachine3_twtpcon_ready)) begin
			basesoc_sdram_bankmachine3_twtpcon_count <= (basesoc_sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((basesoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine3_state <= bankmachine3_next_state;
	if ((~basesoc_sdram_en0)) begin
		basesoc_sdram_time0 <= 5'd31;
	end else begin
		if ((~basesoc_sdram_max_time0)) begin
			basesoc_sdram_time0 <= (basesoc_sdram_time0 - 1'd1);
		end
	end
	if ((~basesoc_sdram_en1)) begin
		basesoc_sdram_time1 <= 4'd15;
	end else begin
		if ((~basesoc_sdram_max_time1)) begin
			basesoc_sdram_time1 <= (basesoc_sdram_time1 - 1'd1);
		end
	end
	if (basesoc_sdram_choose_cmd_ce) begin
		case (basesoc_sdram_choose_cmd_grant)
			1'd0: begin
				if (basesoc_sdram_choose_cmd_request[1]) begin
					basesoc_sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (basesoc_sdram_choose_cmd_request[2]) begin
						basesoc_sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (basesoc_sdram_choose_cmd_request[3]) begin
							basesoc_sdram_choose_cmd_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (basesoc_sdram_choose_cmd_request[2]) begin
					basesoc_sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (basesoc_sdram_choose_cmd_request[3]) begin
						basesoc_sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (basesoc_sdram_choose_cmd_request[0]) begin
							basesoc_sdram_choose_cmd_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (basesoc_sdram_choose_cmd_request[3]) begin
					basesoc_sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (basesoc_sdram_choose_cmd_request[0]) begin
						basesoc_sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (basesoc_sdram_choose_cmd_request[1]) begin
							basesoc_sdram_choose_cmd_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (basesoc_sdram_choose_cmd_request[0]) begin
					basesoc_sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (basesoc_sdram_choose_cmd_request[1]) begin
						basesoc_sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (basesoc_sdram_choose_cmd_request[2]) begin
							basesoc_sdram_choose_cmd_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	if (basesoc_sdram_choose_req_ce) begin
		case (basesoc_sdram_choose_req_grant)
			1'd0: begin
				if (basesoc_sdram_choose_req_request[1]) begin
					basesoc_sdram_choose_req_grant <= 1'd1;
				end else begin
					if (basesoc_sdram_choose_req_request[2]) begin
						basesoc_sdram_choose_req_grant <= 2'd2;
					end else begin
						if (basesoc_sdram_choose_req_request[3]) begin
							basesoc_sdram_choose_req_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (basesoc_sdram_choose_req_request[2]) begin
					basesoc_sdram_choose_req_grant <= 2'd2;
				end else begin
					if (basesoc_sdram_choose_req_request[3]) begin
						basesoc_sdram_choose_req_grant <= 2'd3;
					end else begin
						if (basesoc_sdram_choose_req_request[0]) begin
							basesoc_sdram_choose_req_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (basesoc_sdram_choose_req_request[3]) begin
					basesoc_sdram_choose_req_grant <= 2'd3;
				end else begin
					if (basesoc_sdram_choose_req_request[0]) begin
						basesoc_sdram_choose_req_grant <= 1'd0;
					end else begin
						if (basesoc_sdram_choose_req_request[1]) begin
							basesoc_sdram_choose_req_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (basesoc_sdram_choose_req_request[0]) begin
					basesoc_sdram_choose_req_grant <= 1'd0;
				end else begin
					if (basesoc_sdram_choose_req_request[1]) begin
						basesoc_sdram_choose_req_grant <= 1'd1;
					end else begin
						if (basesoc_sdram_choose_req_request[2]) begin
							basesoc_sdram_choose_req_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	basesoc_sdram_dfi_p0_cs_n <= 1'd0;
	basesoc_sdram_dfi_p0_bank <= array_muxed6;
	basesoc_sdram_dfi_p0_address <= array_muxed7;
	basesoc_sdram_dfi_p0_cas_n <= (~array_muxed8);
	basesoc_sdram_dfi_p0_ras_n <= (~array_muxed9);
	basesoc_sdram_dfi_p0_we_n <= (~array_muxed10);
	basesoc_sdram_dfi_p0_rddata_en <= array_muxed11;
	basesoc_sdram_dfi_p0_wrdata_en <= array_muxed12;
	basesoc_sdram_dfi_p1_cs_n <= 1'd0;
	basesoc_sdram_dfi_p1_bank <= array_muxed13;
	basesoc_sdram_dfi_p1_address <= array_muxed14;
	basesoc_sdram_dfi_p1_cas_n <= (~array_muxed15);
	basesoc_sdram_dfi_p1_ras_n <= (~array_muxed16);
	basesoc_sdram_dfi_p1_we_n <= (~array_muxed17);
	basesoc_sdram_dfi_p1_rddata_en <= array_muxed18;
	basesoc_sdram_dfi_p1_wrdata_en <= array_muxed19;
	if (basesoc_sdram_tccdcon_valid) begin
		basesoc_sdram_tccdcon_count <= 1'd0;
		if (1'd1) begin
			basesoc_sdram_tccdcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_tccdcon_ready)) begin
			basesoc_sdram_tccdcon_count <= (basesoc_sdram_tccdcon_count - 1'd1);
			if ((basesoc_sdram_tccdcon_count == 1'd1)) begin
				basesoc_sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (basesoc_sdram_twtrcon_valid) begin
		basesoc_sdram_twtrcon_count <= 2'd3;
		if (1'd0) begin
			basesoc_sdram_twtrcon_ready <= 1'd1;
		end else begin
			basesoc_sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~basesoc_sdram_twtrcon_ready)) begin
			basesoc_sdram_twtrcon_count <= (basesoc_sdram_twtrcon_count - 1'd1);
			if ((basesoc_sdram_twtrcon_count == 1'd1)) begin
				basesoc_sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	multiplexer_state <= multiplexer_next_state;
	basesoc_sdram_bandwidth_cmd_valid <= basesoc_sdram_choose_req_cmd_valid;
	basesoc_sdram_bandwidth_cmd_ready <= basesoc_sdram_choose_req_cmd_ready;
	basesoc_sdram_bandwidth_cmd_is_read <= basesoc_sdram_choose_req_cmd_payload_is_read;
	basesoc_sdram_bandwidth_cmd_is_write <= basesoc_sdram_choose_req_cmd_payload_is_write;
	{basesoc_sdram_bandwidth_period, basesoc_sdram_bandwidth_counter} <= (basesoc_sdram_bandwidth_counter + 1'd1);
	if (basesoc_sdram_bandwidth_period) begin
		basesoc_sdram_bandwidth_nreads_r <= basesoc_sdram_bandwidth_nreads;
		basesoc_sdram_bandwidth_nwrites_r <= basesoc_sdram_bandwidth_nwrites;
		basesoc_sdram_bandwidth_nreads <= 1'd0;
		basesoc_sdram_bandwidth_nwrites <= 1'd0;
	end else begin
		if ((basesoc_sdram_bandwidth_cmd_valid & basesoc_sdram_bandwidth_cmd_ready)) begin
			if (basesoc_sdram_bandwidth_cmd_is_read) begin
				basesoc_sdram_bandwidth_nreads <= (basesoc_sdram_bandwidth_nreads + 1'd1);
			end
			if (basesoc_sdram_bandwidth_cmd_is_write) begin
				basesoc_sdram_bandwidth_nwrites <= (basesoc_sdram_bandwidth_nwrites + 1'd1);
			end
		end
	end
	if (basesoc_sdram_bandwidth_update_re) begin
		basesoc_sdram_bandwidth_nreads_status <= basesoc_sdram_bandwidth_nreads_r;
		basesoc_sdram_bandwidth_nwrites_status <= basesoc_sdram_bandwidth_nwrites_r;
	end
	if (((roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_rdata_valid)) begin
		rbank <= 1'd0;
	end
	if (((roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_wdata_ready)) begin
		wbank <= 1'd0;
	end
	if (((roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_rdata_valid)) begin
		rbank <= 1'd1;
	end
	if (((roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_wdata_ready)) begin
		wbank <= 1'd1;
	end
	if (((roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_rdata_valid)) begin
		rbank <= 2'd2;
	end
	if (((roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_wdata_ready)) begin
		wbank <= 2'd2;
	end
	if (((roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_rdata_valid)) begin
		rbank <= 2'd3;
	end
	if (((roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_wdata_ready)) begin
		wbank <= 2'd3;
	end
	new_master_wdata_ready <= ((((1'd0 | ((roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_wdata_ready));
	new_master_rdata_valid0 <= ((((1'd0 | ((roundrobin0_grant == 1'd0) & basesoc_sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd0) & basesoc_sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd0) & basesoc_sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd0) & basesoc_sdram_interface_bank3_rdata_valid));
	new_master_rdata_valid1 <= new_master_rdata_valid0;
	new_master_rdata_valid2 <= new_master_rdata_valid1;
	new_master_rdata_valid3 <= new_master_rdata_valid2;
	new_master_rdata_valid4 <= new_master_rdata_valid3;
	new_master_rdata_valid5 <= new_master_rdata_valid4;
	basesoc_adr_offset_r <= basesoc_interface0_wb_sdram_adr[0];
	cache_state <= cache_next_state;
	litedramwishbone2native_state <= litedramwishbone2native_next_state;
	case (basesoc_grant)
		1'd0: begin
			if ((~basesoc_request[0])) begin
				if (basesoc_request[1]) begin
					basesoc_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~basesoc_request[1])) begin
				if (basesoc_request[0]) begin
					basesoc_grant <= 1'd0;
				end
			end
		end
	endcase
	basesoc_slave_sel_r <= basesoc_slave_sel;
	if (basesoc_wait) begin
		if ((~basesoc_done)) begin
			basesoc_count <= (basesoc_count - 1'd1);
		end
	end else begin
		basesoc_count <= 20'd1000000;
	end
	basesoc_csrbankarray_interface0_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbankarray_csrbank0_sel) begin
		case (basesoc_csrbankarray_interface0_bank_bus_adr[3:0])
			1'd0: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_ctrl_reset_reset_w;
			end
			1'd1: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_scratch3_w;
			end
			2'd2: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_scratch2_w;
			end
			2'd3: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_scratch1_w;
			end
			3'd4: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_scratch0_w;
			end
			3'd5: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_bus_errors3_w;
			end
			3'd6: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_bus_errors2_w;
			end
			3'd7: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_bus_errors1_w;
			end
			4'd8: begin
				basesoc_csrbankarray_interface0_bank_bus_dat_r <= basesoc_csrbankarray_csrbank0_bus_errors0_w;
			end
		endcase
	end
	if (basesoc_csrbankarray_csrbank0_scratch3_re) begin
		basesoc_ctrl_storage_full[31:24] <= basesoc_csrbankarray_csrbank0_scratch3_r;
	end
	if (basesoc_csrbankarray_csrbank0_scratch2_re) begin
		basesoc_ctrl_storage_full[23:16] <= basesoc_csrbankarray_csrbank0_scratch2_r;
	end
	if (basesoc_csrbankarray_csrbank0_scratch1_re) begin
		basesoc_ctrl_storage_full[15:8] <= basesoc_csrbankarray_csrbank0_scratch1_r;
	end
	if (basesoc_csrbankarray_csrbank0_scratch0_re) begin
		basesoc_ctrl_storage_full[7:0] <= basesoc_csrbankarray_csrbank0_scratch0_r;
	end
	basesoc_ctrl_re <= basesoc_csrbankarray_csrbank0_scratch0_re;
	basesoc_csrbankarray_sel_r <= basesoc_csrbankarray_sel;
	basesoc_csrbankarray_interface1_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbankarray_csrbank1_sel) begin
		case (basesoc_csrbankarray_interface1_bank_bus_adr[5:0])
			1'd0: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id7_w;
			end
			1'd1: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id6_w;
			end
			2'd2: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id5_w;
			end
			2'd3: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id4_w;
			end
			3'd4: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id3_w;
			end
			3'd5: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id2_w;
			end
			3'd6: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id1_w;
			end
			3'd7: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_dna_id0_w;
			end
			4'd8: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit19_w;
			end
			4'd9: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit18_w;
			end
			4'd10: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit17_w;
			end
			4'd11: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit16_w;
			end
			4'd12: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit15_w;
			end
			4'd13: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit14_w;
			end
			4'd14: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit13_w;
			end
			4'd15: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit12_w;
			end
			5'd16: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit11_w;
			end
			5'd17: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit10_w;
			end
			5'd18: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit9_w;
			end
			5'd19: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit8_w;
			end
			5'd20: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit7_w;
			end
			5'd21: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit6_w;
			end
			5'd22: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit5_w;
			end
			5'd23: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit4_w;
			end
			5'd24: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit3_w;
			end
			5'd25: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit2_w;
			end
			5'd26: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit1_w;
			end
			5'd27: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_git_commit0_w;
			end
			5'd28: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform7_w;
			end
			5'd29: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform6_w;
			end
			5'd30: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform5_w;
			end
			5'd31: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform4_w;
			end
			6'd32: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform3_w;
			end
			6'd33: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform2_w;
			end
			6'd34: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform1_w;
			end
			6'd35: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_platform0_w;
			end
			6'd36: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target7_w;
			end
			6'd37: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target6_w;
			end
			6'd38: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target5_w;
			end
			6'd39: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target4_w;
			end
			6'd40: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target3_w;
			end
			6'd41: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target2_w;
			end
			6'd42: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target1_w;
			end
			6'd43: begin
				basesoc_csrbankarray_interface1_bank_bus_dat_r <= basesoc_csrbankarray_csrbank1_platform_target0_w;
			end
		endcase
	end
	basesoc_csrbankarray_interface2_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbankarray_csrbank2_sel) begin
		case (basesoc_csrbankarray_interface2_bank_bus_adr[5:0])
			1'd0: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_control0_w;
			end
			1'd1: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_command0_w;
			end
			2'd2: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_sdram_phaseinjector0_command_issue_w;
			end
			2'd3: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_address1_w;
			end
			3'd4: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_address0_w;
			end
			3'd5: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_w;
			end
			3'd6: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_w;
			end
			3'd7: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_w;
			end
			4'd8: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_w;
			end
			4'd9: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_w;
			end
			4'd10: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_rddata3_w;
			end
			4'd11: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_rddata2_w;
			end
			4'd12: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_rddata1_w;
			end
			4'd13: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi0_rddata0_w;
			end
			4'd14: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_command0_w;
			end
			4'd15: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_sdram_phaseinjector1_command_issue_w;
			end
			5'd16: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_address1_w;
			end
			5'd17: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_address0_w;
			end
			5'd18: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_w;
			end
			5'd19: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_w;
			end
			5'd20: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_w;
			end
			5'd21: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_w;
			end
			5'd22: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_w;
			end
			5'd23: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_rddata3_w;
			end
			5'd24: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_rddata2_w;
			end
			5'd25: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_rddata1_w;
			end
			5'd26: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_dfii_pi1_rddata0_w;
			end
			5'd27: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_sdram_bandwidth_update_w;
			end
			5'd28: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads2_w;
			end
			5'd29: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads1_w;
			end
			5'd30: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_controller_bandwidth_nreads0_w;
			end
			5'd31: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites2_w;
			end
			6'd32: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites1_w;
			end
			6'd33: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_controller_bandwidth_nwrites0_w;
			end
			6'd34: begin
				basesoc_csrbankarray_interface2_bank_bus_dat_r <= basesoc_csrbankarray_csrbank2_controller_bandwidth_data_width_w;
			end
		endcase
	end
	if (basesoc_csrbankarray_csrbank2_dfii_control0_re) begin
		basesoc_sdram_storage_full[3:0] <= basesoc_csrbankarray_csrbank2_dfii_control0_r;
	end
	basesoc_sdram_re <= basesoc_csrbankarray_csrbank2_dfii_control0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re) begin
		basesoc_sdram_phaseinjector0_command_storage_full[5:0] <= basesoc_csrbankarray_csrbank2_dfii_pi0_command0_r;
	end
	basesoc_sdram_phaseinjector0_command_re <= basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re) begin
		basesoc_sdram_phaseinjector0_address_storage_full[12:8] <= basesoc_csrbankarray_csrbank2_dfii_pi0_address1_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re) begin
		basesoc_sdram_phaseinjector0_address_storage_full[7:0] <= basesoc_csrbankarray_csrbank2_dfii_pi0_address0_r;
	end
	basesoc_sdram_phaseinjector0_address_re <= basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re) begin
		basesoc_sdram_phaseinjector0_baddress_storage_full[1:0] <= basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_r;
	end
	basesoc_sdram_phaseinjector0_baddress_re <= basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re) begin
		basesoc_sdram_phaseinjector0_wrdata_storage_full[31:24] <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re) begin
		basesoc_sdram_phaseinjector0_wrdata_storage_full[23:16] <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re) begin
		basesoc_sdram_phaseinjector0_wrdata_storage_full[15:8] <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re) begin
		basesoc_sdram_phaseinjector0_wrdata_storage_full[7:0] <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_r;
	end
	basesoc_sdram_phaseinjector0_wrdata_re <= basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re) begin
		basesoc_sdram_phaseinjector1_command_storage_full[5:0] <= basesoc_csrbankarray_csrbank2_dfii_pi1_command0_r;
	end
	basesoc_sdram_phaseinjector1_command_re <= basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re) begin
		basesoc_sdram_phaseinjector1_address_storage_full[12:8] <= basesoc_csrbankarray_csrbank2_dfii_pi1_address1_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re) begin
		basesoc_sdram_phaseinjector1_address_storage_full[7:0] <= basesoc_csrbankarray_csrbank2_dfii_pi1_address0_r;
	end
	basesoc_sdram_phaseinjector1_address_re <= basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re) begin
		basesoc_sdram_phaseinjector1_baddress_storage_full[1:0] <= basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_r;
	end
	basesoc_sdram_phaseinjector1_baddress_re <= basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re;
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re) begin
		basesoc_sdram_phaseinjector1_wrdata_storage_full[31:24] <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re) begin
		basesoc_sdram_phaseinjector1_wrdata_storage_full[23:16] <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re) begin
		basesoc_sdram_phaseinjector1_wrdata_storage_full[15:8] <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_r;
	end
	if (basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re) begin
		basesoc_sdram_phaseinjector1_wrdata_storage_full[7:0] <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_r;
	end
	basesoc_sdram_phaseinjector1_wrdata_re <= basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re;
	basesoc_csrbankarray_interface3_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbankarray_csrbank3_sel) begin
		case (basesoc_csrbankarray_interface3_bank_bus_adr[1:0])
			1'd0: begin
				basesoc_csrbankarray_interface3_bank_bus_dat_r <= basesoc_csrbankarray_csrbank3_bitbang0_w;
			end
			1'd1: begin
				basesoc_csrbankarray_interface3_bank_bus_dat_r <= basesoc_csrbankarray_csrbank3_miso_w;
			end
			2'd2: begin
				basesoc_csrbankarray_interface3_bank_bus_dat_r <= basesoc_csrbankarray_csrbank3_bitbang_en0_w;
			end
		endcase
	end
	if (basesoc_csrbankarray_csrbank3_bitbang0_re) begin
		spiflash_bitbang_storage_full[3:0] <= basesoc_csrbankarray_csrbank3_bitbang0_r;
	end
	spiflash_bitbang_re <= basesoc_csrbankarray_csrbank3_bitbang0_re;
	if (basesoc_csrbankarray_csrbank3_bitbang_en0_re) begin
		spiflash_bitbang_en_storage_full <= basesoc_csrbankarray_csrbank3_bitbang_en0_r;
	end
	spiflash_bitbang_en_re <= basesoc_csrbankarray_csrbank3_bitbang_en0_re;
	basesoc_csrbankarray_interface4_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbankarray_csrbank4_sel) begin
		case (basesoc_csrbankarray_interface4_bank_bus_adr[4:0])
			1'd0: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_load3_w;
			end
			1'd1: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_load2_w;
			end
			2'd2: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_load1_w;
			end
			2'd3: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_load0_w;
			end
			3'd4: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_reload3_w;
			end
			3'd5: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_reload2_w;
			end
			3'd6: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_reload1_w;
			end
			3'd7: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_reload0_w;
			end
			4'd8: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_en0_w;
			end
			4'd9: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_timer0_update_value_w;
			end
			4'd10: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_value3_w;
			end
			4'd11: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_value2_w;
			end
			4'd12: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_value1_w;
			end
			4'd13: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_value0_w;
			end
			4'd14: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_timer0_eventmanager_status_w;
			end
			4'd15: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_timer0_eventmanager_pending_w;
			end
			5'd16: begin
				basesoc_csrbankarray_interface4_bank_bus_dat_r <= basesoc_csrbankarray_csrbank4_ev_enable0_w;
			end
		endcase
	end
	if (basesoc_csrbankarray_csrbank4_load3_re) begin
		basesoc_timer0_load_storage_full[31:24] <= basesoc_csrbankarray_csrbank4_load3_r;
	end
	if (basesoc_csrbankarray_csrbank4_load2_re) begin
		basesoc_timer0_load_storage_full[23:16] <= basesoc_csrbankarray_csrbank4_load2_r;
	end
	if (basesoc_csrbankarray_csrbank4_load1_re) begin
		basesoc_timer0_load_storage_full[15:8] <= basesoc_csrbankarray_csrbank4_load1_r;
	end
	if (basesoc_csrbankarray_csrbank4_load0_re) begin
		basesoc_timer0_load_storage_full[7:0] <= basesoc_csrbankarray_csrbank4_load0_r;
	end
	basesoc_timer0_load_re <= basesoc_csrbankarray_csrbank4_load0_re;
	if (basesoc_csrbankarray_csrbank4_reload3_re) begin
		basesoc_timer0_reload_storage_full[31:24] <= basesoc_csrbankarray_csrbank4_reload3_r;
	end
	if (basesoc_csrbankarray_csrbank4_reload2_re) begin
		basesoc_timer0_reload_storage_full[23:16] <= basesoc_csrbankarray_csrbank4_reload2_r;
	end
	if (basesoc_csrbankarray_csrbank4_reload1_re) begin
		basesoc_timer0_reload_storage_full[15:8] <= basesoc_csrbankarray_csrbank4_reload1_r;
	end
	if (basesoc_csrbankarray_csrbank4_reload0_re) begin
		basesoc_timer0_reload_storage_full[7:0] <= basesoc_csrbankarray_csrbank4_reload0_r;
	end
	basesoc_timer0_reload_re <= basesoc_csrbankarray_csrbank4_reload0_re;
	if (basesoc_csrbankarray_csrbank4_en0_re) begin
		basesoc_timer0_en_storage_full <= basesoc_csrbankarray_csrbank4_en0_r;
	end
	basesoc_timer0_en_re <= basesoc_csrbankarray_csrbank4_en0_re;
	if (basesoc_csrbankarray_csrbank4_ev_enable0_re) begin
		basesoc_timer0_eventmanager_storage_full <= basesoc_csrbankarray_csrbank4_ev_enable0_r;
	end
	basesoc_timer0_eventmanager_re <= basesoc_csrbankarray_csrbank4_ev_enable0_re;
	basesoc_csrbankarray_interface5_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbankarray_csrbank5_sel) begin
		case (basesoc_csrbankarray_interface5_bank_bus_adr[2:0])
			1'd0: begin
				basesoc_csrbankarray_interface5_bank_bus_dat_r <= basesoc_uart_rxtx_w;
			end
			1'd1: begin
				basesoc_csrbankarray_interface5_bank_bus_dat_r <= basesoc_csrbankarray_csrbank5_txfull_w;
			end
			2'd2: begin
				basesoc_csrbankarray_interface5_bank_bus_dat_r <= basesoc_csrbankarray_csrbank5_rxempty_w;
			end
			2'd3: begin
				basesoc_csrbankarray_interface5_bank_bus_dat_r <= basesoc_uart_eventmanager_status_w;
			end
			3'd4: begin
				basesoc_csrbankarray_interface5_bank_bus_dat_r <= basesoc_uart_eventmanager_pending_w;
			end
			3'd5: begin
				basesoc_csrbankarray_interface5_bank_bus_dat_r <= basesoc_csrbankarray_csrbank5_ev_enable0_w;
			end
		endcase
	end
	if (basesoc_csrbankarray_csrbank5_ev_enable0_re) begin
		basesoc_uart_eventmanager_storage_full[1:0] <= basesoc_csrbankarray_csrbank5_ev_enable0_r;
	end
	basesoc_uart_eventmanager_re <= basesoc_csrbankarray_csrbank5_ev_enable0_re;
	basesoc_csrbankarray_interface6_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbankarray_csrbank6_sel) begin
		case (basesoc_csrbankarray_interface6_bank_bus_adr[1:0])
			1'd0: begin
				basesoc_csrbankarray_interface6_bank_bus_dat_r <= basesoc_csrbankarray_csrbank6_tuning_word3_w;
			end
			1'd1: begin
				basesoc_csrbankarray_interface6_bank_bus_dat_r <= basesoc_csrbankarray_csrbank6_tuning_word2_w;
			end
			2'd2: begin
				basesoc_csrbankarray_interface6_bank_bus_dat_r <= basesoc_csrbankarray_csrbank6_tuning_word1_w;
			end
			2'd3: begin
				basesoc_csrbankarray_interface6_bank_bus_dat_r <= basesoc_csrbankarray_csrbank6_tuning_word0_w;
			end
		endcase
	end
	if (basesoc_csrbankarray_csrbank6_tuning_word3_re) begin
		basesoc_uart_phy_storage_full[31:24] <= basesoc_csrbankarray_csrbank6_tuning_word3_r;
	end
	if (basesoc_csrbankarray_csrbank6_tuning_word2_re) begin
		basesoc_uart_phy_storage_full[23:16] <= basesoc_csrbankarray_csrbank6_tuning_word2_r;
	end
	if (basesoc_csrbankarray_csrbank6_tuning_word1_re) begin
		basesoc_uart_phy_storage_full[15:8] <= basesoc_csrbankarray_csrbank6_tuning_word1_r;
	end
	if (basesoc_csrbankarray_csrbank6_tuning_word0_re) begin
		basesoc_uart_phy_storage_full[7:0] <= basesoc_csrbankarray_csrbank6_tuning_word0_r;
	end
	basesoc_uart_phy_re <= basesoc_csrbankarray_csrbank6_tuning_word0_re;
	if (sys_rst) begin
		basesoc_ctrl_storage_full <= 32'd305419896;
		basesoc_ctrl_re <= 1'd0;
		basesoc_ctrl_bus_errors <= 32'd0;
		basesoc_rom_bus_ack <= 1'd0;
		basesoc_sram_bus_ack <= 1'd0;
		basesoc_interface_adr <= 14'd0;
		basesoc_interface_we <= 1'd0;
		basesoc_interface_dat_w <= 8'd0;
		basesoc_bus_wishbone_dat_r <= 32'd0;
		basesoc_bus_wishbone_ack <= 1'd0;
		basesoc_counter <= 2'd0;
		serial_tx <= 1'd1;
		basesoc_uart_phy_storage_full <= 32'd5937362;
		basesoc_uart_phy_re <= 1'd0;
		basesoc_uart_phy_sink_ready <= 1'd0;
		basesoc_uart_phy_uart_clk_txen <= 1'd0;
		basesoc_uart_phy_phase_accumulator_tx <= 32'd0;
		basesoc_uart_phy_tx_reg <= 8'd0;
		basesoc_uart_phy_tx_bitcount <= 4'd0;
		basesoc_uart_phy_tx_busy <= 1'd0;
		basesoc_uart_phy_source_valid <= 1'd0;
		basesoc_uart_phy_source_payload_data <= 8'd0;
		basesoc_uart_phy_uart_clk_rxen <= 1'd0;
		basesoc_uart_phy_phase_accumulator_rx <= 32'd0;
		basesoc_uart_phy_rx_r <= 1'd0;
		basesoc_uart_phy_rx_reg <= 8'd0;
		basesoc_uart_phy_rx_bitcount <= 4'd0;
		basesoc_uart_phy_rx_busy <= 1'd0;
		basesoc_uart_tx_pending <= 1'd0;
		basesoc_uart_tx_old_trigger <= 1'd0;
		basesoc_uart_rx_pending <= 1'd0;
		basesoc_uart_rx_old_trigger <= 1'd0;
		basesoc_uart_eventmanager_storage_full <= 2'd0;
		basesoc_uart_eventmanager_re <= 1'd0;
		basesoc_uart_tx_fifo_readable <= 1'd0;
		basesoc_uart_tx_fifo_level0 <= 5'd0;
		basesoc_uart_tx_fifo_produce <= 4'd0;
		basesoc_uart_tx_fifo_consume <= 4'd0;
		basesoc_uart_rx_fifo_readable <= 1'd0;
		basesoc_uart_rx_fifo_level0 <= 5'd0;
		basesoc_uart_rx_fifo_produce <= 4'd0;
		basesoc_uart_rx_fifo_consume <= 4'd0;
		basesoc_timer0_load_storage_full <= 32'd0;
		basesoc_timer0_load_re <= 1'd0;
		basesoc_timer0_reload_storage_full <= 32'd0;
		basesoc_timer0_reload_re <= 1'd0;
		basesoc_timer0_en_storage_full <= 1'd0;
		basesoc_timer0_en_re <= 1'd0;
		basesoc_timer0_value_status <= 32'd0;
		basesoc_timer0_zero_pending <= 1'd0;
		basesoc_timer0_zero_old_trigger <= 1'd0;
		basesoc_timer0_eventmanager_storage_full <= 1'd0;
		basesoc_timer0_eventmanager_re <= 1'd0;
		basesoc_timer0_value <= 32'd0;
		dna_status <= 57'd0;
		dna_cnt <= 7'd0;
		spiflash_bus_ack <= 1'd0;
		spiflash_bitbang_storage_full <= 4'd0;
		spiflash_bitbang_re <= 1'd0;
		spiflash_bitbang_en_storage_full <= 1'd0;
		spiflash_bitbang_en_re <= 1'd0;
		spiflash_cs_n <= 1'd1;
		spiflash_clk <= 1'd0;
		spiflash_dq_oe <= 1'd0;
		spiflash_sr <= 32'd0;
		spiflash_i1 <= 2'd0;
		spiflash_dqi <= 4'd0;
		spiflash_counter <= 8'd0;
		ddrphy_phase_sys <= 1'd0;
		ddrphy_bitslip_cnt <= 4'd0;
		ddrphy_bitslip_inc <= 1'd0;
		ddrphy_record2_wrdata <= 32'd0;
		ddrphy_record2_wrdata_mask <= 4'd0;
		ddrphy_record3_wrdata <= 32'd0;
		ddrphy_record3_wrdata_mask <= 4'd0;
		ddrphy_drive_dq_n1 <= 1'd0;
		ddrphy_wrdata_en_d <= 1'd0;
		ddrphy_rddata_sr <= 5'd0;
		basesoc_sdram_storage_full <= 4'd0;
		basesoc_sdram_re <= 1'd0;
		basesoc_sdram_phaseinjector0_command_storage_full <= 6'd0;
		basesoc_sdram_phaseinjector0_command_re <= 1'd0;
		basesoc_sdram_phaseinjector0_address_storage_full <= 13'd0;
		basesoc_sdram_phaseinjector0_address_re <= 1'd0;
		basesoc_sdram_phaseinjector0_baddress_storage_full <= 2'd0;
		basesoc_sdram_phaseinjector0_baddress_re <= 1'd0;
		basesoc_sdram_phaseinjector0_wrdata_storage_full <= 32'd0;
		basesoc_sdram_phaseinjector0_wrdata_re <= 1'd0;
		basesoc_sdram_phaseinjector0_status <= 32'd0;
		basesoc_sdram_phaseinjector1_command_storage_full <= 6'd0;
		basesoc_sdram_phaseinjector1_command_re <= 1'd0;
		basesoc_sdram_phaseinjector1_address_storage_full <= 13'd0;
		basesoc_sdram_phaseinjector1_address_re <= 1'd0;
		basesoc_sdram_phaseinjector1_baddress_storage_full <= 2'd0;
		basesoc_sdram_phaseinjector1_baddress_re <= 1'd0;
		basesoc_sdram_phaseinjector1_wrdata_storage_full <= 32'd0;
		basesoc_sdram_phaseinjector1_wrdata_re <= 1'd0;
		basesoc_sdram_phaseinjector1_status <= 32'd0;
		basesoc_sdram_dfi_p0_address <= 13'd0;
		basesoc_sdram_dfi_p0_bank <= 2'd0;
		basesoc_sdram_dfi_p0_cas_n <= 1'd1;
		basesoc_sdram_dfi_p0_cs_n <= 1'd1;
		basesoc_sdram_dfi_p0_ras_n <= 1'd1;
		basesoc_sdram_dfi_p0_we_n <= 1'd1;
		basesoc_sdram_dfi_p0_wrdata_en <= 1'd0;
		basesoc_sdram_dfi_p0_rddata_en <= 1'd0;
		basesoc_sdram_dfi_p1_address <= 13'd0;
		basesoc_sdram_dfi_p1_bank <= 2'd0;
		basesoc_sdram_dfi_p1_cas_n <= 1'd1;
		basesoc_sdram_dfi_p1_cs_n <= 1'd1;
		basesoc_sdram_dfi_p1_ras_n <= 1'd1;
		basesoc_sdram_dfi_p1_we_n <= 1'd1;
		basesoc_sdram_dfi_p1_wrdata_en <= 1'd0;
		basesoc_sdram_dfi_p1_rddata_en <= 1'd0;
		basesoc_sdram_cmd_payload_a <= 13'd0;
		basesoc_sdram_cmd_payload_ba <= 2'd0;
		basesoc_sdram_cmd_payload_cas <= 1'd0;
		basesoc_sdram_cmd_payload_ras <= 1'd0;
		basesoc_sdram_cmd_payload_we <= 1'd0;
		basesoc_sdram_timer_count <= 10'd652;
		basesoc_sdram_generator_done <= 1'd0;
		basesoc_sdram_generator_counter <= 4'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 21'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_valid_n <= 1'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_first_n <= 1'd0;
		basesoc_sdram_bankmachine0_cmd_buffer_last_n <= 1'd0;
		basesoc_sdram_bankmachine0_row <= 13'd0;
		basesoc_sdram_bankmachine0_row_opened <= 1'd0;
		basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		basesoc_sdram_bankmachine0_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 21'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_valid_n <= 1'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_first_n <= 1'd0;
		basesoc_sdram_bankmachine1_cmd_buffer_last_n <= 1'd0;
		basesoc_sdram_bankmachine1_row <= 13'd0;
		basesoc_sdram_bankmachine1_row_opened <= 1'd0;
		basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		basesoc_sdram_bankmachine1_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 21'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_valid_n <= 1'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_first_n <= 1'd0;
		basesoc_sdram_bankmachine2_cmd_buffer_last_n <= 1'd0;
		basesoc_sdram_bankmachine2_row <= 13'd0;
		basesoc_sdram_bankmachine2_row_opened <= 1'd0;
		basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		basesoc_sdram_bankmachine2_twtpcon_count <= 3'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 21'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_valid_n <= 1'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_first_n <= 1'd0;
		basesoc_sdram_bankmachine3_cmd_buffer_last_n <= 1'd0;
		basesoc_sdram_bankmachine3_row <= 13'd0;
		basesoc_sdram_bankmachine3_row_opened <= 1'd0;
		basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		basesoc_sdram_bankmachine3_twtpcon_count <= 3'd0;
		basesoc_sdram_choose_cmd_grant <= 2'd0;
		basesoc_sdram_choose_req_grant <= 2'd0;
		basesoc_sdram_tccdcon_ready <= 1'd1;
		basesoc_sdram_tccdcon_count <= 1'd0;
		basesoc_sdram_twtrcon_ready <= 1'd1;
		basesoc_sdram_twtrcon_count <= 2'd0;
		basesoc_sdram_time0 <= 5'd0;
		basesoc_sdram_time1 <= 4'd0;
		basesoc_sdram_bandwidth_nreads_status <= 24'd0;
		basesoc_sdram_bandwidth_nwrites_status <= 24'd0;
		basesoc_sdram_bandwidth_cmd_valid <= 1'd0;
		basesoc_sdram_bandwidth_cmd_ready <= 1'd0;
		basesoc_sdram_bandwidth_cmd_is_read <= 1'd0;
		basesoc_sdram_bandwidth_cmd_is_write <= 1'd0;
		basesoc_sdram_bandwidth_counter <= 24'd0;
		basesoc_sdram_bandwidth_period <= 1'd0;
		basesoc_sdram_bandwidth_nreads <= 24'd0;
		basesoc_sdram_bandwidth_nwrites <= 24'd0;
		basesoc_sdram_bandwidth_nreads_r <= 24'd0;
		basesoc_sdram_bandwidth_nwrites_r <= 24'd0;
		basesoc_adr_offset_r <= 1'd0;
		refresher_state <= 2'd0;
		bankmachine0_state <= 3'd0;
		bankmachine1_state <= 3'd0;
		bankmachine2_state <= 3'd0;
		bankmachine3_state <= 3'd0;
		multiplexer_state <= 3'd0;
		rbank <= 2'd0;
		wbank <= 2'd0;
		new_master_wdata_ready <= 1'd0;
		new_master_rdata_valid0 <= 1'd0;
		new_master_rdata_valid1 <= 1'd0;
		new_master_rdata_valid2 <= 1'd0;
		new_master_rdata_valid3 <= 1'd0;
		new_master_rdata_valid4 <= 1'd0;
		new_master_rdata_valid5 <= 1'd0;
		cache_state <= 3'd0;
		litedramwishbone2native_state <= 2'd0;
		basesoc_grant <= 1'd0;
		basesoc_slave_sel_r <= 5'd0;
		basesoc_count <= 20'd1000000;
		basesoc_csrbankarray_interface0_bank_bus_dat_r <= 8'd0;
		basesoc_csrbankarray_sel_r <= 1'd0;
		basesoc_csrbankarray_interface1_bank_bus_dat_r <= 8'd0;
		basesoc_csrbankarray_interface2_bank_bus_dat_r <= 8'd0;
		basesoc_csrbankarray_interface3_bank_bus_dat_r <= 8'd0;
		basesoc_csrbankarray_interface4_bank_bus_dat_r <= 8'd0;
		basesoc_csrbankarray_interface5_bank_bus_dat_r <= 8'd0;
		basesoc_csrbankarray_interface6_bank_bus_dat_r <= 8'd0;
	end
	regs0 <= serial_rx;
	regs1 <= regs0;
end

lm32_cpu #(
	.eba_reset(32'h00000000)
) lm32_cpu (
	.D_ACK_I(basesoc_lm32_dbus_ack),
	.D_DAT_I(basesoc_lm32_dbus_dat_r),
	.D_ERR_I(basesoc_lm32_dbus_err),
	.D_RTY_I(1'd0),
	.I_ACK_I(basesoc_lm32_ibus_ack),
	.I_DAT_I(basesoc_lm32_ibus_dat_r),
	.I_ERR_I(basesoc_lm32_ibus_err),
	.I_RTY_I(1'd0),
	.clk_i(sys_clk),
	.interrupt(basesoc_lm32_interrupt),
	.rst_i((sys_rst | basesoc_lm32_reset)),
	.D_ADR_O(basesoc_lm32_d_adr_o),
	.D_BTE_O(basesoc_lm32_dbus_bte),
	.D_CTI_O(basesoc_lm32_dbus_cti),
	.D_CYC_O(basesoc_lm32_dbus_cyc),
	.D_DAT_O(basesoc_lm32_dbus_dat_w),
	.D_SEL_O(basesoc_lm32_dbus_sel),
	.D_STB_O(basesoc_lm32_dbus_stb),
	.D_WE_O(basesoc_lm32_dbus_we),
	.I_ADR_O(basesoc_lm32_i_adr_o),
	.I_BTE_O(basesoc_lm32_ibus_bte),
	.I_CTI_O(basesoc_lm32_ibus_cti),
	.I_CYC_O(basesoc_lm32_ibus_cyc),
	.I_DAT_O(basesoc_lm32_ibus_dat_w),
	.I_SEL_O(basesoc_lm32_ibus_sel),
	.I_STB_O(basesoc_lm32_ibus_stb),
	.I_WE_O(basesoc_lm32_ibus_we)
);

reg [31:0] mem[0:8191];
reg [12:0] memadr;
always @(posedge sys_clk) begin
	memadr <= basesoc_rom_adr;
end

assign basesoc_rom_dat_r = mem[memadr];

initial begin
	$readmemh("mem.init", mem);
end

reg [31:0] mem_1[0:4095];
reg [11:0] memadr_1;
always @(posedge sys_clk) begin
	if (basesoc_sram_we[0])
		mem_1[basesoc_sram_adr][7:0] <= basesoc_sram_dat_w[7:0];
	if (basesoc_sram_we[1])
		mem_1[basesoc_sram_adr][15:8] <= basesoc_sram_dat_w[15:8];
	if (basesoc_sram_we[2])
		mem_1[basesoc_sram_adr][23:16] <= basesoc_sram_dat_w[23:16];
	if (basesoc_sram_we[3])
		mem_1[basesoc_sram_adr][31:24] <= basesoc_sram_dat_w[31:24];
	memadr_1 <= basesoc_sram_adr;
end

assign basesoc_sram_dat_r = mem_1[memadr_1];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [9:0] storage[0:15];
reg [9:0] memdat;
reg [9:0] memdat_1;
always @(posedge sys_clk) begin
	if (basesoc_uart_tx_fifo_wrport_we)
		storage[basesoc_uart_tx_fifo_wrport_adr] <= basesoc_uart_tx_fifo_wrport_dat_w;
	memdat <= storage[basesoc_uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (basesoc_uart_tx_fifo_rdport_re)
		memdat_1 <= storage[basesoc_uart_tx_fifo_rdport_adr];
end

assign basesoc_uart_tx_fifo_wrport_dat_r = memdat;
assign basesoc_uart_tx_fifo_rdport_dat_r = memdat_1;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_2;
reg [9:0] memdat_3;
always @(posedge sys_clk) begin
	if (basesoc_uart_rx_fifo_wrport_we)
		storage_1[basesoc_uart_rx_fifo_wrport_adr] <= basesoc_uart_rx_fifo_wrport_dat_w;
	memdat_2 <= storage_1[basesoc_uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (basesoc_uart_rx_fifo_rdport_re)
		memdat_3 <= storage_1[basesoc_uart_rx_fifo_rdport_adr];
end

assign basesoc_uart_rx_fifo_wrport_dat_r = memdat_2;
assign basesoc_uart_rx_fifo_rdport_dat_r = memdat_3;

reg [7:0] mem_2[0:7];
reg [2:0] memadr_2;
always @(posedge sys_clk) begin
	memadr_2 <= basesoc_csrbankarray_adr;
end

assign basesoc_csrbankarray_dat_r = mem_2[memadr_2];

initial begin
	$readmemh("mem_2.init", mem_2);
end

IBUFG IBUFG(
	.I(clk50),
	.O(crg_clk50a)
);

BUFIO2 #(
	.DIVIDE(1'd1),
	.DIVIDE_BYPASS("TRUE"),
	.I_INVERT("FALSE")
) BUFIO2 (
	.I(crg_clk50a),
	.DIVCLK(crg_clk50b)
);

PLL_ADV #(
	.BANDWIDTH("OPTIMIZED"),
	.CLKFBOUT_MULT(5'd20),
	.CLKFBOUT_PHASE(0.0),
	.CLKIN1_PERIOD(20.0),
	.CLKIN2_PERIOD(0.0),
	.CLKOUT0_DIVIDE(2'd3),
	.CLKOUT0_DUTY_CYCLE(0.5),
	.CLKOUT0_PHASE(0.0),
	.CLKOUT1_DIVIDE(4'd15),
	.CLKOUT1_DUTY_CYCLE(0.5),
	.CLKOUT1_PHASE(0.0),
	.CLKOUT2_DIVIDE(3'd6),
	.CLKOUT2_DUTY_CYCLE(0.5),
	.CLKOUT2_PHASE(270.0),
	.CLKOUT3_DIVIDE(3'd6),
	.CLKOUT3_DUTY_CYCLE(0.5),
	.CLKOUT3_PHASE(250.0),
	.CLKOUT4_DIVIDE(5'd20),
	.CLKOUT4_DUTY_CYCLE(0.5),
	.CLKOUT4_PHASE(0.0),
	.CLKOUT5_DIVIDE(4'd12),
	.CLKOUT5_DUTY_CYCLE(0.5),
	.CLKOUT5_PHASE(0.0),
	.CLK_FEEDBACK("CLKFBOUT"),
	.COMPENSATION("INTERNAL"),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER(0.01),
	.SIM_DEVICE("SPARTAN6")
) crg_pll_adv (
	.CLKFBIN(crg_pll_fb),
	.CLKIN1(crg_clk50b),
	.CLKIN2(1'd0),
	.CLKINSEL(1'd1),
	.DADDR(1'd0),
	.DCLK(1'd0),
	.DEN(1'd0),
	.DI(1'd0),
	.DWE(1'd0),
	.REL(1'd0),
	.RST(1'd0),
	.CLKFBOUT(crg_pll_fb),
	.CLKOUT0(crg_unbuf_sdram_full),
	.CLKOUT1(crg_unbuf_unused),
	.CLKOUT2(crg_unbuf_sdram_half_a),
	.CLKOUT3(crg_unbuf_sdram_half_b),
	.CLKOUT4(crg_unbuf_periph),
	.CLKOUT5(crg_unbuf_sys),
	.LOCKED(crg_pll_lckd)
);

BUFG BUFG(
	.I(crg_unbuf_sys),
	.O(sys_clk)
);

BUFPLL #(
	.DIVIDE(3'd4)
) sdram_full_bufpll (
	.GCLK(sys_clk),
	.LOCKED(crg_pll_lckd),
	.PLLIN(crg_unbuf_sdram_full),
	.IOCLK(sdram_full_wr_clk),
	.SERDESSTROBE(crg_clk4x_wr_strb)
);

BUFG sdram_half_a_bufpll(
	.I(crg_unbuf_sdram_half_a),
	.O(sdram_half_clk)
);

BUFG sdram_half_b_bufpll(
	.I(crg_unbuf_sdram_half_b),
	.O(crg_clk_sdram_half_shifted)
);

ODDR2 #(
	.DDR_ALIGNMENT("NONE"),
	.INIT(1'd0),
	.SRTYPE("SYNC")
) ODDR2 (
	.C0(crg_clk_sdram_half_shifted),
	.C1((~crg_clk_sdram_half_shifted)),
	.CE(1'd1),
	.D0(1'd1),
	.D1(1'd0),
	.R(1'd0),
	.S(1'd0),
	.Q(ddram_clock_p)
);

ODDR2 #(
	.DDR_ALIGNMENT("NONE"),
	.INIT(1'd0),
	.SRTYPE("SYNC")
) ODDR2_1 (
	.C0(crg_clk_sdram_half_shifted),
	.C1((~crg_clk_sdram_half_shifted)),
	.CE(1'd1),
	.D0(1'd0),
	.D1(1'd1),
	.R(1'd0),
	.S(1'd0),
	.Q(ddram_clock_n)
);

DCM_CLKGEN #(
	.CLKFXDV_DIVIDE(2'd2),
	.CLKFX_DIVIDE(2'd2),
	.CLKFX_MD_MAX(1.0),
	.CLKFX_MULTIPLY(2'd2),
	.CLKIN_PERIOD(20.0),
	.SPREAD_SPECTRUM("NONE"),
	.STARTUP_WAIT("FALSE")
) crg_periph_dcm_clkgen (
	.CLKIN(crg_clk50a),
	.FREEZEDCM(1'd0),
	.RST(sys_rst),
	.CLKFX(base50_clk),
	.LOCKED(crg_dcm_base50_locked)
);

DNA_PORT DNA_PORT(
	.CLK(dna_cnt[0]),
	.DIN(dna_status[56]),
	.READ((dna_cnt < 2'd2)),
	.SHIFT(1'd1),
	.DOUT(dna_do)
);

assign spiflash4x_dq = spiflash_oe ? spiflash_o : 4'bz;
assign spiflash_i0 = spiflash4x_dq;

ODDR2 #(
	.DDR_ALIGNMENT("C1"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_2 (
	.C0(sdram_half_clk),
	.C1(ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(1'd0),
	.D1(1'd1),
	.R(1'd0),
	.S(1'd0),
	.Q(ddrphy_dqs_o[0])
);

ODDR2 #(
	.DDR_ALIGNMENT("C1"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_3 (
	.C0(sdram_half_clk),
	.C1(ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(ddrphy_dqs_t_d0),
	.D1(ddrphy_dqs_t_d1),
	.R(1'd0),
	.S(1'd0),
	.Q(ddrphy_dqs_t[0])
);

OBUFT OBUFT(
	.I(ddrphy_dqs_o[0]),
	.T(ddrphy_dqs_t[0]),
	.O(ddram_dqs[0])
);

ODDR2 #(
	.DDR_ALIGNMENT("C1"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_4 (
	.C0(sdram_half_clk),
	.C1(ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(1'd0),
	.D1(1'd1),
	.R(1'd0),
	.S(1'd0),
	.Q(ddrphy_dqs_o[1])
);

ODDR2 #(
	.DDR_ALIGNMENT("C1"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_5 (
	.C0(sdram_half_clk),
	.C1(ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(ddrphy_dqs_t_d0),
	.D1(ddrphy_dqs_t_d1),
	.R(1'd0),
	.S(1'd0),
	.Q(ddrphy_dqs_t[1])
);

OBUFT OBUFT_1(
	.I(ddrphy_dqs_o[1]),
	.T(ddrphy_dqs_t[1]),
	.O(ddram_dqs[1])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy0[0]),
	.D2(slice_proxy1[0]),
	.D3(slice_proxy2[0]),
	.D4(slice_proxy3[0]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[0]),
	.TQ(ddrphy_dq_t[0])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[0]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[16]),
	.Q2(ddrphy_record0_rddata[0]),
	.Q3(ddrphy_record1_rddata[16]),
	.Q4(ddrphy_record1_rddata[0])
);

IOBUF IOBUF(
	.I(ddrphy_dq_o[0]),
	.T(ddrphy_dq_t[0]),
	.IO(ddram_dq[0]),
	.O(ddrphy_dq_i[0])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_1 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy4[1]),
	.D2(slice_proxy5[1]),
	.D3(slice_proxy6[1]),
	.D4(slice_proxy7[1]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[1]),
	.TQ(ddrphy_dq_t[1])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_1 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[1]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[17]),
	.Q2(ddrphy_record0_rddata[1]),
	.Q3(ddrphy_record1_rddata[17]),
	.Q4(ddrphy_record1_rddata[1])
);

IOBUF IOBUF_1(
	.I(ddrphy_dq_o[1]),
	.T(ddrphy_dq_t[1]),
	.IO(ddram_dq[1]),
	.O(ddrphy_dq_i[1])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_2 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy8[2]),
	.D2(slice_proxy9[2]),
	.D3(slice_proxy10[2]),
	.D4(slice_proxy11[2]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[2]),
	.TQ(ddrphy_dq_t[2])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_2 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[2]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[18]),
	.Q2(ddrphy_record0_rddata[2]),
	.Q3(ddrphy_record1_rddata[18]),
	.Q4(ddrphy_record1_rddata[2])
);

IOBUF IOBUF_2(
	.I(ddrphy_dq_o[2]),
	.T(ddrphy_dq_t[2]),
	.IO(ddram_dq[2]),
	.O(ddrphy_dq_i[2])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_3 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy12[3]),
	.D2(slice_proxy13[3]),
	.D3(slice_proxy14[3]),
	.D4(slice_proxy15[3]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[3]),
	.TQ(ddrphy_dq_t[3])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_3 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[3]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[19]),
	.Q2(ddrphy_record0_rddata[3]),
	.Q3(ddrphy_record1_rddata[19]),
	.Q4(ddrphy_record1_rddata[3])
);

IOBUF IOBUF_3(
	.I(ddrphy_dq_o[3]),
	.T(ddrphy_dq_t[3]),
	.IO(ddram_dq[3]),
	.O(ddrphy_dq_i[3])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_4 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy16[4]),
	.D2(slice_proxy17[4]),
	.D3(slice_proxy18[4]),
	.D4(slice_proxy19[4]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[4]),
	.TQ(ddrphy_dq_t[4])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_4 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[4]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[20]),
	.Q2(ddrphy_record0_rddata[4]),
	.Q3(ddrphy_record1_rddata[20]),
	.Q4(ddrphy_record1_rddata[4])
);

IOBUF IOBUF_4(
	.I(ddrphy_dq_o[4]),
	.T(ddrphy_dq_t[4]),
	.IO(ddram_dq[4]),
	.O(ddrphy_dq_i[4])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_5 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy20[5]),
	.D2(slice_proxy21[5]),
	.D3(slice_proxy22[5]),
	.D4(slice_proxy23[5]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[5]),
	.TQ(ddrphy_dq_t[5])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_5 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[5]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[21]),
	.Q2(ddrphy_record0_rddata[5]),
	.Q3(ddrphy_record1_rddata[21]),
	.Q4(ddrphy_record1_rddata[5])
);

IOBUF IOBUF_5(
	.I(ddrphy_dq_o[5]),
	.T(ddrphy_dq_t[5]),
	.IO(ddram_dq[5]),
	.O(ddrphy_dq_i[5])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_6 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy24[6]),
	.D2(slice_proxy25[6]),
	.D3(slice_proxy26[6]),
	.D4(slice_proxy27[6]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[6]),
	.TQ(ddrphy_dq_t[6])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_6 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[6]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[22]),
	.Q2(ddrphy_record0_rddata[6]),
	.Q3(ddrphy_record1_rddata[22]),
	.Q4(ddrphy_record1_rddata[6])
);

IOBUF IOBUF_6(
	.I(ddrphy_dq_o[6]),
	.T(ddrphy_dq_t[6]),
	.IO(ddram_dq[6]),
	.O(ddrphy_dq_i[6])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_7 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy28[7]),
	.D2(slice_proxy29[7]),
	.D3(slice_proxy30[7]),
	.D4(slice_proxy31[7]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[7]),
	.TQ(ddrphy_dq_t[7])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_7 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[7]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[23]),
	.Q2(ddrphy_record0_rddata[7]),
	.Q3(ddrphy_record1_rddata[23]),
	.Q4(ddrphy_record1_rddata[7])
);

IOBUF IOBUF_7(
	.I(ddrphy_dq_o[7]),
	.T(ddrphy_dq_t[7]),
	.IO(ddram_dq[7]),
	.O(ddrphy_dq_i[7])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_8 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy32[8]),
	.D2(slice_proxy33[8]),
	.D3(slice_proxy34[8]),
	.D4(slice_proxy35[8]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[8]),
	.TQ(ddrphy_dq_t[8])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_8 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[8]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[24]),
	.Q2(ddrphy_record0_rddata[8]),
	.Q3(ddrphy_record1_rddata[24]),
	.Q4(ddrphy_record1_rddata[8])
);

IOBUF IOBUF_8(
	.I(ddrphy_dq_o[8]),
	.T(ddrphy_dq_t[8]),
	.IO(ddram_dq[8]),
	.O(ddrphy_dq_i[8])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_9 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy36[9]),
	.D2(slice_proxy37[9]),
	.D3(slice_proxy38[9]),
	.D4(slice_proxy39[9]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[9]),
	.TQ(ddrphy_dq_t[9])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_9 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[9]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[25]),
	.Q2(ddrphy_record0_rddata[9]),
	.Q3(ddrphy_record1_rddata[25]),
	.Q4(ddrphy_record1_rddata[9])
);

IOBUF IOBUF_9(
	.I(ddrphy_dq_o[9]),
	.T(ddrphy_dq_t[9]),
	.IO(ddram_dq[9]),
	.O(ddrphy_dq_i[9])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_10 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy40[10]),
	.D2(slice_proxy41[10]),
	.D3(slice_proxy42[10]),
	.D4(slice_proxy43[10]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[10]),
	.TQ(ddrphy_dq_t[10])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_10 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[10]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[26]),
	.Q2(ddrphy_record0_rddata[10]),
	.Q3(ddrphy_record1_rddata[26]),
	.Q4(ddrphy_record1_rddata[10])
);

IOBUF IOBUF_10(
	.I(ddrphy_dq_o[10]),
	.T(ddrphy_dq_t[10]),
	.IO(ddram_dq[10]),
	.O(ddrphy_dq_i[10])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_11 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy44[11]),
	.D2(slice_proxy45[11]),
	.D3(slice_proxy46[11]),
	.D4(slice_proxy47[11]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[11]),
	.TQ(ddrphy_dq_t[11])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_11 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[11]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[27]),
	.Q2(ddrphy_record0_rddata[11]),
	.Q3(ddrphy_record1_rddata[27]),
	.Q4(ddrphy_record1_rddata[11])
);

IOBUF IOBUF_11(
	.I(ddrphy_dq_o[11]),
	.T(ddrphy_dq_t[11]),
	.IO(ddram_dq[11]),
	.O(ddrphy_dq_i[11])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_12 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy48[12]),
	.D2(slice_proxy49[12]),
	.D3(slice_proxy50[12]),
	.D4(slice_proxy51[12]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[12]),
	.TQ(ddrphy_dq_t[12])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_12 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[12]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[28]),
	.Q2(ddrphy_record0_rddata[12]),
	.Q3(ddrphy_record1_rddata[28]),
	.Q4(ddrphy_record1_rddata[12])
);

IOBUF IOBUF_12(
	.I(ddrphy_dq_o[12]),
	.T(ddrphy_dq_t[12]),
	.IO(ddram_dq[12]),
	.O(ddrphy_dq_i[12])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_13 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy52[13]),
	.D2(slice_proxy53[13]),
	.D3(slice_proxy54[13]),
	.D4(slice_proxy55[13]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[13]),
	.TQ(ddrphy_dq_t[13])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_13 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[13]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[29]),
	.Q2(ddrphy_record0_rddata[13]),
	.Q3(ddrphy_record1_rddata[29]),
	.Q4(ddrphy_record1_rddata[13])
);

IOBUF IOBUF_13(
	.I(ddrphy_dq_o[13]),
	.T(ddrphy_dq_t[13]),
	.IO(ddram_dq[13]),
	.O(ddrphy_dq_i[13])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_14 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy56[14]),
	.D2(slice_proxy57[14]),
	.D3(slice_proxy58[14]),
	.D4(slice_proxy59[14]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[14]),
	.TQ(ddrphy_dq_t[14])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_14 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[14]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[30]),
	.Q2(ddrphy_record0_rddata[14]),
	.Q3(ddrphy_record1_rddata[30]),
	.Q4(ddrphy_record1_rddata[14])
);

IOBUF IOBUF_14(
	.I(ddrphy_dq_o[14]),
	.T(ddrphy_dq_t[14]),
	.IO(ddram_dq[14]),
	.O(ddrphy_dq_i[14])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_15 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy60[15]),
	.D2(slice_proxy61[15]),
	.D3(slice_proxy62[15]),
	.D4(slice_proxy63[15]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(ddrphy_drive_dq_n1),
	.T2(ddrphy_drive_dq_n1),
	.T3(ddrphy_drive_dq_n1),
	.T4(ddrphy_drive_dq_n0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(ddrphy_dq_o[15]),
	.TQ(ddrphy_dq_t[15])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_15 (
	.BITSLIP(ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(ddrphy_dq_i[15]),
	.IOCE(ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(ddrphy_record0_rddata[31]),
	.Q2(ddrphy_record0_rddata[15]),
	.Q3(ddrphy_record1_rddata[31]),
	.Q4(ddrphy_record1_rddata[15])
);

IOBUF IOBUF_15(
	.I(ddrphy_dq_o[15]),
	.T(ddrphy_dq_t[15]),
	.IO(ddram_dq[15]),
	.O(ddrphy_dq_i[15])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_16 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy64[0]),
	.D2(slice_proxy65[0]),
	.D3(slice_proxy66[0]),
	.D4(slice_proxy67[0]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.TCE(1'd0),
	.TRAIN(1'd0),
	.OQ(ddram_dm[0])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_17 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(slice_proxy68[1]),
	.D2(slice_proxy69[1]),
	.D3(slice_proxy70[1]),
	.D4(slice_proxy71[1]),
	.IOCE(ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.TCE(1'd0),
	.TRAIN(1'd0),
	.OQ(ddram_dm[1])
);

reg [23:0] storage_2[0:7];
reg [23:0] memdat_4;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage_2[basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat_4 <= storage_2[basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_4;
assign basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[basesoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_3[0:7];
reg [23:0] memdat_5;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_3[basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_5 <= storage_3[basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_5;
assign basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[basesoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_4[0:7];
reg [23:0] memdat_6;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_4[basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_6 <= storage_4[basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
assign basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[basesoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_5[0:7];
reg [23:0] memdat_7;
always @(posedge sys_clk) begin
	if (basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_5[basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_7 <= storage_5[basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
assign basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[basesoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [63:0] data_mem[0:1023];
reg [9:0] memadr_3;
always @(posedge sys_clk) begin
	if (basesoc_data_port_we[0])
		data_mem[basesoc_data_port_adr][7:0] <= basesoc_data_port_dat_w[7:0];
	if (basesoc_data_port_we[1])
		data_mem[basesoc_data_port_adr][15:8] <= basesoc_data_port_dat_w[15:8];
	if (basesoc_data_port_we[2])
		data_mem[basesoc_data_port_adr][23:16] <= basesoc_data_port_dat_w[23:16];
	if (basesoc_data_port_we[3])
		data_mem[basesoc_data_port_adr][31:24] <= basesoc_data_port_dat_w[31:24];
	if (basesoc_data_port_we[4])
		data_mem[basesoc_data_port_adr][39:32] <= basesoc_data_port_dat_w[39:32];
	if (basesoc_data_port_we[5])
		data_mem[basesoc_data_port_adr][47:40] <= basesoc_data_port_dat_w[47:40];
	if (basesoc_data_port_we[6])
		data_mem[basesoc_data_port_adr][55:48] <= basesoc_data_port_dat_w[55:48];
	if (basesoc_data_port_we[7])
		data_mem[basesoc_data_port_adr][63:56] <= basesoc_data_port_dat_w[63:56];
	memadr_3 <= basesoc_data_port_adr;
end

assign basesoc_data_port_dat_r = data_mem[memadr_3];

reg [21:0] tag_mem[0:1023];
reg [9:0] memadr_4;
always @(posedge sys_clk) begin
	if (basesoc_tag_port_we)
		tag_mem[basesoc_tag_port_adr] <= basesoc_tag_port_dat_w;
	memadr_4 <= basesoc_tag_port_adr;
end

assign basesoc_tag_port_dat_r = tag_mem[memadr_4];

FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(por_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl0),
	.Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(por_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl0),
	.Q(por_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl1),
	.Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(sys_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl1),
	.Q(sys_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(base50_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl2),
	.Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(base50_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl2),
	.Q(base50_rst)
);

endmodule
