
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "edge_detect:core" "orig"
load port {clk} input -attr xrf 42282 -attr oid 1 -attr vt d -attr @path {/edge_detect/edge_detect:core/clk}
load port {en} input -attr xrf 42283 -attr oid 2 -attr vt d -attr @path {/edge_detect/edge_detect:core/en}
load port {arst_n} input -attr xrf 42284 -attr oid 3 -attr vt d -attr @path {/edge_detect/edge_detect:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 42285 -attr oid 4 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 42286 -attr oid 5 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load symbol "or(2,10)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,6)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(5:0)} input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(5:0)} input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux1h(3,16)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(15:0)} input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(16,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(15:0)} input 16 {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(15:0)} input 16 {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(2,2)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(1:0)} input 2 {D(1)} {D(0)} \
     portBus {DRa(1:0)} input 2 {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "mux(2,16)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,16)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(15,-1,10,0,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,15)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(14:0)} input 15 {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(14:0)} input 15 {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,15)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(15,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(14:0)} input 15 {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(14:0)} input 15 {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,1,16,-1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,1)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux1h(3,15)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(14:0)} input 15 {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,1,17,-1,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(16:0)} input 17 {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(16:0)} output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,10,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,90)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(89:0)} input 90 {A0(89)} {A0(88)} {A0(87)} {A0(86)} {A0(85)} {A0(84)} {A0(83)} {A0(82)} {A0(81)} {A0(80)} {A0(79)} {A0(78)} {A0(77)} {A0(76)} {A0(75)} {A0(74)} {A0(73)} {A0(72)} {A0(71)} {A0(70)} {A0(69)} {A0(68)} {A0(67)} {A0(66)} {A0(65)} {A0(64)} {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(89:0)} input 90 {A1(89)} {A1(88)} {A1(87)} {A1(86)} {A1(85)} {A1(84)} {A1(83)} {A1(82)} {A1(81)} {A1(80)} {A1(79)} {A1(78)} {A1(77)} {A1(76)} {A1(75)} {A1(74)} {A1(73)} {A1(72)} {A1(71)} {A1(70)} {A1(69)} {A1(68)} {A1(67)} {A1(66)} {A1(65)} {A1(64)} {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(90,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(89:0)} input 90 {D(89)} {D(88)} {D(87)} {D(86)} {D(85)} {D(84)} {D(83)} {D(82)} {D(81)} {D(80)} {D(79)} {D(78)} {D(77)} {D(76)} {D(75)} {D(74)} {D(73)} {D(72)} {D(71)} {D(70)} {D(69)} {D(68)} {D(67)} {D(66)} {D(65)} {D(64)} {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(89:0)} input 90 {DRa(89)} {DRa(88)} {DRa(87)} {DRa(86)} {DRa(85)} {DRa(84)} {DRa(83)} {DRa(82)} {DRa(81)} {DRa(80)} {DRa(79)} {DRa(78)} {DRa(77)} {DRa(76)} {DRa(75)} {DRa(74)} {DRa(73)} {DRa(72)} {DRa(71)} {DRa(70)} {DRa(69)} {DRa(68)} {DRa(67)} {DRa(66)} {DRa(65)} {DRa(64)} {DRa(63)} {DRa(62)} {DRa(61)} {DRa(60)} {DRa(59)} {DRa(58)} {DRa(57)} {DRa(56)} {DRa(55)} {DRa(54)} {DRa(53)} {DRa(52)} {DRa(51)} {DRa(50)} {DRa(49)} {DRa(48)} {DRa(47)} {DRa(46)} {DRa(45)} {DRa(44)} {DRa(43)} {DRa(42)} {DRa(41)} {DRa(40)} {DRa(39)} {DRa(38)} {DRa(37)} {DRa(36)} {DRa(35)} {DRa(34)} {DRa(33)} {DRa(32)} {DRa(31)} {DRa(30)} {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "not(15)" "INTERFACE" INV boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(15,0,1,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,15)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(14:0)} input 15 {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(14:0)} input 15 {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(16,-1,16,-1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,6,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,-1,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,1,3,1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,1,5,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,7,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,8,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(6)" "INTERFACE" INV boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,-1,1,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,10,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(2,1,2,1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,-1,1,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "mux(4,16)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(15:0)} input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(15:0)} input 16 {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,16)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,15)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load net {ACC4:acc#3.tmp(0)} -attr vt d
load net {ACC4:acc#3.tmp(1)} -attr vt d
load net {ACC4:acc#3.tmp(2)} -attr vt d
load net {ACC4:acc#3.tmp(3)} -attr vt d
load net {ACC4:acc#3.tmp(4)} -attr vt d
load net {ACC4:acc#3.tmp(5)} -attr vt d
load net {ACC4:acc#3.tmp(6)} -attr vt d
load net {ACC4:acc#3.tmp(7)} -attr vt d
load net {ACC4:acc#3.tmp(8)} -attr vt d
load net {ACC4:acc#3.tmp(9)} -attr vt d
load net {ACC4:acc#3.tmp(10)} -attr vt d
load net {ACC4:acc#3.tmp(11)} -attr vt d
load net {ACC4:acc#3.tmp(12)} -attr vt d
load net {ACC4:acc#3.tmp(13)} -attr vt d
load net {ACC4:acc#3.tmp(14)} -attr vt d
load net {ACC4:acc#3.tmp(15)} -attr vt d
load netBundle {ACC4:acc#3.tmp} 16 {ACC4:acc#3.tmp(0)} {ACC4:acc#3.tmp(1)} {ACC4:acc#3.tmp(2)} {ACC4:acc#3.tmp(3)} {ACC4:acc#3.tmp(4)} {ACC4:acc#3.tmp(5)} {ACC4:acc#3.tmp(6)} {ACC4:acc#3.tmp(7)} {ACC4:acc#3.tmp(8)} {ACC4:acc#3.tmp(9)} {ACC4:acc#3.tmp(10)} {ACC4:acc#3.tmp(11)} {ACC4:acc#3.tmp(12)} {ACC4:acc#3.tmp(13)} {ACC4:acc#3.tmp(14)} {ACC4:acc#3.tmp(15)} -attr xrf 42287 -attr oid 6 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#2.tmp(0)} -attr vt d
load net {ACC4:acc#2.tmp(1)} -attr vt d
load net {ACC4:acc#2.tmp(2)} -attr vt d
load net {ACC4:acc#2.tmp(3)} -attr vt d
load net {ACC4:acc#2.tmp(4)} -attr vt d
load net {ACC4:acc#2.tmp(5)} -attr vt d
load net {ACC4:acc#2.tmp(6)} -attr vt d
load net {ACC4:acc#2.tmp(7)} -attr vt d
load net {ACC4:acc#2.tmp(8)} -attr vt d
load net {ACC4:acc#2.tmp(9)} -attr vt d
load net {ACC4:acc#2.tmp(10)} -attr vt d
load net {ACC4:acc#2.tmp(11)} -attr vt d
load net {ACC4:acc#2.tmp(12)} -attr vt d
load net {ACC4:acc#2.tmp(13)} -attr vt d
load net {ACC4:acc#2.tmp(14)} -attr vt d
load net {ACC4:acc#2.tmp(15)} -attr vt d
load netBundle {ACC4:acc#2.tmp} 16 {ACC4:acc#2.tmp(0)} {ACC4:acc#2.tmp(1)} {ACC4:acc#2.tmp(2)} {ACC4:acc#2.tmp(3)} {ACC4:acc#2.tmp(4)} {ACC4:acc#2.tmp(5)} {ACC4:acc#2.tmp(6)} {ACC4:acc#2.tmp(7)} {ACC4:acc#2.tmp(8)} {ACC4:acc#2.tmp(9)} {ACC4:acc#2.tmp(10)} {ACC4:acc#2.tmp(11)} {ACC4:acc#2.tmp(12)} {ACC4:acc#2.tmp(13)} {ACC4:acc#2.tmp(14)} {ACC4:acc#2.tmp(15)} -attr xrf 42288 -attr oid 7 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#1.tmp(0)} -attr vt d
load net {ACC4:acc#1.tmp(1)} -attr vt d
load net {ACC4:acc#1.tmp(2)} -attr vt d
load net {ACC4:acc#1.tmp(3)} -attr vt d
load net {ACC4:acc#1.tmp(4)} -attr vt d
load net {ACC4:acc#1.tmp(5)} -attr vt d
load net {ACC4:acc#1.tmp(6)} -attr vt d
load net {ACC4:acc#1.tmp(7)} -attr vt d
load net {ACC4:acc#1.tmp(8)} -attr vt d
load net {ACC4:acc#1.tmp(9)} -attr vt d
load net {ACC4:acc#1.tmp(10)} -attr vt d
load net {ACC4:acc#1.tmp(11)} -attr vt d
load net {ACC4:acc#1.tmp(12)} -attr vt d
load net {ACC4:acc#1.tmp(13)} -attr vt d
load net {ACC4:acc#1.tmp(14)} -attr vt d
load net {ACC4:acc#1.tmp(15)} -attr vt d
load netBundle {ACC4:acc#1.tmp} 16 {ACC4:acc#1.tmp(0)} {ACC4:acc#1.tmp(1)} {ACC4:acc#1.tmp(2)} {ACC4:acc#1.tmp(3)} {ACC4:acc#1.tmp(4)} {ACC4:acc#1.tmp(5)} {ACC4:acc#1.tmp(6)} {ACC4:acc#1.tmp(7)} {ACC4:acc#1.tmp(8)} {ACC4:acc#1.tmp(9)} {ACC4:acc#1.tmp(10)} {ACC4:acc#1.tmp(11)} {ACC4:acc#1.tmp(12)} {ACC4:acc#1.tmp(13)} {ACC4:acc#1.tmp(14)} {ACC4:acc#1.tmp(15)} -attr xrf 42289 -attr oid 8 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC2:acc#3.tmp(0)} -attr vt d
load net {ACC2:acc#3.tmp(1)} -attr vt d
load net {ACC2:acc#3.tmp(2)} -attr vt d
load net {ACC2:acc#3.tmp(3)} -attr vt d
load net {ACC2:acc#3.tmp(4)} -attr vt d
load net {ACC2:acc#3.tmp(5)} -attr vt d
load net {ACC2:acc#3.tmp(6)} -attr vt d
load net {ACC2:acc#3.tmp(7)} -attr vt d
load net {ACC2:acc#3.tmp(8)} -attr vt d
load net {ACC2:acc#3.tmp(9)} -attr vt d
load net {ACC2:acc#3.tmp(10)} -attr vt d
load net {ACC2:acc#3.tmp(11)} -attr vt d
load net {ACC2:acc#3.tmp(12)} -attr vt d
load net {ACC2:acc#3.tmp(13)} -attr vt d
load net {ACC2:acc#3.tmp(14)} -attr vt d
load net {ACC2:acc#3.tmp(15)} -attr vt d
load netBundle {ACC2:acc#3.tmp} 16 {ACC2:acc#3.tmp(0)} {ACC2:acc#3.tmp(1)} {ACC2:acc#3.tmp(2)} {ACC2:acc#3.tmp(3)} {ACC2:acc#3.tmp(4)} {ACC2:acc#3.tmp(5)} {ACC2:acc#3.tmp(6)} {ACC2:acc#3.tmp(7)} {ACC2:acc#3.tmp(8)} {ACC2:acc#3.tmp(9)} {ACC2:acc#3.tmp(10)} {ACC2:acc#3.tmp(11)} {ACC2:acc#3.tmp(12)} {ACC2:acc#3.tmp(13)} {ACC2:acc#3.tmp(14)} {ACC2:acc#3.tmp(15)} -attr xrf 42290 -attr oid 9 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#2.tmp(0)} -attr vt d
load net {ACC2:acc#2.tmp(1)} -attr vt d
load net {ACC2:acc#2.tmp(2)} -attr vt d
load net {ACC2:acc#2.tmp(3)} -attr vt d
load net {ACC2:acc#2.tmp(4)} -attr vt d
load net {ACC2:acc#2.tmp(5)} -attr vt d
load net {ACC2:acc#2.tmp(6)} -attr vt d
load net {ACC2:acc#2.tmp(7)} -attr vt d
load net {ACC2:acc#2.tmp(8)} -attr vt d
load net {ACC2:acc#2.tmp(9)} -attr vt d
load net {ACC2:acc#2.tmp(10)} -attr vt d
load net {ACC2:acc#2.tmp(11)} -attr vt d
load net {ACC2:acc#2.tmp(12)} -attr vt d
load net {ACC2:acc#2.tmp(13)} -attr vt d
load net {ACC2:acc#2.tmp(14)} -attr vt d
load net {ACC2:acc#2.tmp(15)} -attr vt d
load netBundle {ACC2:acc#2.tmp} 16 {ACC2:acc#2.tmp(0)} {ACC2:acc#2.tmp(1)} {ACC2:acc#2.tmp(2)} {ACC2:acc#2.tmp(3)} {ACC2:acc#2.tmp(4)} {ACC2:acc#2.tmp(5)} {ACC2:acc#2.tmp(6)} {ACC2:acc#2.tmp(7)} {ACC2:acc#2.tmp(8)} {ACC2:acc#2.tmp(9)} {ACC2:acc#2.tmp(10)} {ACC2:acc#2.tmp(11)} {ACC2:acc#2.tmp(12)} {ACC2:acc#2.tmp(13)} {ACC2:acc#2.tmp(14)} {ACC2:acc#2.tmp(15)} -attr xrf 42291 -attr oid 10 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#1.tmp(0)} -attr vt d
load net {ACC2:acc#1.tmp(1)} -attr vt d
load net {ACC2:acc#1.tmp(2)} -attr vt d
load net {ACC2:acc#1.tmp(3)} -attr vt d
load net {ACC2:acc#1.tmp(4)} -attr vt d
load net {ACC2:acc#1.tmp(5)} -attr vt d
load net {ACC2:acc#1.tmp(6)} -attr vt d
load net {ACC2:acc#1.tmp(7)} -attr vt d
load net {ACC2:acc#1.tmp(8)} -attr vt d
load net {ACC2:acc#1.tmp(9)} -attr vt d
load net {ACC2:acc#1.tmp(10)} -attr vt d
load net {ACC2:acc#1.tmp(11)} -attr vt d
load net {ACC2:acc#1.tmp(12)} -attr vt d
load net {ACC2:acc#1.tmp(13)} -attr vt d
load net {ACC2:acc#1.tmp(14)} -attr vt d
load net {ACC2:acc#1.tmp(15)} -attr vt d
load netBundle {ACC2:acc#1.tmp} 16 {ACC2:acc#1.tmp(0)} {ACC2:acc#1.tmp(1)} {ACC2:acc#1.tmp(2)} {ACC2:acc#1.tmp(3)} {ACC2:acc#1.tmp(4)} {ACC2:acc#1.tmp(5)} {ACC2:acc#1.tmp(6)} {ACC2:acc#1.tmp(7)} {ACC2:acc#1.tmp(8)} {ACC2:acc#1.tmp(9)} {ACC2:acc#1.tmp(10)} {ACC2:acc#1.tmp(11)} {ACC2:acc#1.tmp(12)} {ACC2:acc#1.tmp(13)} {ACC2:acc#1.tmp(14)} {ACC2:acc#1.tmp(15)} -attr xrf 42292 -attr oid 11 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {red#1.lpi#1(0)} -attr vt d
load net {red#1.lpi#1(1)} -attr vt d
load net {red#1.lpi#1(2)} -attr vt d
load net {red#1.lpi#1(3)} -attr vt d
load net {red#1.lpi#1(4)} -attr vt d
load net {red#1.lpi#1(5)} -attr vt d
load net {red#1.lpi#1(6)} -attr vt d
load net {red#1.lpi#1(7)} -attr vt d
load net {red#1.lpi#1(8)} -attr vt d
load net {red#1.lpi#1(9)} -attr vt d
load net {red#1.lpi#1(10)} -attr vt d
load net {red#1.lpi#1(11)} -attr vt d
load net {red#1.lpi#1(12)} -attr vt d
load net {red#1.lpi#1(13)} -attr vt d
load net {red#1.lpi#1(14)} -attr vt d
load net {red#1.lpi#1(15)} -attr vt d
load netBundle {red#1.lpi#1} 16 {red#1.lpi#1(0)} {red#1.lpi#1(1)} {red#1.lpi#1(2)} {red#1.lpi#1(3)} {red#1.lpi#1(4)} {red#1.lpi#1(5)} {red#1.lpi#1(6)} {red#1.lpi#1(7)} {red#1.lpi#1(8)} {red#1.lpi#1(9)} {red#1.lpi#1(10)} {red#1.lpi#1(11)} {red#1.lpi#1(12)} {red#1.lpi#1(13)} {red#1.lpi#1(14)} {red#1.lpi#1(15)} -attr xrf 42293 -attr oid 12 -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {green#1.lpi#1(0)} -attr vt d
load net {green#1.lpi#1(1)} -attr vt d
load net {green#1.lpi#1(2)} -attr vt d
load net {green#1.lpi#1(3)} -attr vt d
load net {green#1.lpi#1(4)} -attr vt d
load net {green#1.lpi#1(5)} -attr vt d
load net {green#1.lpi#1(6)} -attr vt d
load net {green#1.lpi#1(7)} -attr vt d
load net {green#1.lpi#1(8)} -attr vt d
load net {green#1.lpi#1(9)} -attr vt d
load net {green#1.lpi#1(10)} -attr vt d
load net {green#1.lpi#1(11)} -attr vt d
load net {green#1.lpi#1(12)} -attr vt d
load net {green#1.lpi#1(13)} -attr vt d
load net {green#1.lpi#1(14)} -attr vt d
load net {green#1.lpi#1(15)} -attr vt d
load netBundle {green#1.lpi#1} 16 {green#1.lpi#1(0)} {green#1.lpi#1(1)} {green#1.lpi#1(2)} {green#1.lpi#1(3)} {green#1.lpi#1(4)} {green#1.lpi#1(5)} {green#1.lpi#1(6)} {green#1.lpi#1(7)} {green#1.lpi#1(8)} {green#1.lpi#1(9)} {green#1.lpi#1(10)} {green#1.lpi#1(11)} {green#1.lpi#1(12)} {green#1.lpi#1(13)} {green#1.lpi#1(14)} {green#1.lpi#1(15)} -attr xrf 42294 -attr oid 13 -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {blue#1.lpi#1(0)} -attr vt d
load net {blue#1.lpi#1(1)} -attr vt d
load net {blue#1.lpi#1(2)} -attr vt d
load net {blue#1.lpi#1(3)} -attr vt d
load net {blue#1.lpi#1(4)} -attr vt d
load net {blue#1.lpi#1(5)} -attr vt d
load net {blue#1.lpi#1(6)} -attr vt d
load net {blue#1.lpi#1(7)} -attr vt d
load net {blue#1.lpi#1(8)} -attr vt d
load net {blue#1.lpi#1(9)} -attr vt d
load net {blue#1.lpi#1(10)} -attr vt d
load net {blue#1.lpi#1(11)} -attr vt d
load net {blue#1.lpi#1(12)} -attr vt d
load net {blue#1.lpi#1(13)} -attr vt d
load net {blue#1.lpi#1(14)} -attr vt d
load net {blue#1.lpi#1(15)} -attr vt d
load netBundle {blue#1.lpi#1} 16 {blue#1.lpi#1(0)} {blue#1.lpi#1(1)} {blue#1.lpi#1(2)} {blue#1.lpi#1(3)} {blue#1.lpi#1(4)} {blue#1.lpi#1(5)} {blue#1.lpi#1(6)} {blue#1.lpi#1(7)} {blue#1.lpi#1(8)} {blue#1.lpi#1(9)} {blue#1.lpi#1(10)} {blue#1.lpi#1(11)} {blue#1.lpi#1(12)} {blue#1.lpi#1(13)} {blue#1.lpi#1(14)} {blue#1.lpi#1(15)} -attr xrf 42295 -attr oid 14 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {bx(1).sg1.lpi#1(0)} -attr vt d
load net {bx(1).sg1.lpi#1(1)} -attr vt d
load net {bx(1).sg1.lpi#1(2)} -attr vt d
load net {bx(1).sg1.lpi#1(3)} -attr vt d
load net {bx(1).sg1.lpi#1(4)} -attr vt d
load net {bx(1).sg1.lpi#1(5)} -attr vt d
load net {bx(1).sg1.lpi#1(6)} -attr vt d
load net {bx(1).sg1.lpi#1(7)} -attr vt d
load net {bx(1).sg1.lpi#1(8)} -attr vt d
load net {bx(1).sg1.lpi#1(9)} -attr vt d
load net {bx(1).sg1.lpi#1(10)} -attr vt d
load net {bx(1).sg1.lpi#1(11)} -attr vt d
load net {bx(1).sg1.lpi#1(12)} -attr vt d
load net {bx(1).sg1.lpi#1(13)} -attr vt d
load net {bx(1).sg1.lpi#1(14)} -attr vt d
load netBundle {bx(1).sg1.lpi#1} 15 {bx(1).sg1.lpi#1(0)} {bx(1).sg1.lpi#1(1)} {bx(1).sg1.lpi#1(2)} {bx(1).sg1.lpi#1(3)} {bx(1).sg1.lpi#1(4)} {bx(1).sg1.lpi#1(5)} {bx(1).sg1.lpi#1(6)} {bx(1).sg1.lpi#1(7)} {bx(1).sg1.lpi#1(8)} {bx(1).sg1.lpi#1(9)} {bx(1).sg1.lpi#1(10)} {bx(1).sg1.lpi#1(11)} {bx(1).sg1.lpi#1(12)} {bx(1).sg1.lpi#1(13)} {bx(1).sg1.lpi#1(14)} -attr xrf 42296 -attr oid 15 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(0).lpi#1(0)} -attr vt d
load net {bx(0).lpi#1(1)} -attr vt d
load net {bx(0).lpi#1(2)} -attr vt d
load net {bx(0).lpi#1(3)} -attr vt d
load net {bx(0).lpi#1(4)} -attr vt d
load net {bx(0).lpi#1(5)} -attr vt d
load net {bx(0).lpi#1(6)} -attr vt d
load net {bx(0).lpi#1(7)} -attr vt d
load net {bx(0).lpi#1(8)} -attr vt d
load net {bx(0).lpi#1(9)} -attr vt d
load net {bx(0).lpi#1(10)} -attr vt d
load net {bx(0).lpi#1(11)} -attr vt d
load net {bx(0).lpi#1(12)} -attr vt d
load net {bx(0).lpi#1(13)} -attr vt d
load net {bx(0).lpi#1(14)} -attr vt d
load net {bx(0).lpi#1(15)} -attr vt d
load netBundle {bx(0).lpi#1} 16 {bx(0).lpi#1(0)} {bx(0).lpi#1(1)} {bx(0).lpi#1(2)} {bx(0).lpi#1(3)} {bx(0).lpi#1(4)} {bx(0).lpi#1(5)} {bx(0).lpi#1(6)} {bx(0).lpi#1(7)} {bx(0).lpi#1(8)} {bx(0).lpi#1(9)} {bx(0).lpi#1(10)} {bx(0).lpi#1(11)} {bx(0).lpi#1(12)} {bx(0).lpi#1(13)} {bx(0).lpi#1(14)} {bx(0).lpi#1(15)} -attr xrf 42297 -attr oid 16 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(2).lpi#1(0)} -attr vt d
load net {bx(2).lpi#1(1)} -attr vt d
load net {bx(2).lpi#1(2)} -attr vt d
load net {bx(2).lpi#1(3)} -attr vt d
load net {bx(2).lpi#1(4)} -attr vt d
load net {bx(2).lpi#1(5)} -attr vt d
load net {bx(2).lpi#1(6)} -attr vt d
load net {bx(2).lpi#1(7)} -attr vt d
load net {bx(2).lpi#1(8)} -attr vt d
load net {bx(2).lpi#1(9)} -attr vt d
load net {bx(2).lpi#1(10)} -attr vt d
load net {bx(2).lpi#1(11)} -attr vt d
load net {bx(2).lpi#1(12)} -attr vt d
load net {bx(2).lpi#1(13)} -attr vt d
load net {bx(2).lpi#1(14)} -attr vt d
load net {bx(2).lpi#1(15)} -attr vt d
load netBundle {bx(2).lpi#1} 16 {bx(2).lpi#1(0)} {bx(2).lpi#1(1)} {bx(2).lpi#1(2)} {bx(2).lpi#1(3)} {bx(2).lpi#1(4)} {bx(2).lpi#1(5)} {bx(2).lpi#1(6)} {bx(2).lpi#1(7)} {bx(2).lpi#1(8)} {bx(2).lpi#1(9)} {bx(2).lpi#1(10)} {bx(2).lpi#1(11)} {bx(2).lpi#1(12)} {bx(2).lpi#1(13)} {bx(2).lpi#1(14)} {bx(2).lpi#1(15)} -attr xrf 42298 -attr oid 17 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {gx(1).sg1.lpi#1(0)} -attr vt d
load net {gx(1).sg1.lpi#1(1)} -attr vt d
load net {gx(1).sg1.lpi#1(2)} -attr vt d
load net {gx(1).sg1.lpi#1(3)} -attr vt d
load net {gx(1).sg1.lpi#1(4)} -attr vt d
load net {gx(1).sg1.lpi#1(5)} -attr vt d
load net {gx(1).sg1.lpi#1(6)} -attr vt d
load net {gx(1).sg1.lpi#1(7)} -attr vt d
load net {gx(1).sg1.lpi#1(8)} -attr vt d
load net {gx(1).sg1.lpi#1(9)} -attr vt d
load net {gx(1).sg1.lpi#1(10)} -attr vt d
load net {gx(1).sg1.lpi#1(11)} -attr vt d
load net {gx(1).sg1.lpi#1(12)} -attr vt d
load net {gx(1).sg1.lpi#1(13)} -attr vt d
load net {gx(1).sg1.lpi#1(14)} -attr vt d
load netBundle {gx(1).sg1.lpi#1} 15 {gx(1).sg1.lpi#1(0)} {gx(1).sg1.lpi#1(1)} {gx(1).sg1.lpi#1(2)} {gx(1).sg1.lpi#1(3)} {gx(1).sg1.lpi#1(4)} {gx(1).sg1.lpi#1(5)} {gx(1).sg1.lpi#1(6)} {gx(1).sg1.lpi#1(7)} {gx(1).sg1.lpi#1(8)} {gx(1).sg1.lpi#1(9)} {gx(1).sg1.lpi#1(10)} {gx(1).sg1.lpi#1(11)} {gx(1).sg1.lpi#1(12)} {gx(1).sg1.lpi#1(13)} {gx(1).sg1.lpi#1(14)} -attr xrf 42299 -attr oid 18 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(0).lpi#1(0)} -attr vt d
load net {gx(0).lpi#1(1)} -attr vt d
load net {gx(0).lpi#1(2)} -attr vt d
load net {gx(0).lpi#1(3)} -attr vt d
load net {gx(0).lpi#1(4)} -attr vt d
load net {gx(0).lpi#1(5)} -attr vt d
load net {gx(0).lpi#1(6)} -attr vt d
load net {gx(0).lpi#1(7)} -attr vt d
load net {gx(0).lpi#1(8)} -attr vt d
load net {gx(0).lpi#1(9)} -attr vt d
load net {gx(0).lpi#1(10)} -attr vt d
load net {gx(0).lpi#1(11)} -attr vt d
load net {gx(0).lpi#1(12)} -attr vt d
load net {gx(0).lpi#1(13)} -attr vt d
load net {gx(0).lpi#1(14)} -attr vt d
load net {gx(0).lpi#1(15)} -attr vt d
load netBundle {gx(0).lpi#1} 16 {gx(0).lpi#1(0)} {gx(0).lpi#1(1)} {gx(0).lpi#1(2)} {gx(0).lpi#1(3)} {gx(0).lpi#1(4)} {gx(0).lpi#1(5)} {gx(0).lpi#1(6)} {gx(0).lpi#1(7)} {gx(0).lpi#1(8)} {gx(0).lpi#1(9)} {gx(0).lpi#1(10)} {gx(0).lpi#1(11)} {gx(0).lpi#1(12)} {gx(0).lpi#1(13)} {gx(0).lpi#1(14)} {gx(0).lpi#1(15)} -attr xrf 42300 -attr oid 19 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(2).lpi#1(0)} -attr vt d
load net {gx(2).lpi#1(1)} -attr vt d
load net {gx(2).lpi#1(2)} -attr vt d
load net {gx(2).lpi#1(3)} -attr vt d
load net {gx(2).lpi#1(4)} -attr vt d
load net {gx(2).lpi#1(5)} -attr vt d
load net {gx(2).lpi#1(6)} -attr vt d
load net {gx(2).lpi#1(7)} -attr vt d
load net {gx(2).lpi#1(8)} -attr vt d
load net {gx(2).lpi#1(9)} -attr vt d
load net {gx(2).lpi#1(10)} -attr vt d
load net {gx(2).lpi#1(11)} -attr vt d
load net {gx(2).lpi#1(12)} -attr vt d
load net {gx(2).lpi#1(13)} -attr vt d
load net {gx(2).lpi#1(14)} -attr vt d
load net {gx(2).lpi#1(15)} -attr vt d
load netBundle {gx(2).lpi#1} 16 {gx(2).lpi#1(0)} {gx(2).lpi#1(1)} {gx(2).lpi#1(2)} {gx(2).lpi#1(3)} {gx(2).lpi#1(4)} {gx(2).lpi#1(5)} {gx(2).lpi#1(6)} {gx(2).lpi#1(7)} {gx(2).lpi#1(8)} {gx(2).lpi#1(9)} {gx(2).lpi#1(10)} {gx(2).lpi#1(11)} {gx(2).lpi#1(12)} {gx(2).lpi#1(13)} {gx(2).lpi#1(14)} {gx(2).lpi#1(15)} -attr xrf 42301 -attr oid 20 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {rx(1).sg1.lpi#1(0)} -attr vt d
load net {rx(1).sg1.lpi#1(1)} -attr vt d
load net {rx(1).sg1.lpi#1(2)} -attr vt d
load net {rx(1).sg1.lpi#1(3)} -attr vt d
load net {rx(1).sg1.lpi#1(4)} -attr vt d
load net {rx(1).sg1.lpi#1(5)} -attr vt d
load net {rx(1).sg1.lpi#1(6)} -attr vt d
load net {rx(1).sg1.lpi#1(7)} -attr vt d
load net {rx(1).sg1.lpi#1(8)} -attr vt d
load net {rx(1).sg1.lpi#1(9)} -attr vt d
load net {rx(1).sg1.lpi#1(10)} -attr vt d
load net {rx(1).sg1.lpi#1(11)} -attr vt d
load net {rx(1).sg1.lpi#1(12)} -attr vt d
load net {rx(1).sg1.lpi#1(13)} -attr vt d
load net {rx(1).sg1.lpi#1(14)} -attr vt d
load netBundle {rx(1).sg1.lpi#1} 15 {rx(1).sg1.lpi#1(0)} {rx(1).sg1.lpi#1(1)} {rx(1).sg1.lpi#1(2)} {rx(1).sg1.lpi#1(3)} {rx(1).sg1.lpi#1(4)} {rx(1).sg1.lpi#1(5)} {rx(1).sg1.lpi#1(6)} {rx(1).sg1.lpi#1(7)} {rx(1).sg1.lpi#1(8)} {rx(1).sg1.lpi#1(9)} {rx(1).sg1.lpi#1(10)} {rx(1).sg1.lpi#1(11)} {rx(1).sg1.lpi#1(12)} {rx(1).sg1.lpi#1(13)} {rx(1).sg1.lpi#1(14)} -attr xrf 42302 -attr oid 21 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(0).lpi#1(0)} -attr vt d
load net {rx(0).lpi#1(1)} -attr vt d
load net {rx(0).lpi#1(2)} -attr vt d
load net {rx(0).lpi#1(3)} -attr vt d
load net {rx(0).lpi#1(4)} -attr vt d
load net {rx(0).lpi#1(5)} -attr vt d
load net {rx(0).lpi#1(6)} -attr vt d
load net {rx(0).lpi#1(7)} -attr vt d
load net {rx(0).lpi#1(8)} -attr vt d
load net {rx(0).lpi#1(9)} -attr vt d
load net {rx(0).lpi#1(10)} -attr vt d
load net {rx(0).lpi#1(11)} -attr vt d
load net {rx(0).lpi#1(12)} -attr vt d
load net {rx(0).lpi#1(13)} -attr vt d
load net {rx(0).lpi#1(14)} -attr vt d
load net {rx(0).lpi#1(15)} -attr vt d
load netBundle {rx(0).lpi#1} 16 {rx(0).lpi#1(0)} {rx(0).lpi#1(1)} {rx(0).lpi#1(2)} {rx(0).lpi#1(3)} {rx(0).lpi#1(4)} {rx(0).lpi#1(5)} {rx(0).lpi#1(6)} {rx(0).lpi#1(7)} {rx(0).lpi#1(8)} {rx(0).lpi#1(9)} {rx(0).lpi#1(10)} {rx(0).lpi#1(11)} {rx(0).lpi#1(12)} {rx(0).lpi#1(13)} {rx(0).lpi#1(14)} {rx(0).lpi#1(15)} -attr xrf 42303 -attr oid 22 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(2).lpi#1(0)} -attr vt d
load net {rx(2).lpi#1(1)} -attr vt d
load net {rx(2).lpi#1(2)} -attr vt d
load net {rx(2).lpi#1(3)} -attr vt d
load net {rx(2).lpi#1(4)} -attr vt d
load net {rx(2).lpi#1(5)} -attr vt d
load net {rx(2).lpi#1(6)} -attr vt d
load net {rx(2).lpi#1(7)} -attr vt d
load net {rx(2).lpi#1(8)} -attr vt d
load net {rx(2).lpi#1(9)} -attr vt d
load net {rx(2).lpi#1(10)} -attr vt d
load net {rx(2).lpi#1(11)} -attr vt d
load net {rx(2).lpi#1(12)} -attr vt d
load net {rx(2).lpi#1(13)} -attr vt d
load net {rx(2).lpi#1(14)} -attr vt d
load net {rx(2).lpi#1(15)} -attr vt d
load netBundle {rx(2).lpi#1} 16 {rx(2).lpi#1(0)} {rx(2).lpi#1(1)} {rx(2).lpi#1(2)} {rx(2).lpi#1(3)} {rx(2).lpi#1(4)} {rx(2).lpi#1(5)} {rx(2).lpi#1(6)} {rx(2).lpi#1(7)} {rx(2).lpi#1(8)} {rx(2).lpi#1(9)} {rx(2).lpi#1(10)} {rx(2).lpi#1(11)} {rx(2).lpi#1(12)} {rx(2).lpi#1(13)} {rx(2).lpi#1(14)} {rx(2).lpi#1(15)} -attr xrf 42304 -attr oid 23 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {red1#1.lpi#1(0)} -attr vt d
load net {red1#1.lpi#1(1)} -attr vt d
load net {red1#1.lpi#1(2)} -attr vt d
load net {red1#1.lpi#1(3)} -attr vt d
load net {red1#1.lpi#1(4)} -attr vt d
load net {red1#1.lpi#1(5)} -attr vt d
load net {red1#1.lpi#1(6)} -attr vt d
load net {red1#1.lpi#1(7)} -attr vt d
load net {red1#1.lpi#1(8)} -attr vt d
load net {red1#1.lpi#1(9)} -attr vt d
load net {red1#1.lpi#1(10)} -attr vt d
load net {red1#1.lpi#1(11)} -attr vt d
load net {red1#1.lpi#1(12)} -attr vt d
load net {red1#1.lpi#1(13)} -attr vt d
load net {red1#1.lpi#1(14)} -attr vt d
load net {red1#1.lpi#1(15)} -attr vt d
load netBundle {red1#1.lpi#1} 16 {red1#1.lpi#1(0)} {red1#1.lpi#1(1)} {red1#1.lpi#1(2)} {red1#1.lpi#1(3)} {red1#1.lpi#1(4)} {red1#1.lpi#1(5)} {red1#1.lpi#1(6)} {red1#1.lpi#1(7)} {red1#1.lpi#1(8)} {red1#1.lpi#1(9)} {red1#1.lpi#1(10)} {red1#1.lpi#1(11)} {red1#1.lpi#1(12)} {red1#1.lpi#1(13)} {red1#1.lpi#1(14)} {red1#1.lpi#1(15)} -attr xrf 42305 -attr oid 24 -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {green1#1.lpi#1(0)} -attr vt d
load net {green1#1.lpi#1(1)} -attr vt d
load net {green1#1.lpi#1(2)} -attr vt d
load net {green1#1.lpi#1(3)} -attr vt d
load net {green1#1.lpi#1(4)} -attr vt d
load net {green1#1.lpi#1(5)} -attr vt d
load net {green1#1.lpi#1(6)} -attr vt d
load net {green1#1.lpi#1(7)} -attr vt d
load net {green1#1.lpi#1(8)} -attr vt d
load net {green1#1.lpi#1(9)} -attr vt d
load net {green1#1.lpi#1(10)} -attr vt d
load net {green1#1.lpi#1(11)} -attr vt d
load net {green1#1.lpi#1(12)} -attr vt d
load net {green1#1.lpi#1(13)} -attr vt d
load net {green1#1.lpi#1(14)} -attr vt d
load net {green1#1.lpi#1(15)} -attr vt d
load netBundle {green1#1.lpi#1} 16 {green1#1.lpi#1(0)} {green1#1.lpi#1(1)} {green1#1.lpi#1(2)} {green1#1.lpi#1(3)} {green1#1.lpi#1(4)} {green1#1.lpi#1(5)} {green1#1.lpi#1(6)} {green1#1.lpi#1(7)} {green1#1.lpi#1(8)} {green1#1.lpi#1(9)} {green1#1.lpi#1(10)} {green1#1.lpi#1(11)} {green1#1.lpi#1(12)} {green1#1.lpi#1(13)} {green1#1.lpi#1(14)} {green1#1.lpi#1(15)} -attr xrf 42306 -attr oid 25 -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {blue1#1.lpi#1(0)} -attr vt d
load net {blue1#1.lpi#1(1)} -attr vt d
load net {blue1#1.lpi#1(2)} -attr vt d
load net {blue1#1.lpi#1(3)} -attr vt d
load net {blue1#1.lpi#1(4)} -attr vt d
load net {blue1#1.lpi#1(5)} -attr vt d
load net {blue1#1.lpi#1(6)} -attr vt d
load net {blue1#1.lpi#1(7)} -attr vt d
load net {blue1#1.lpi#1(8)} -attr vt d
load net {blue1#1.lpi#1(9)} -attr vt d
load net {blue1#1.lpi#1(10)} -attr vt d
load net {blue1#1.lpi#1(11)} -attr vt d
load net {blue1#1.lpi#1(12)} -attr vt d
load net {blue1#1.lpi#1(13)} -attr vt d
load net {blue1#1.lpi#1(14)} -attr vt d
load net {blue1#1.lpi#1(15)} -attr vt d
load netBundle {blue1#1.lpi#1} 16 {blue1#1.lpi#1(0)} {blue1#1.lpi#1(1)} {blue1#1.lpi#1(2)} {blue1#1.lpi#1(3)} {blue1#1.lpi#1(4)} {blue1#1.lpi#1(5)} {blue1#1.lpi#1(6)} {blue1#1.lpi#1(7)} {blue1#1.lpi#1(8)} {blue1#1.lpi#1(9)} {blue1#1.lpi#1(10)} {blue1#1.lpi#1(11)} {blue1#1.lpi#1(12)} {blue1#1.lpi#1(13)} {blue1#1.lpi#1(14)} {blue1#1.lpi#1(15)} -attr xrf 42307 -attr oid 26 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {i#6.lpi#1(0)} -attr vt d
load net {i#6.lpi#1(1)} -attr vt d
load netBundle {i#6.lpi#1} 2 {i#6.lpi#1(0)} {i#6.lpi#1(1)} -attr xrf 42308 -attr oid 27 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#8.lpi#1(0)} -attr vt d
load net {i#8.lpi#1(1)} -attr vt d
load netBundle {i#8.lpi#1} 2 {i#8.lpi#1(0)} {i#8.lpi#1(1)} -attr xrf 42309 -attr oid 28 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#9.lpi#1(0)} -attr vt d
load net {i#9.lpi#1(1)} -attr vt d
load netBundle {i#9.lpi#1} 2 {i#9.lpi#1(0)} {i#9.lpi#1(1)} -attr xrf 42310 -attr oid 29 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.lpi#1}
load net {red#2.lpi#1(0)} -attr vt d
load net {red#2.lpi#1(1)} -attr vt d
load net {red#2.lpi#1(2)} -attr vt d
load net {red#2.lpi#1(3)} -attr vt d
load net {red#2.lpi#1(4)} -attr vt d
load net {red#2.lpi#1(5)} -attr vt d
load net {red#2.lpi#1(6)} -attr vt d
load net {red#2.lpi#1(7)} -attr vt d
load net {red#2.lpi#1(8)} -attr vt d
load net {red#2.lpi#1(9)} -attr vt d
load net {red#2.lpi#1(10)} -attr vt d
load net {red#2.lpi#1(11)} -attr vt d
load net {red#2.lpi#1(12)} -attr vt d
load net {red#2.lpi#1(13)} -attr vt d
load net {red#2.lpi#1(14)} -attr vt d
load net {red#2.lpi#1(15)} -attr vt d
load netBundle {red#2.lpi#1} 16 {red#2.lpi#1(0)} {red#2.lpi#1(1)} {red#2.lpi#1(2)} {red#2.lpi#1(3)} {red#2.lpi#1(4)} {red#2.lpi#1(5)} {red#2.lpi#1(6)} {red#2.lpi#1(7)} {red#2.lpi#1(8)} {red#2.lpi#1(9)} {red#2.lpi#1(10)} {red#2.lpi#1(11)} {red#2.lpi#1(12)} {red#2.lpi#1(13)} {red#2.lpi#1(14)} {red#2.lpi#1(15)} -attr xrf 42311 -attr oid 30 -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {green#2.lpi#1(0)} -attr vt d
load net {green#2.lpi#1(1)} -attr vt d
load net {green#2.lpi#1(2)} -attr vt d
load net {green#2.lpi#1(3)} -attr vt d
load net {green#2.lpi#1(4)} -attr vt d
load net {green#2.lpi#1(5)} -attr vt d
load net {green#2.lpi#1(6)} -attr vt d
load net {green#2.lpi#1(7)} -attr vt d
load net {green#2.lpi#1(8)} -attr vt d
load net {green#2.lpi#1(9)} -attr vt d
load net {green#2.lpi#1(10)} -attr vt d
load net {green#2.lpi#1(11)} -attr vt d
load net {green#2.lpi#1(12)} -attr vt d
load net {green#2.lpi#1(13)} -attr vt d
load net {green#2.lpi#1(14)} -attr vt d
load net {green#2.lpi#1(15)} -attr vt d
load netBundle {green#2.lpi#1} 16 {green#2.lpi#1(0)} {green#2.lpi#1(1)} {green#2.lpi#1(2)} {green#2.lpi#1(3)} {green#2.lpi#1(4)} {green#2.lpi#1(5)} {green#2.lpi#1(6)} {green#2.lpi#1(7)} {green#2.lpi#1(8)} {green#2.lpi#1(9)} {green#2.lpi#1(10)} {green#2.lpi#1(11)} {green#2.lpi#1(12)} {green#2.lpi#1(13)} {green#2.lpi#1(14)} {green#2.lpi#1(15)} -attr xrf 42312 -attr oid 31 -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {blue#2.lpi#1(0)} -attr vt d
load net {blue#2.lpi#1(1)} -attr vt d
load net {blue#2.lpi#1(2)} -attr vt d
load net {blue#2.lpi#1(3)} -attr vt d
load net {blue#2.lpi#1(4)} -attr vt d
load net {blue#2.lpi#1(5)} -attr vt d
load net {blue#2.lpi#1(6)} -attr vt d
load net {blue#2.lpi#1(7)} -attr vt d
load net {blue#2.lpi#1(8)} -attr vt d
load net {blue#2.lpi#1(9)} -attr vt d
load net {blue#2.lpi#1(10)} -attr vt d
load net {blue#2.lpi#1(11)} -attr vt d
load net {blue#2.lpi#1(12)} -attr vt d
load net {blue#2.lpi#1(13)} -attr vt d
load net {blue#2.lpi#1(14)} -attr vt d
load net {blue#2.lpi#1(15)} -attr vt d
load netBundle {blue#2.lpi#1} 16 {blue#2.lpi#1(0)} {blue#2.lpi#1(1)} {blue#2.lpi#1(2)} {blue#2.lpi#1(3)} {blue#2.lpi#1(4)} {blue#2.lpi#1(5)} {blue#2.lpi#1(6)} {blue#2.lpi#1(7)} {blue#2.lpi#1(8)} {blue#2.lpi#1(9)} {blue#2.lpi#1(10)} {blue#2.lpi#1(11)} {blue#2.lpi#1(12)} {blue#2.lpi#1(13)} {blue#2.lpi#1(14)} {blue#2.lpi#1(15)} -attr xrf 42313 -attr oid 32 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {i#7.lpi#1(0)} -attr vt d
load net {i#7.lpi#1(1)} -attr vt d
load netBundle {i#7.lpi#1} 2 {i#7.lpi#1(0)} {i#7.lpi#1(1)} -attr xrf 42314 -attr oid 33 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {regs.regs(1).sva(0)} -attr vt d
load net {regs.regs(1).sva(1)} -attr vt d
load net {regs.regs(1).sva(2)} -attr vt d
load net {regs.regs(1).sva(3)} -attr vt d
load net {regs.regs(1).sva(4)} -attr vt d
load net {regs.regs(1).sva(5)} -attr vt d
load net {regs.regs(1).sva(6)} -attr vt d
load net {regs.regs(1).sva(7)} -attr vt d
load net {regs.regs(1).sva(8)} -attr vt d
load net {regs.regs(1).sva(9)} -attr vt d
load net {regs.regs(1).sva(10)} -attr vt d
load net {regs.regs(1).sva(11)} -attr vt d
load net {regs.regs(1).sva(12)} -attr vt d
load net {regs.regs(1).sva(13)} -attr vt d
load net {regs.regs(1).sva(14)} -attr vt d
load net {regs.regs(1).sva(15)} -attr vt d
load net {regs.regs(1).sva(16)} -attr vt d
load net {regs.regs(1).sva(17)} -attr vt d
load net {regs.regs(1).sva(18)} -attr vt d
load net {regs.regs(1).sva(19)} -attr vt d
load net {regs.regs(1).sva(20)} -attr vt d
load net {regs.regs(1).sva(21)} -attr vt d
load net {regs.regs(1).sva(22)} -attr vt d
load net {regs.regs(1).sva(23)} -attr vt d
load net {regs.regs(1).sva(24)} -attr vt d
load net {regs.regs(1).sva(25)} -attr vt d
load net {regs.regs(1).sva(26)} -attr vt d
load net {regs.regs(1).sva(27)} -attr vt d
load net {regs.regs(1).sva(28)} -attr vt d
load net {regs.regs(1).sva(29)} -attr vt d
load net {regs.regs(1).sva(30)} -attr vt d
load net {regs.regs(1).sva(31)} -attr vt d
load net {regs.regs(1).sva(32)} -attr vt d
load net {regs.regs(1).sva(33)} -attr vt d
load net {regs.regs(1).sva(34)} -attr vt d
load net {regs.regs(1).sva(35)} -attr vt d
load net {regs.regs(1).sva(36)} -attr vt d
load net {regs.regs(1).sva(37)} -attr vt d
load net {regs.regs(1).sva(38)} -attr vt d
load net {regs.regs(1).sva(39)} -attr vt d
load net {regs.regs(1).sva(40)} -attr vt d
load net {regs.regs(1).sva(41)} -attr vt d
load net {regs.regs(1).sva(42)} -attr vt d
load net {regs.regs(1).sva(43)} -attr vt d
load net {regs.regs(1).sva(44)} -attr vt d
load net {regs.regs(1).sva(45)} -attr vt d
load net {regs.regs(1).sva(46)} -attr vt d
load net {regs.regs(1).sva(47)} -attr vt d
load net {regs.regs(1).sva(48)} -attr vt d
load net {regs.regs(1).sva(49)} -attr vt d
load net {regs.regs(1).sva(50)} -attr vt d
load net {regs.regs(1).sva(51)} -attr vt d
load net {regs.regs(1).sva(52)} -attr vt d
load net {regs.regs(1).sva(53)} -attr vt d
load net {regs.regs(1).sva(54)} -attr vt d
load net {regs.regs(1).sva(55)} -attr vt d
load net {regs.regs(1).sva(56)} -attr vt d
load net {regs.regs(1).sva(57)} -attr vt d
load net {regs.regs(1).sva(58)} -attr vt d
load net {regs.regs(1).sva(59)} -attr vt d
load net {regs.regs(1).sva(60)} -attr vt d
load net {regs.regs(1).sva(61)} -attr vt d
load net {regs.regs(1).sva(62)} -attr vt d
load net {regs.regs(1).sva(63)} -attr vt d
load net {regs.regs(1).sva(64)} -attr vt d
load net {regs.regs(1).sva(65)} -attr vt d
load net {regs.regs(1).sva(66)} -attr vt d
load net {regs.regs(1).sva(67)} -attr vt d
load net {regs.regs(1).sva(68)} -attr vt d
load net {regs.regs(1).sva(69)} -attr vt d
load net {regs.regs(1).sva(70)} -attr vt d
load net {regs.regs(1).sva(71)} -attr vt d
load net {regs.regs(1).sva(72)} -attr vt d
load net {regs.regs(1).sva(73)} -attr vt d
load net {regs.regs(1).sva(74)} -attr vt d
load net {regs.regs(1).sva(75)} -attr vt d
load net {regs.regs(1).sva(76)} -attr vt d
load net {regs.regs(1).sva(77)} -attr vt d
load net {regs.regs(1).sva(78)} -attr vt d
load net {regs.regs(1).sva(79)} -attr vt d
load net {regs.regs(1).sva(80)} -attr vt d
load net {regs.regs(1).sva(81)} -attr vt d
load net {regs.regs(1).sva(82)} -attr vt d
load net {regs.regs(1).sva(83)} -attr vt d
load net {regs.regs(1).sva(84)} -attr vt d
load net {regs.regs(1).sva(85)} -attr vt d
load net {regs.regs(1).sva(86)} -attr vt d
load net {regs.regs(1).sva(87)} -attr vt d
load net {regs.regs(1).sva(88)} -attr vt d
load net {regs.regs(1).sva(89)} -attr vt d
load netBundle {regs.regs(1).sva} 90 {regs.regs(1).sva(0)} {regs.regs(1).sva(1)} {regs.regs(1).sva(2)} {regs.regs(1).sva(3)} {regs.regs(1).sva(4)} {regs.regs(1).sva(5)} {regs.regs(1).sva(6)} {regs.regs(1).sva(7)} {regs.regs(1).sva(8)} {regs.regs(1).sva(9)} {regs.regs(1).sva(10)} {regs.regs(1).sva(11)} {regs.regs(1).sva(12)} {regs.regs(1).sva(13)} {regs.regs(1).sva(14)} {regs.regs(1).sva(15)} {regs.regs(1).sva(16)} {regs.regs(1).sva(17)} {regs.regs(1).sva(18)} {regs.regs(1).sva(19)} {regs.regs(1).sva(20)} {regs.regs(1).sva(21)} {regs.regs(1).sva(22)} {regs.regs(1).sva(23)} {regs.regs(1).sva(24)} {regs.regs(1).sva(25)} {regs.regs(1).sva(26)} {regs.regs(1).sva(27)} {regs.regs(1).sva(28)} {regs.regs(1).sva(29)} {regs.regs(1).sva(30)} {regs.regs(1).sva(31)} {regs.regs(1).sva(32)} {regs.regs(1).sva(33)} {regs.regs(1).sva(34)} {regs.regs(1).sva(35)} {regs.regs(1).sva(36)} {regs.regs(1).sva(37)} {regs.regs(1).sva(38)} {regs.regs(1).sva(39)} {regs.regs(1).sva(40)} {regs.regs(1).sva(41)} {regs.regs(1).sva(42)} {regs.regs(1).sva(43)} {regs.regs(1).sva(44)} {regs.regs(1).sva(45)} {regs.regs(1).sva(46)} {regs.regs(1).sva(47)} {regs.regs(1).sva(48)} {regs.regs(1).sva(49)} {regs.regs(1).sva(50)} {regs.regs(1).sva(51)} {regs.regs(1).sva(52)} {regs.regs(1).sva(53)} {regs.regs(1).sva(54)} {regs.regs(1).sva(55)} {regs.regs(1).sva(56)} {regs.regs(1).sva(57)} {regs.regs(1).sva(58)} {regs.regs(1).sva(59)} {regs.regs(1).sva(60)} {regs.regs(1).sva(61)} {regs.regs(1).sva(62)} {regs.regs(1).sva(63)} {regs.regs(1).sva(64)} {regs.regs(1).sva(65)} {regs.regs(1).sva(66)} {regs.regs(1).sva(67)} {regs.regs(1).sva(68)} {regs.regs(1).sva(69)} {regs.regs(1).sva(70)} {regs.regs(1).sva(71)} {regs.regs(1).sva(72)} {regs.regs(1).sva(73)} {regs.regs(1).sva(74)} {regs.regs(1).sva(75)} {regs.regs(1).sva(76)} {regs.regs(1).sva(77)} {regs.regs(1).sva(78)} {regs.regs(1).sva(79)} {regs.regs(1).sva(80)} {regs.regs(1).sva(81)} {regs.regs(1).sva(82)} {regs.regs(1).sva(83)} {regs.regs(1).sva(84)} {regs.regs(1).sva(85)} {regs.regs(1).sva(86)} {regs.regs(1).sva(87)} {regs.regs(1).sva(88)} {regs.regs(1).sva(89)} -attr xrf 42315 -attr oid 34 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -attr vt d
load net {regs.regs(0).sva(1)} -attr vt d
load net {regs.regs(0).sva(2)} -attr vt d
load net {regs.regs(0).sva(3)} -attr vt d
load net {regs.regs(0).sva(4)} -attr vt d
load net {regs.regs(0).sva(5)} -attr vt d
load net {regs.regs(0).sva(6)} -attr vt d
load net {regs.regs(0).sva(7)} -attr vt d
load net {regs.regs(0).sva(8)} -attr vt d
load net {regs.regs(0).sva(9)} -attr vt d
load net {regs.regs(0).sva(10)} -attr vt d
load net {regs.regs(0).sva(11)} -attr vt d
load net {regs.regs(0).sva(12)} -attr vt d
load net {regs.regs(0).sva(13)} -attr vt d
load net {regs.regs(0).sva(14)} -attr vt d
load net {regs.regs(0).sva(15)} -attr vt d
load net {regs.regs(0).sva(16)} -attr vt d
load net {regs.regs(0).sva(17)} -attr vt d
load net {regs.regs(0).sva(18)} -attr vt d
load net {regs.regs(0).sva(19)} -attr vt d
load net {regs.regs(0).sva(20)} -attr vt d
load net {regs.regs(0).sva(21)} -attr vt d
load net {regs.regs(0).sva(22)} -attr vt d
load net {regs.regs(0).sva(23)} -attr vt d
load net {regs.regs(0).sva(24)} -attr vt d
load net {regs.regs(0).sva(25)} -attr vt d
load net {regs.regs(0).sva(26)} -attr vt d
load net {regs.regs(0).sva(27)} -attr vt d
load net {regs.regs(0).sva(28)} -attr vt d
load net {regs.regs(0).sva(29)} -attr vt d
load net {regs.regs(0).sva(30)} -attr vt d
load net {regs.regs(0).sva(31)} -attr vt d
load net {regs.regs(0).sva(32)} -attr vt d
load net {regs.regs(0).sva(33)} -attr vt d
load net {regs.regs(0).sva(34)} -attr vt d
load net {regs.regs(0).sva(35)} -attr vt d
load net {regs.regs(0).sva(36)} -attr vt d
load net {regs.regs(0).sva(37)} -attr vt d
load net {regs.regs(0).sva(38)} -attr vt d
load net {regs.regs(0).sva(39)} -attr vt d
load net {regs.regs(0).sva(40)} -attr vt d
load net {regs.regs(0).sva(41)} -attr vt d
load net {regs.regs(0).sva(42)} -attr vt d
load net {regs.regs(0).sva(43)} -attr vt d
load net {regs.regs(0).sva(44)} -attr vt d
load net {regs.regs(0).sva(45)} -attr vt d
load net {regs.regs(0).sva(46)} -attr vt d
load net {regs.regs(0).sva(47)} -attr vt d
load net {regs.regs(0).sva(48)} -attr vt d
load net {regs.regs(0).sva(49)} -attr vt d
load net {regs.regs(0).sva(50)} -attr vt d
load net {regs.regs(0).sva(51)} -attr vt d
load net {regs.regs(0).sva(52)} -attr vt d
load net {regs.regs(0).sva(53)} -attr vt d
load net {regs.regs(0).sva(54)} -attr vt d
load net {regs.regs(0).sva(55)} -attr vt d
load net {regs.regs(0).sva(56)} -attr vt d
load net {regs.regs(0).sva(57)} -attr vt d
load net {regs.regs(0).sva(58)} -attr vt d
load net {regs.regs(0).sva(59)} -attr vt d
load net {regs.regs(0).sva(60)} -attr vt d
load net {regs.regs(0).sva(61)} -attr vt d
load net {regs.regs(0).sva(62)} -attr vt d
load net {regs.regs(0).sva(63)} -attr vt d
load net {regs.regs(0).sva(64)} -attr vt d
load net {regs.regs(0).sva(65)} -attr vt d
load net {regs.regs(0).sva(66)} -attr vt d
load net {regs.regs(0).sva(67)} -attr vt d
load net {regs.regs(0).sva(68)} -attr vt d
load net {regs.regs(0).sva(69)} -attr vt d
load net {regs.regs(0).sva(70)} -attr vt d
load net {regs.regs(0).sva(71)} -attr vt d
load net {regs.regs(0).sva(72)} -attr vt d
load net {regs.regs(0).sva(73)} -attr vt d
load net {regs.regs(0).sva(74)} -attr vt d
load net {regs.regs(0).sva(75)} -attr vt d
load net {regs.regs(0).sva(76)} -attr vt d
load net {regs.regs(0).sva(77)} -attr vt d
load net {regs.regs(0).sva(78)} -attr vt d
load net {regs.regs(0).sva(79)} -attr vt d
load net {regs.regs(0).sva(80)} -attr vt d
load net {regs.regs(0).sva(81)} -attr vt d
load net {regs.regs(0).sva(82)} -attr vt d
load net {regs.regs(0).sva(83)} -attr vt d
load net {regs.regs(0).sva(84)} -attr vt d
load net {regs.regs(0).sva(85)} -attr vt d
load net {regs.regs(0).sva(86)} -attr vt d
load net {regs.regs(0).sva(87)} -attr vt d
load net {regs.regs(0).sva(88)} -attr vt d
load net {regs.regs(0).sva(89)} -attr vt d
load netBundle {regs.regs(0).sva} 90 {regs.regs(0).sva(0)} {regs.regs(0).sva(1)} {regs.regs(0).sva(2)} {regs.regs(0).sva(3)} {regs.regs(0).sva(4)} {regs.regs(0).sva(5)} {regs.regs(0).sva(6)} {regs.regs(0).sva(7)} {regs.regs(0).sva(8)} {regs.regs(0).sva(9)} {regs.regs(0).sva(10)} {regs.regs(0).sva(11)} {regs.regs(0).sva(12)} {regs.regs(0).sva(13)} {regs.regs(0).sva(14)} {regs.regs(0).sva(15)} {regs.regs(0).sva(16)} {regs.regs(0).sva(17)} {regs.regs(0).sva(18)} {regs.regs(0).sva(19)} {regs.regs(0).sva(20)} {regs.regs(0).sva(21)} {regs.regs(0).sva(22)} {regs.regs(0).sva(23)} {regs.regs(0).sva(24)} {regs.regs(0).sva(25)} {regs.regs(0).sva(26)} {regs.regs(0).sva(27)} {regs.regs(0).sva(28)} {regs.regs(0).sva(29)} {regs.regs(0).sva(30)} {regs.regs(0).sva(31)} {regs.regs(0).sva(32)} {regs.regs(0).sva(33)} {regs.regs(0).sva(34)} {regs.regs(0).sva(35)} {regs.regs(0).sva(36)} {regs.regs(0).sva(37)} {regs.regs(0).sva(38)} {regs.regs(0).sva(39)} {regs.regs(0).sva(40)} {regs.regs(0).sva(41)} {regs.regs(0).sva(42)} {regs.regs(0).sva(43)} {regs.regs(0).sva(44)} {regs.regs(0).sva(45)} {regs.regs(0).sva(46)} {regs.regs(0).sva(47)} {regs.regs(0).sva(48)} {regs.regs(0).sva(49)} {regs.regs(0).sva(50)} {regs.regs(0).sva(51)} {regs.regs(0).sva(52)} {regs.regs(0).sva(53)} {regs.regs(0).sva(54)} {regs.regs(0).sva(55)} {regs.regs(0).sva(56)} {regs.regs(0).sva(57)} {regs.regs(0).sva(58)} {regs.regs(0).sva(59)} {regs.regs(0).sva(60)} {regs.regs(0).sva(61)} {regs.regs(0).sva(62)} {regs.regs(0).sva(63)} {regs.regs(0).sva(64)} {regs.regs(0).sva(65)} {regs.regs(0).sva(66)} {regs.regs(0).sva(67)} {regs.regs(0).sva(68)} {regs.regs(0).sva(69)} {regs.regs(0).sva(70)} {regs.regs(0).sva(71)} {regs.regs(0).sva(72)} {regs.regs(0).sva(73)} {regs.regs(0).sva(74)} {regs.regs(0).sva(75)} {regs.regs(0).sva(76)} {regs.regs(0).sva(77)} {regs.regs(0).sva(78)} {regs.regs(0).sva(79)} {regs.regs(0).sva(80)} {regs.regs(0).sva(81)} {regs.regs(0).sva(82)} {regs.regs(0).sva(83)} {regs.regs(0).sva(84)} {regs.regs(0).sva(85)} {regs.regs(0).sva(86)} {regs.regs(0).sva(87)} {regs.regs(0).sva(88)} {regs.regs(0).sva(89)} -attr xrf 42316 -attr oid 35 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(2).sva(0)} -attr vt d
load net {regs.regs(2).sva(1)} -attr vt d
load net {regs.regs(2).sva(2)} -attr vt d
load net {regs.regs(2).sva(3)} -attr vt d
load net {regs.regs(2).sva(4)} -attr vt d
load net {regs.regs(2).sva(5)} -attr vt d
load net {regs.regs(2).sva(6)} -attr vt d
load net {regs.regs(2).sva(7)} -attr vt d
load net {regs.regs(2).sva(8)} -attr vt d
load net {regs.regs(2).sva(9)} -attr vt d
load net {regs.regs(2).sva(10)} -attr vt d
load net {regs.regs(2).sva(11)} -attr vt d
load net {regs.regs(2).sva(12)} -attr vt d
load net {regs.regs(2).sva(13)} -attr vt d
load net {regs.regs(2).sva(14)} -attr vt d
load net {regs.regs(2).sva(15)} -attr vt d
load net {regs.regs(2).sva(16)} -attr vt d
load net {regs.regs(2).sva(17)} -attr vt d
load net {regs.regs(2).sva(18)} -attr vt d
load net {regs.regs(2).sva(19)} -attr vt d
load net {regs.regs(2).sva(20)} -attr vt d
load net {regs.regs(2).sva(21)} -attr vt d
load net {regs.regs(2).sva(22)} -attr vt d
load net {regs.regs(2).sva(23)} -attr vt d
load net {regs.regs(2).sva(24)} -attr vt d
load net {regs.regs(2).sva(25)} -attr vt d
load net {regs.regs(2).sva(26)} -attr vt d
load net {regs.regs(2).sva(27)} -attr vt d
load net {regs.regs(2).sva(28)} -attr vt d
load net {regs.regs(2).sva(29)} -attr vt d
load net {regs.regs(2).sva(30)} -attr vt d
load net {regs.regs(2).sva(31)} -attr vt d
load net {regs.regs(2).sva(32)} -attr vt d
load net {regs.regs(2).sva(33)} -attr vt d
load net {regs.regs(2).sva(34)} -attr vt d
load net {regs.regs(2).sva(35)} -attr vt d
load net {regs.regs(2).sva(36)} -attr vt d
load net {regs.regs(2).sva(37)} -attr vt d
load net {regs.regs(2).sva(38)} -attr vt d
load net {regs.regs(2).sva(39)} -attr vt d
load net {regs.regs(2).sva(40)} -attr vt d
load net {regs.regs(2).sva(41)} -attr vt d
load net {regs.regs(2).sva(42)} -attr vt d
load net {regs.regs(2).sva(43)} -attr vt d
load net {regs.regs(2).sva(44)} -attr vt d
load net {regs.regs(2).sva(45)} -attr vt d
load net {regs.regs(2).sva(46)} -attr vt d
load net {regs.regs(2).sva(47)} -attr vt d
load net {regs.regs(2).sva(48)} -attr vt d
load net {regs.regs(2).sva(49)} -attr vt d
load net {regs.regs(2).sva(50)} -attr vt d
load net {regs.regs(2).sva(51)} -attr vt d
load net {regs.regs(2).sva(52)} -attr vt d
load net {regs.regs(2).sva(53)} -attr vt d
load net {regs.regs(2).sva(54)} -attr vt d
load net {regs.regs(2).sva(55)} -attr vt d
load net {regs.regs(2).sva(56)} -attr vt d
load net {regs.regs(2).sva(57)} -attr vt d
load net {regs.regs(2).sva(58)} -attr vt d
load net {regs.regs(2).sva(59)} -attr vt d
load net {regs.regs(2).sva(60)} -attr vt d
load net {regs.regs(2).sva(61)} -attr vt d
load net {regs.regs(2).sva(62)} -attr vt d
load net {regs.regs(2).sva(63)} -attr vt d
load net {regs.regs(2).sva(64)} -attr vt d
load net {regs.regs(2).sva(65)} -attr vt d
load net {regs.regs(2).sva(66)} -attr vt d
load net {regs.regs(2).sva(67)} -attr vt d
load net {regs.regs(2).sva(68)} -attr vt d
load net {regs.regs(2).sva(69)} -attr vt d
load net {regs.regs(2).sva(70)} -attr vt d
load net {regs.regs(2).sva(71)} -attr vt d
load net {regs.regs(2).sva(72)} -attr vt d
load net {regs.regs(2).sva(73)} -attr vt d
load net {regs.regs(2).sva(74)} -attr vt d
load net {regs.regs(2).sva(75)} -attr vt d
load net {regs.regs(2).sva(76)} -attr vt d
load net {regs.regs(2).sva(77)} -attr vt d
load net {regs.regs(2).sva(78)} -attr vt d
load net {regs.regs(2).sva(79)} -attr vt d
load net {regs.regs(2).sva(80)} -attr vt d
load net {regs.regs(2).sva(81)} -attr vt d
load net {regs.regs(2).sva(82)} -attr vt d
load net {regs.regs(2).sva(83)} -attr vt d
load net {regs.regs(2).sva(84)} -attr vt d
load net {regs.regs(2).sva(85)} -attr vt d
load net {regs.regs(2).sva(86)} -attr vt d
load net {regs.regs(2).sva(87)} -attr vt d
load net {regs.regs(2).sva(88)} -attr vt d
load net {regs.regs(2).sva(89)} -attr vt d
load netBundle {regs.regs(2).sva} 90 {regs.regs(2).sva(0)} {regs.regs(2).sva(1)} {regs.regs(2).sva(2)} {regs.regs(2).sva(3)} {regs.regs(2).sva(4)} {regs.regs(2).sva(5)} {regs.regs(2).sva(6)} {regs.regs(2).sva(7)} {regs.regs(2).sva(8)} {regs.regs(2).sva(9)} {regs.regs(2).sva(10)} {regs.regs(2).sva(11)} {regs.regs(2).sva(12)} {regs.regs(2).sva(13)} {regs.regs(2).sva(14)} {regs.regs(2).sva(15)} {regs.regs(2).sva(16)} {regs.regs(2).sva(17)} {regs.regs(2).sva(18)} {regs.regs(2).sva(19)} {regs.regs(2).sva(20)} {regs.regs(2).sva(21)} {regs.regs(2).sva(22)} {regs.regs(2).sva(23)} {regs.regs(2).sva(24)} {regs.regs(2).sva(25)} {regs.regs(2).sva(26)} {regs.regs(2).sva(27)} {regs.regs(2).sva(28)} {regs.regs(2).sva(29)} {regs.regs(2).sva(30)} {regs.regs(2).sva(31)} {regs.regs(2).sva(32)} {regs.regs(2).sva(33)} {regs.regs(2).sva(34)} {regs.regs(2).sva(35)} {regs.regs(2).sva(36)} {regs.regs(2).sva(37)} {regs.regs(2).sva(38)} {regs.regs(2).sva(39)} {regs.regs(2).sva(40)} {regs.regs(2).sva(41)} {regs.regs(2).sva(42)} {regs.regs(2).sva(43)} {regs.regs(2).sva(44)} {regs.regs(2).sva(45)} {regs.regs(2).sva(46)} {regs.regs(2).sva(47)} {regs.regs(2).sva(48)} {regs.regs(2).sva(49)} {regs.regs(2).sva(50)} {regs.regs(2).sva(51)} {regs.regs(2).sva(52)} {regs.regs(2).sva(53)} {regs.regs(2).sva(54)} {regs.regs(2).sva(55)} {regs.regs(2).sva(56)} {regs.regs(2).sva(57)} {regs.regs(2).sva(58)} {regs.regs(2).sva(59)} {regs.regs(2).sva(60)} {regs.regs(2).sva(61)} {regs.regs(2).sva(62)} {regs.regs(2).sva(63)} {regs.regs(2).sva(64)} {regs.regs(2).sva(65)} {regs.regs(2).sva(66)} {regs.regs(2).sva(67)} {regs.regs(2).sva(68)} {regs.regs(2).sva(69)} {regs.regs(2).sva(70)} {regs.regs(2).sva(71)} {regs.regs(2).sva(72)} {regs.regs(2).sva(73)} {regs.regs(2).sva(74)} {regs.regs(2).sva(75)} {regs.regs(2).sva(76)} {regs.regs(2).sva(77)} {regs.regs(2).sva(78)} {regs.regs(2).sva(79)} {regs.regs(2).sva(80)} {regs.regs(2).sva(81)} {regs.regs(2).sva(82)} {regs.regs(2).sva(83)} {regs.regs(2).sva(84)} {regs.regs(2).sva(85)} {regs.regs(2).sva(86)} {regs.regs(2).sva(87)} {regs.regs(2).sva(88)} {regs.regs(2).sva(89)} -attr xrf 42317 -attr oid 36 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.operator<<:din.lpi#1.dfm(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(29)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(30)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(31)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(32)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(33)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(34)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(35)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(36)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(37)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(38)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(39)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(40)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(41)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(42)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(43)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(44)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(45)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(46)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(47)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(48)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(49)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(50)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(51)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(52)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(53)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(54)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(55)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(56)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(57)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(58)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(59)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(60)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(61)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(62)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(63)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(64)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(65)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(66)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(67)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(68)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(69)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(70)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(71)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(72)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(73)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(74)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(75)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(76)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(77)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(78)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(79)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(80)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(81)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(82)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(83)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(84)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(85)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(86)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(87)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(88)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(89)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm} 90 {regs.operator<<:din.lpi#1.dfm(0)} {regs.operator<<:din.lpi#1.dfm(1)} {regs.operator<<:din.lpi#1.dfm(2)} {regs.operator<<:din.lpi#1.dfm(3)} {regs.operator<<:din.lpi#1.dfm(4)} {regs.operator<<:din.lpi#1.dfm(5)} {regs.operator<<:din.lpi#1.dfm(6)} {regs.operator<<:din.lpi#1.dfm(7)} {regs.operator<<:din.lpi#1.dfm(8)} {regs.operator<<:din.lpi#1.dfm(9)} {regs.operator<<:din.lpi#1.dfm(10)} {regs.operator<<:din.lpi#1.dfm(11)} {regs.operator<<:din.lpi#1.dfm(12)} {regs.operator<<:din.lpi#1.dfm(13)} {regs.operator<<:din.lpi#1.dfm(14)} {regs.operator<<:din.lpi#1.dfm(15)} {regs.operator<<:din.lpi#1.dfm(16)} {regs.operator<<:din.lpi#1.dfm(17)} {regs.operator<<:din.lpi#1.dfm(18)} {regs.operator<<:din.lpi#1.dfm(19)} {regs.operator<<:din.lpi#1.dfm(20)} {regs.operator<<:din.lpi#1.dfm(21)} {regs.operator<<:din.lpi#1.dfm(22)} {regs.operator<<:din.lpi#1.dfm(23)} {regs.operator<<:din.lpi#1.dfm(24)} {regs.operator<<:din.lpi#1.dfm(25)} {regs.operator<<:din.lpi#1.dfm(26)} {regs.operator<<:din.lpi#1.dfm(27)} {regs.operator<<:din.lpi#1.dfm(28)} {regs.operator<<:din.lpi#1.dfm(29)} {regs.operator<<:din.lpi#1.dfm(30)} {regs.operator<<:din.lpi#1.dfm(31)} {regs.operator<<:din.lpi#1.dfm(32)} {regs.operator<<:din.lpi#1.dfm(33)} {regs.operator<<:din.lpi#1.dfm(34)} {regs.operator<<:din.lpi#1.dfm(35)} {regs.operator<<:din.lpi#1.dfm(36)} {regs.operator<<:din.lpi#1.dfm(37)} {regs.operator<<:din.lpi#1.dfm(38)} {regs.operator<<:din.lpi#1.dfm(39)} {regs.operator<<:din.lpi#1.dfm(40)} {regs.operator<<:din.lpi#1.dfm(41)} {regs.operator<<:din.lpi#1.dfm(42)} {regs.operator<<:din.lpi#1.dfm(43)} {regs.operator<<:din.lpi#1.dfm(44)} {regs.operator<<:din.lpi#1.dfm(45)} {regs.operator<<:din.lpi#1.dfm(46)} {regs.operator<<:din.lpi#1.dfm(47)} {regs.operator<<:din.lpi#1.dfm(48)} {regs.operator<<:din.lpi#1.dfm(49)} {regs.operator<<:din.lpi#1.dfm(50)} {regs.operator<<:din.lpi#1.dfm(51)} {regs.operator<<:din.lpi#1.dfm(52)} {regs.operator<<:din.lpi#1.dfm(53)} {regs.operator<<:din.lpi#1.dfm(54)} {regs.operator<<:din.lpi#1.dfm(55)} {regs.operator<<:din.lpi#1.dfm(56)} {regs.operator<<:din.lpi#1.dfm(57)} {regs.operator<<:din.lpi#1.dfm(58)} {regs.operator<<:din.lpi#1.dfm(59)} {regs.operator<<:din.lpi#1.dfm(60)} {regs.operator<<:din.lpi#1.dfm(61)} {regs.operator<<:din.lpi#1.dfm(62)} {regs.operator<<:din.lpi#1.dfm(63)} {regs.operator<<:din.lpi#1.dfm(64)} {regs.operator<<:din.lpi#1.dfm(65)} {regs.operator<<:din.lpi#1.dfm(66)} {regs.operator<<:din.lpi#1.dfm(67)} {regs.operator<<:din.lpi#1.dfm(68)} {regs.operator<<:din.lpi#1.dfm(69)} {regs.operator<<:din.lpi#1.dfm(70)} {regs.operator<<:din.lpi#1.dfm(71)} {regs.operator<<:din.lpi#1.dfm(72)} {regs.operator<<:din.lpi#1.dfm(73)} {regs.operator<<:din.lpi#1.dfm(74)} {regs.operator<<:din.lpi#1.dfm(75)} {regs.operator<<:din.lpi#1.dfm(76)} {regs.operator<<:din.lpi#1.dfm(77)} {regs.operator<<:din.lpi#1.dfm(78)} {regs.operator<<:din.lpi#1.dfm(79)} {regs.operator<<:din.lpi#1.dfm(80)} {regs.operator<<:din.lpi#1.dfm(81)} {regs.operator<<:din.lpi#1.dfm(82)} {regs.operator<<:din.lpi#1.dfm(83)} {regs.operator<<:din.lpi#1.dfm(84)} {regs.operator<<:din.lpi#1.dfm(85)} {regs.operator<<:din.lpi#1.dfm(86)} {regs.operator<<:din.lpi#1.dfm(87)} {regs.operator<<:din.lpi#1.dfm(88)} {regs.operator<<:din.lpi#1.dfm(89)} -attr xrf 42318 -attr oid 37 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {SHIFT:i#1.lpi#3(0)} -attr vt d
load net {SHIFT:i#1.lpi#3(1)} -attr vt d
load netBundle {SHIFT:i#1.lpi#3} 2 {SHIFT:i#1.lpi#3(0)} {SHIFT:i#1.lpi#3(1)} -attr xrf 42319 -attr oid 38 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {ry(0).lpi#1.sg1(0)} -attr vt d
load net {ry(0).lpi#1.sg1(1)} -attr vt d
load net {ry(0).lpi#1.sg1(2)} -attr vt d
load net {ry(0).lpi#1.sg1(3)} -attr vt d
load net {ry(0).lpi#1.sg1(4)} -attr vt d
load net {ry(0).lpi#1.sg1(5)} -attr vt d
load net {ry(0).lpi#1.sg1(6)} -attr vt d
load net {ry(0).lpi#1.sg1(7)} -attr vt d
load net {ry(0).lpi#1.sg1(8)} -attr vt d
load net {ry(0).lpi#1.sg1(9)} -attr vt d
load net {ry(0).lpi#1.sg1(10)} -attr vt d
load net {ry(0).lpi#1.sg1(11)} -attr vt d
load net {ry(0).lpi#1.sg1(12)} -attr vt d
load net {ry(0).lpi#1.sg1(13)} -attr vt d
load net {ry(0).lpi#1.sg1(14)} -attr vt d
load netBundle {ry(0).lpi#1.sg1} 15 {ry(0).lpi#1.sg1(0)} {ry(0).lpi#1.sg1(1)} {ry(0).lpi#1.sg1(2)} {ry(0).lpi#1.sg1(3)} {ry(0).lpi#1.sg1(4)} {ry(0).lpi#1.sg1(5)} {ry(0).lpi#1.sg1(6)} {ry(0).lpi#1.sg1(7)} {ry(0).lpi#1.sg1(8)} {ry(0).lpi#1.sg1(9)} {ry(0).lpi#1.sg1(10)} {ry(0).lpi#1.sg1(11)} {ry(0).lpi#1.sg1(12)} {ry(0).lpi#1.sg1(13)} {ry(0).lpi#1.sg1(14)} -attr xrf 42320 -attr oid 39 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(0)} -attr vt d
load net {gy(0).lpi#1.sg1(1)} -attr vt d
load net {gy(0).lpi#1.sg1(2)} -attr vt d
load net {gy(0).lpi#1.sg1(3)} -attr vt d
load net {gy(0).lpi#1.sg1(4)} -attr vt d
load net {gy(0).lpi#1.sg1(5)} -attr vt d
load net {gy(0).lpi#1.sg1(6)} -attr vt d
load net {gy(0).lpi#1.sg1(7)} -attr vt d
load net {gy(0).lpi#1.sg1(8)} -attr vt d
load net {gy(0).lpi#1.sg1(9)} -attr vt d
load net {gy(0).lpi#1.sg1(10)} -attr vt d
load net {gy(0).lpi#1.sg1(11)} -attr vt d
load net {gy(0).lpi#1.sg1(12)} -attr vt d
load net {gy(0).lpi#1.sg1(13)} -attr vt d
load net {gy(0).lpi#1.sg1(14)} -attr vt d
load netBundle {gy(0).lpi#1.sg1} 15 {gy(0).lpi#1.sg1(0)} {gy(0).lpi#1.sg1(1)} {gy(0).lpi#1.sg1(2)} {gy(0).lpi#1.sg1(3)} {gy(0).lpi#1.sg1(4)} {gy(0).lpi#1.sg1(5)} {gy(0).lpi#1.sg1(6)} {gy(0).lpi#1.sg1(7)} {gy(0).lpi#1.sg1(8)} {gy(0).lpi#1.sg1(9)} {gy(0).lpi#1.sg1(10)} {gy(0).lpi#1.sg1(11)} {gy(0).lpi#1.sg1(12)} {gy(0).lpi#1.sg1(13)} {gy(0).lpi#1.sg1(14)} -attr xrf 42321 -attr oid 40 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(0)} -attr vt d
load net {by(0).lpi#1.sg1(1)} -attr vt d
load net {by(0).lpi#1.sg1(2)} -attr vt d
load net {by(0).lpi#1.sg1(3)} -attr vt d
load net {by(0).lpi#1.sg1(4)} -attr vt d
load net {by(0).lpi#1.sg1(5)} -attr vt d
load net {by(0).lpi#1.sg1(6)} -attr vt d
load net {by(0).lpi#1.sg1(7)} -attr vt d
load net {by(0).lpi#1.sg1(8)} -attr vt d
load net {by(0).lpi#1.sg1(9)} -attr vt d
load net {by(0).lpi#1.sg1(10)} -attr vt d
load net {by(0).lpi#1.sg1(11)} -attr vt d
load net {by(0).lpi#1.sg1(12)} -attr vt d
load net {by(0).lpi#1.sg1(13)} -attr vt d
load net {by(0).lpi#1.sg1(14)} -attr vt d
load netBundle {by(0).lpi#1.sg1} 15 {by(0).lpi#1.sg1(0)} {by(0).lpi#1.sg1(1)} {by(0).lpi#1.sg1(2)} {by(0).lpi#1.sg1(3)} {by(0).lpi#1.sg1(4)} {by(0).lpi#1.sg1(5)} {by(0).lpi#1.sg1(6)} {by(0).lpi#1.sg1(7)} {by(0).lpi#1.sg1(8)} {by(0).lpi#1.sg1(9)} {by(0).lpi#1.sg1(10)} {by(0).lpi#1.sg1(11)} {by(0).lpi#1.sg1(12)} {by(0).lpi#1.sg1(13)} {by(0).lpi#1.sg1(14)} -attr xrf 42322 -attr oid 41 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(0)} -attr vt d
load net {ry(2).lpi#1.sg1(1)} -attr vt d
load net {ry(2).lpi#1.sg1(2)} -attr vt d
load net {ry(2).lpi#1.sg1(3)} -attr vt d
load net {ry(2).lpi#1.sg1(4)} -attr vt d
load net {ry(2).lpi#1.sg1(5)} -attr vt d
load net {ry(2).lpi#1.sg1(6)} -attr vt d
load net {ry(2).lpi#1.sg1(7)} -attr vt d
load net {ry(2).lpi#1.sg1(8)} -attr vt d
load net {ry(2).lpi#1.sg1(9)} -attr vt d
load net {ry(2).lpi#1.sg1(10)} -attr vt d
load net {ry(2).lpi#1.sg1(11)} -attr vt d
load net {ry(2).lpi#1.sg1(12)} -attr vt d
load net {ry(2).lpi#1.sg1(13)} -attr vt d
load net {ry(2).lpi#1.sg1(14)} -attr vt d
load netBundle {ry(2).lpi#1.sg1} 15 {ry(2).lpi#1.sg1(0)} {ry(2).lpi#1.sg1(1)} {ry(2).lpi#1.sg1(2)} {ry(2).lpi#1.sg1(3)} {ry(2).lpi#1.sg1(4)} {ry(2).lpi#1.sg1(5)} {ry(2).lpi#1.sg1(6)} {ry(2).lpi#1.sg1(7)} {ry(2).lpi#1.sg1(8)} {ry(2).lpi#1.sg1(9)} {ry(2).lpi#1.sg1(10)} {ry(2).lpi#1.sg1(11)} {ry(2).lpi#1.sg1(12)} {ry(2).lpi#1.sg1(13)} {ry(2).lpi#1.sg1(14)} -attr xrf 42323 -attr oid 42 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(0)} -attr vt d
load net {gy(2).lpi#1.sg1(1)} -attr vt d
load net {gy(2).lpi#1.sg1(2)} -attr vt d
load net {gy(2).lpi#1.sg1(3)} -attr vt d
load net {gy(2).lpi#1.sg1(4)} -attr vt d
load net {gy(2).lpi#1.sg1(5)} -attr vt d
load net {gy(2).lpi#1.sg1(6)} -attr vt d
load net {gy(2).lpi#1.sg1(7)} -attr vt d
load net {gy(2).lpi#1.sg1(8)} -attr vt d
load net {gy(2).lpi#1.sg1(9)} -attr vt d
load net {gy(2).lpi#1.sg1(10)} -attr vt d
load net {gy(2).lpi#1.sg1(11)} -attr vt d
load net {gy(2).lpi#1.sg1(12)} -attr vt d
load net {gy(2).lpi#1.sg1(13)} -attr vt d
load net {gy(2).lpi#1.sg1(14)} -attr vt d
load netBundle {gy(2).lpi#1.sg1} 15 {gy(2).lpi#1.sg1(0)} {gy(2).lpi#1.sg1(1)} {gy(2).lpi#1.sg1(2)} {gy(2).lpi#1.sg1(3)} {gy(2).lpi#1.sg1(4)} {gy(2).lpi#1.sg1(5)} {gy(2).lpi#1.sg1(6)} {gy(2).lpi#1.sg1(7)} {gy(2).lpi#1.sg1(8)} {gy(2).lpi#1.sg1(9)} {gy(2).lpi#1.sg1(10)} {gy(2).lpi#1.sg1(11)} {gy(2).lpi#1.sg1(12)} {gy(2).lpi#1.sg1(13)} {gy(2).lpi#1.sg1(14)} -attr xrf 42324 -attr oid 43 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(0)} -attr vt d
load net {by(2).lpi#1.sg1(1)} -attr vt d
load net {by(2).lpi#1.sg1(2)} -attr vt d
load net {by(2).lpi#1.sg1(3)} -attr vt d
load net {by(2).lpi#1.sg1(4)} -attr vt d
load net {by(2).lpi#1.sg1(5)} -attr vt d
load net {by(2).lpi#1.sg1(6)} -attr vt d
load net {by(2).lpi#1.sg1(7)} -attr vt d
load net {by(2).lpi#1.sg1(8)} -attr vt d
load net {by(2).lpi#1.sg1(9)} -attr vt d
load net {by(2).lpi#1.sg1(10)} -attr vt d
load net {by(2).lpi#1.sg1(11)} -attr vt d
load net {by(2).lpi#1.sg1(12)} -attr vt d
load net {by(2).lpi#1.sg1(13)} -attr vt d
load net {by(2).lpi#1.sg1(14)} -attr vt d
load netBundle {by(2).lpi#1.sg1} 15 {by(2).lpi#1.sg1(0)} {by(2).lpi#1.sg1(1)} {by(2).lpi#1.sg1(2)} {by(2).lpi#1.sg1(3)} {by(2).lpi#1.sg1(4)} {by(2).lpi#1.sg1(5)} {by(2).lpi#1.sg1(6)} {by(2).lpi#1.sg1(7)} {by(2).lpi#1.sg1(8)} {by(2).lpi#1.sg1(9)} {by(2).lpi#1.sg1(10)} {by(2).lpi#1.sg1(11)} {by(2).lpi#1.sg1(12)} {by(2).lpi#1.sg1(13)} {by(2).lpi#1.sg1(14)} -attr xrf 42325 -attr oid 44 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {abs:abs:return#5.lpi#1.dfm:mx0(0)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(1)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(2)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(3)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(4)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(5)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(6)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(7)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(8)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(9)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(10)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(11)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(12)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(13)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(14)} -attr vt d
load net {abs:abs:return#5.lpi#1.dfm:mx0(15)} -attr vt d
load netBundle {abs:abs:return#5.lpi#1.dfm:mx0} 16 {abs:abs:return#5.lpi#1.dfm:mx0(0)} {abs:abs:return#5.lpi#1.dfm:mx0(1)} {abs:abs:return#5.lpi#1.dfm:mx0(2)} {abs:abs:return#5.lpi#1.dfm:mx0(3)} {abs:abs:return#5.lpi#1.dfm:mx0(4)} {abs:abs:return#5.lpi#1.dfm:mx0(5)} {abs:abs:return#5.lpi#1.dfm:mx0(6)} {abs:abs:return#5.lpi#1.dfm:mx0(7)} {abs:abs:return#5.lpi#1.dfm:mx0(8)} {abs:abs:return#5.lpi#1.dfm:mx0(9)} {abs:abs:return#5.lpi#1.dfm:mx0(10)} {abs:abs:return#5.lpi#1.dfm:mx0(11)} {abs:abs:return#5.lpi#1.dfm:mx0(12)} {abs:abs:return#5.lpi#1.dfm:mx0(13)} {abs:abs:return#5.lpi#1.dfm:mx0(14)} {abs:abs:return#5.lpi#1.dfm:mx0(15)} -attr xrf 42326 -attr oid 45 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(0)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(1)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(2)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(3)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(4)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(5)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(6)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(7)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(8)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(9)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(10)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(11)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(12)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(13)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(14)} -attr vt d
load net {abs:abs:return#4.lpi#1.dfm:mx0(15)} -attr vt d
load netBundle {abs:abs:return#4.lpi#1.dfm:mx0} 16 {abs:abs:return#4.lpi#1.dfm:mx0(0)} {abs:abs:return#4.lpi#1.dfm:mx0(1)} {abs:abs:return#4.lpi#1.dfm:mx0(2)} {abs:abs:return#4.lpi#1.dfm:mx0(3)} {abs:abs:return#4.lpi#1.dfm:mx0(4)} {abs:abs:return#4.lpi#1.dfm:mx0(5)} {abs:abs:return#4.lpi#1.dfm:mx0(6)} {abs:abs:return#4.lpi#1.dfm:mx0(7)} {abs:abs:return#4.lpi#1.dfm:mx0(8)} {abs:abs:return#4.lpi#1.dfm:mx0(9)} {abs:abs:return#4.lpi#1.dfm:mx0(10)} {abs:abs:return#4.lpi#1.dfm:mx0(11)} {abs:abs:return#4.lpi#1.dfm:mx0(12)} {abs:abs:return#4.lpi#1.dfm:mx0(13)} {abs:abs:return#4.lpi#1.dfm:mx0(14)} {abs:abs:return#4.lpi#1.dfm:mx0(15)} -attr xrf 42327 -attr oid 46 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(0)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(1)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(2)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(3)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(4)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(5)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(6)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(7)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(8)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(9)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(10)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(11)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(12)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(13)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(14)} -attr vt d
load net {abs:abs:return#3.lpi#1.dfm:mx0(15)} -attr vt d
load netBundle {abs:abs:return#3.lpi#1.dfm:mx0} 16 {abs:abs:return#3.lpi#1.dfm:mx0(0)} {abs:abs:return#3.lpi#1.dfm:mx0(1)} {abs:abs:return#3.lpi#1.dfm:mx0(2)} {abs:abs:return#3.lpi#1.dfm:mx0(3)} {abs:abs:return#3.lpi#1.dfm:mx0(4)} {abs:abs:return#3.lpi#1.dfm:mx0(5)} {abs:abs:return#3.lpi#1.dfm:mx0(6)} {abs:abs:return#3.lpi#1.dfm:mx0(7)} {abs:abs:return#3.lpi#1.dfm:mx0(8)} {abs:abs:return#3.lpi#1.dfm:mx0(9)} {abs:abs:return#3.lpi#1.dfm:mx0(10)} {abs:abs:return#3.lpi#1.dfm:mx0(11)} {abs:abs:return#3.lpi#1.dfm:mx0(12)} {abs:abs:return#3.lpi#1.dfm:mx0(13)} {abs:abs:return#3.lpi#1.dfm:mx0(14)} {abs:abs:return#3.lpi#1.dfm:mx0(15)} -attr xrf 42328 -attr oid 47 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {i#8.sva(0)} -attr vt d
load net {i#8.sva(1)} -attr vt d
load netBundle {i#8.sva} 2 {i#8.sva(0)} {i#8.sva(1)} -attr xrf 42329 -attr oid 48 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#9.sva(0)} -attr vt d
load net {i#9.sva(1)} -attr vt d
load netBundle {i#9.sva} 2 {i#9.sva(0)} {i#9.sva(1)} -attr xrf 42330 -attr oid 49 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.sva}
load net {i#7.sva(0)} -attr vt d
load net {i#7.sva(1)} -attr vt d
load netBundle {i#7.sva} 2 {i#7.sva(0)} {i#7.sva(1)} -attr xrf 42331 -attr oid 50 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {abs:abs:return#2.lpi#1.dfm:mx0(0)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(1)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(2)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(3)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(4)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(5)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(6)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(7)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(8)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(9)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(10)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(11)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(12)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(13)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(14)} -attr vt d
load net {abs:abs:return#2.lpi#1.dfm:mx0(15)} -attr vt d
load netBundle {abs:abs:return#2.lpi#1.dfm:mx0} 16 {abs:abs:return#2.lpi#1.dfm:mx0(0)} {abs:abs:return#2.lpi#1.dfm:mx0(1)} {abs:abs:return#2.lpi#1.dfm:mx0(2)} {abs:abs:return#2.lpi#1.dfm:mx0(3)} {abs:abs:return#2.lpi#1.dfm:mx0(4)} {abs:abs:return#2.lpi#1.dfm:mx0(5)} {abs:abs:return#2.lpi#1.dfm:mx0(6)} {abs:abs:return#2.lpi#1.dfm:mx0(7)} {abs:abs:return#2.lpi#1.dfm:mx0(8)} {abs:abs:return#2.lpi#1.dfm:mx0(9)} {abs:abs:return#2.lpi#1.dfm:mx0(10)} {abs:abs:return#2.lpi#1.dfm:mx0(11)} {abs:abs:return#2.lpi#1.dfm:mx0(12)} {abs:abs:return#2.lpi#1.dfm:mx0(13)} {abs:abs:return#2.lpi#1.dfm:mx0(14)} {abs:abs:return#2.lpi#1.dfm:mx0(15)} -attr xrf 42332 -attr oid 51 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(0)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(1)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(2)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(3)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(4)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(5)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(6)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(7)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(8)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(9)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(10)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(11)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(12)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(13)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(14)} -attr vt d
load net {abs:abs:return#1.lpi#1.dfm:mx0(15)} -attr vt d
load netBundle {abs:abs:return#1.lpi#1.dfm:mx0} 16 {abs:abs:return#1.lpi#1.dfm:mx0(0)} {abs:abs:return#1.lpi#1.dfm:mx0(1)} {abs:abs:return#1.lpi#1.dfm:mx0(2)} {abs:abs:return#1.lpi#1.dfm:mx0(3)} {abs:abs:return#1.lpi#1.dfm:mx0(4)} {abs:abs:return#1.lpi#1.dfm:mx0(5)} {abs:abs:return#1.lpi#1.dfm:mx0(6)} {abs:abs:return#1.lpi#1.dfm:mx0(7)} {abs:abs:return#1.lpi#1.dfm:mx0(8)} {abs:abs:return#1.lpi#1.dfm:mx0(9)} {abs:abs:return#1.lpi#1.dfm:mx0(10)} {abs:abs:return#1.lpi#1.dfm:mx0(11)} {abs:abs:return#1.lpi#1.dfm:mx0(12)} {abs:abs:return#1.lpi#1.dfm:mx0(13)} {abs:abs:return#1.lpi#1.dfm:mx0(14)} {abs:abs:return#1.lpi#1.dfm:mx0(15)} -attr xrf 42333 -attr oid 52 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(0)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(1)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(2)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(3)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(4)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(5)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(6)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(7)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(8)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(9)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(10)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(11)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(12)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(13)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(14)} -attr vt d
load net {abs:abs:return.lpi#1.dfm:mx0(15)} -attr vt d
load netBundle {abs:abs:return.lpi#1.dfm:mx0} 16 {abs:abs:return.lpi#1.dfm:mx0(0)} {abs:abs:return.lpi#1.dfm:mx0(1)} {abs:abs:return.lpi#1.dfm:mx0(2)} {abs:abs:return.lpi#1.dfm:mx0(3)} {abs:abs:return.lpi#1.dfm:mx0(4)} {abs:abs:return.lpi#1.dfm:mx0(5)} {abs:abs:return.lpi#1.dfm:mx0(6)} {abs:abs:return.lpi#1.dfm:mx0(7)} {abs:abs:return.lpi#1.dfm:mx0(8)} {abs:abs:return.lpi#1.dfm:mx0(9)} {abs:abs:return.lpi#1.dfm:mx0(10)} {abs:abs:return.lpi#1.dfm:mx0(11)} {abs:abs:return.lpi#1.dfm:mx0(12)} {abs:abs:return.lpi#1.dfm:mx0(13)} {abs:abs:return.lpi#1.dfm:mx0(14)} {abs:abs:return.lpi#1.dfm:mx0(15)} -attr xrf 42334 -attr oid 53 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {SHIFT:acc#1.psp(0)} -attr vt d
load net {SHIFT:acc#1.psp(1)} -attr vt d
load netBundle {SHIFT:acc#1.psp} 2 {SHIFT:acc#1.psp(0)} {SHIFT:acc#1.psp(1)} -attr xrf 42335 -attr oid 54 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {green#3.sva(0)} -attr vt d
load net {green#3.sva(1)} -attr vt d
load net {green#3.sva(2)} -attr vt d
load net {green#3.sva(3)} -attr vt d
load net {green#3.sva(4)} -attr vt d
load net {green#3.sva(5)} -attr vt d
load net {green#3.sva(6)} -attr vt d
load net {green#3.sva(7)} -attr vt d
load net {green#3.sva(8)} -attr vt d
load net {green#3.sva(9)} -attr vt d
load net {green#3.sva(10)} -attr vt d
load net {green#3.sva(11)} -attr vt d
load net {green#3.sva(12)} -attr vt d
load net {green#3.sva(13)} -attr vt d
load net {green#3.sva(14)} -attr vt d
load net {green#3.sva(15)} -attr vt d
load netBundle {green#3.sva} 16 {green#3.sva(0)} {green#3.sva(1)} {green#3.sva(2)} {green#3.sva(3)} {green#3.sva(4)} {green#3.sva(5)} {green#3.sva(6)} {green#3.sva(7)} {green#3.sva(8)} {green#3.sva(9)} {green#3.sva(10)} {green#3.sva(11)} {green#3.sva(12)} {green#3.sva(13)} {green#3.sva(14)} {green#3.sva(15)} -attr xrf 42336 -attr oid 55 -attr vt d -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {blue#3.sva(0)} -attr vt d
load net {blue#3.sva(1)} -attr vt d
load net {blue#3.sva(2)} -attr vt d
load net {blue#3.sva(3)} -attr vt d
load net {blue#3.sva(4)} -attr vt d
load net {blue#3.sva(5)} -attr vt d
load net {blue#3.sva(6)} -attr vt d
load net {blue#3.sva(7)} -attr vt d
load net {blue#3.sva(8)} -attr vt d
load net {blue#3.sva(9)} -attr vt d
load net {blue#3.sva(10)} -attr vt d
load net {blue#3.sva(11)} -attr vt d
load net {blue#3.sva(12)} -attr vt d
load net {blue#3.sva(13)} -attr vt d
load net {blue#3.sva(14)} -attr vt d
load net {blue#3.sva(15)} -attr vt d
load netBundle {blue#3.sva} 16 {blue#3.sva(0)} {blue#3.sva(1)} {blue#3.sva(2)} {blue#3.sva(3)} {blue#3.sva(4)} {blue#3.sva(5)} {blue#3.sva(6)} {blue#3.sva(7)} {blue#3.sva(8)} {blue#3.sva(9)} {blue#3.sva(10)} {blue#3.sva(11)} {blue#3.sva(12)} {blue#3.sva(13)} {blue#3.sva(14)} {blue#3.sva(15)} -attr xrf 42337 -attr oid 56 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {red#3.sva(0)} -attr vt d
load net {red#3.sva(1)} -attr vt d
load net {red#3.sva(2)} -attr vt d
load net {red#3.sva(3)} -attr vt d
load net {red#3.sva(4)} -attr vt d
load net {red#3.sva(5)} -attr vt d
load net {red#3.sva(6)} -attr vt d
load net {red#3.sva(7)} -attr vt d
load net {red#3.sva(8)} -attr vt d
load net {red#3.sva(9)} -attr vt d
load net {red#3.sva(10)} -attr vt d
load net {red#3.sva(11)} -attr vt d
load net {red#3.sva(12)} -attr vt d
load net {red#3.sva(13)} -attr vt d
load net {red#3.sva(14)} -attr vt d
load net {red#3.sva(15)} -attr vt d
load netBundle {red#3.sva} 16 {red#3.sva(0)} {red#3.sva(1)} {red#3.sva(2)} {red#3.sva(3)} {red#3.sva(4)} {red#3.sva(5)} {red#3.sva(6)} {red#3.sva(7)} {red#3.sva(8)} {red#3.sva(9)} {red#3.sva(10)} {red#3.sva(11)} {red#3.sva(12)} {red#3.sva(13)} {red#3.sva(14)} {red#3.sva(15)} -attr xrf 42338 -attr oid 57 -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {i#6.sva(0)} -attr vt d
load net {i#6.sva(1)} -attr vt d
load netBundle {i#6.sva} 2 {i#6.sva(0)} {i#6.sva(1)} -attr xrf 42339 -attr oid 58 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {by(2).sva(0)} -attr vt d
load net {by(2).sva(1)} -attr vt d
load net {by(2).sva(2)} -attr vt d
load net {by(2).sva(3)} -attr vt d
load net {by(2).sva(4)} -attr vt d
load net {by(2).sva(5)} -attr vt d
load net {by(2).sva(6)} -attr vt d
load net {by(2).sva(7)} -attr vt d
load net {by(2).sva(8)} -attr vt d
load net {by(2).sva(9)} -attr vt d
load net {by(2).sva(10)} -attr vt d
load net {by(2).sva(11)} -attr vt d
load net {by(2).sva(12)} -attr vt d
load net {by(2).sva(13)} -attr vt d
load net {by(2).sva(14)} -attr vt d
load net {by(2).sva(15)} -attr vt d
load netBundle {by(2).sva} 16 {by(2).sva(0)} {by(2).sva(1)} {by(2).sva(2)} {by(2).sva(3)} {by(2).sva(4)} {by(2).sva(5)} {by(2).sva(6)} {by(2).sva(7)} {by(2).sva(8)} {by(2).sva(9)} {by(2).sva(10)} {by(2).sva(11)} {by(2).sva(12)} {by(2).sva(13)} {by(2).sva(14)} {by(2).sva(15)} -attr xrf 42340 -attr oid 59 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva#2(0)} -attr vt d
load net {by(2).sva#2(1)} -attr vt d
load net {by(2).sva#2(2)} -attr vt d
load net {by(2).sva#2(3)} -attr vt d
load net {by(2).sva#2(4)} -attr vt d
load net {by(2).sva#2(5)} -attr vt d
load net {by(2).sva#2(6)} -attr vt d
load net {by(2).sva#2(7)} -attr vt d
load net {by(2).sva#2(8)} -attr vt d
load net {by(2).sva#2(9)} -attr vt d
load net {by(2).sva#2(10)} -attr vt d
load net {by(2).sva#2(11)} -attr vt d
load net {by(2).sva#2(12)} -attr vt d
load net {by(2).sva#2(13)} -attr vt d
load net {by(2).sva#2(14)} -attr vt d
load net {by(2).sva#2(15)} -attr vt d
load netBundle {by(2).sva#2} 16 {by(2).sva#2(0)} {by(2).sva#2(1)} {by(2).sva#2(2)} {by(2).sva#2(3)} {by(2).sva#2(4)} {by(2).sva#2(5)} {by(2).sva#2(6)} {by(2).sva#2(7)} {by(2).sva#2(8)} {by(2).sva#2(9)} {by(2).sva#2(10)} {by(2).sva#2(11)} {by(2).sva#2(12)} {by(2).sva#2(13)} {by(2).sva#2(14)} {by(2).sva#2(15)} -attr xrf 42341 -attr oid 60 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {gy(2).sva(0)} -attr vt d
load net {gy(2).sva(1)} -attr vt d
load net {gy(2).sva(2)} -attr vt d
load net {gy(2).sva(3)} -attr vt d
load net {gy(2).sva(4)} -attr vt d
load net {gy(2).sva(5)} -attr vt d
load net {gy(2).sva(6)} -attr vt d
load net {gy(2).sva(7)} -attr vt d
load net {gy(2).sva(8)} -attr vt d
load net {gy(2).sva(9)} -attr vt d
load net {gy(2).sva(10)} -attr vt d
load net {gy(2).sva(11)} -attr vt d
load net {gy(2).sva(12)} -attr vt d
load net {gy(2).sva(13)} -attr vt d
load net {gy(2).sva(14)} -attr vt d
load net {gy(2).sva(15)} -attr vt d
load netBundle {gy(2).sva} 16 {gy(2).sva(0)} {gy(2).sva(1)} {gy(2).sva(2)} {gy(2).sva(3)} {gy(2).sva(4)} {gy(2).sva(5)} {gy(2).sva(6)} {gy(2).sva(7)} {gy(2).sva(8)} {gy(2).sva(9)} {gy(2).sva(10)} {gy(2).sva(11)} {gy(2).sva(12)} {gy(2).sva(13)} {gy(2).sva(14)} {gy(2).sva(15)} -attr xrf 42342 -attr oid 61 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva#2(0)} -attr vt d
load net {gy(2).sva#2(1)} -attr vt d
load net {gy(2).sva#2(2)} -attr vt d
load net {gy(2).sva#2(3)} -attr vt d
load net {gy(2).sva#2(4)} -attr vt d
load net {gy(2).sva#2(5)} -attr vt d
load net {gy(2).sva#2(6)} -attr vt d
load net {gy(2).sva#2(7)} -attr vt d
load net {gy(2).sva#2(8)} -attr vt d
load net {gy(2).sva#2(9)} -attr vt d
load net {gy(2).sva#2(10)} -attr vt d
load net {gy(2).sva#2(11)} -attr vt d
load net {gy(2).sva#2(12)} -attr vt d
load net {gy(2).sva#2(13)} -attr vt d
load net {gy(2).sva#2(14)} -attr vt d
load net {gy(2).sva#2(15)} -attr vt d
load netBundle {gy(2).sva#2} 16 {gy(2).sva#2(0)} {gy(2).sva#2(1)} {gy(2).sva#2(2)} {gy(2).sva#2(3)} {gy(2).sva#2(4)} {gy(2).sva#2(5)} {gy(2).sva#2(6)} {gy(2).sva#2(7)} {gy(2).sva#2(8)} {gy(2).sva#2(9)} {gy(2).sva#2(10)} {gy(2).sva#2(11)} {gy(2).sva#2(12)} {gy(2).sva#2(13)} {gy(2).sva#2(14)} {gy(2).sva#2(15)} -attr xrf 42343 -attr oid 62 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {ry(2).sva(0)} -attr vt d
load net {ry(2).sva(1)} -attr vt d
load net {ry(2).sva(2)} -attr vt d
load net {ry(2).sva(3)} -attr vt d
load net {ry(2).sva(4)} -attr vt d
load net {ry(2).sva(5)} -attr vt d
load net {ry(2).sva(6)} -attr vt d
load net {ry(2).sva(7)} -attr vt d
load net {ry(2).sva(8)} -attr vt d
load net {ry(2).sva(9)} -attr vt d
load net {ry(2).sva(10)} -attr vt d
load net {ry(2).sva(11)} -attr vt d
load net {ry(2).sva(12)} -attr vt d
load net {ry(2).sva(13)} -attr vt d
load net {ry(2).sva(14)} -attr vt d
load net {ry(2).sva(15)} -attr vt d
load netBundle {ry(2).sva} 16 {ry(2).sva(0)} {ry(2).sva(1)} {ry(2).sva(2)} {ry(2).sva(3)} {ry(2).sva(4)} {ry(2).sva(5)} {ry(2).sva(6)} {ry(2).sva(7)} {ry(2).sva(8)} {ry(2).sva(9)} {ry(2).sva(10)} {ry(2).sva(11)} {ry(2).sva(12)} {ry(2).sva(13)} {ry(2).sva(14)} {ry(2).sva(15)} -attr xrf 42344 -attr oid 63 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva#2(0)} -attr vt d
load net {ry(2).sva#2(1)} -attr vt d
load net {ry(2).sva#2(2)} -attr vt d
load net {ry(2).sva#2(3)} -attr vt d
load net {ry(2).sva#2(4)} -attr vt d
load net {ry(2).sva#2(5)} -attr vt d
load net {ry(2).sva#2(6)} -attr vt d
load net {ry(2).sva#2(7)} -attr vt d
load net {ry(2).sva#2(8)} -attr vt d
load net {ry(2).sva#2(9)} -attr vt d
load net {ry(2).sva#2(10)} -attr vt d
load net {ry(2).sva#2(11)} -attr vt d
load net {ry(2).sva#2(12)} -attr vt d
load net {ry(2).sva#2(13)} -attr vt d
load net {ry(2).sva#2(14)} -attr vt d
load net {ry(2).sva#2(15)} -attr vt d
load netBundle {ry(2).sva#2} 16 {ry(2).sva#2(0)} {ry(2).sva#2(1)} {ry(2).sva#2(2)} {ry(2).sva#2(3)} {ry(2).sva#2(4)} {ry(2).sva#2(5)} {ry(2).sva#2(6)} {ry(2).sva#2(7)} {ry(2).sva#2(8)} {ry(2).sva#2(9)} {ry(2).sva#2(10)} {ry(2).sva#2(11)} {ry(2).sva#2(12)} {ry(2).sva#2(13)} {ry(2).sva#2(14)} {ry(2).sva#2(15)} -attr xrf 42345 -attr oid 64 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ACC3:if:acc#18.itm(0)} -attr vt d
load net {ACC3:if:acc#18.itm(1)} -attr vt d
load net {ACC3:if:acc#18.itm(2)} -attr vt d
load net {ACC3:if:acc#18.itm(3)} -attr vt d
load net {ACC3:if:acc#18.itm(4)} -attr vt d
load net {ACC3:if:acc#18.itm(5)} -attr vt d
load net {ACC3:if:acc#18.itm(6)} -attr vt d
load net {ACC3:if:acc#18.itm(7)} -attr vt d
load net {ACC3:if:acc#18.itm(8)} -attr vt d
load net {ACC3:if:acc#18.itm(9)} -attr vt d
load net {ACC3:if:acc#18.itm(10)} -attr vt d
load net {ACC3:if:acc#18.itm(11)} -attr vt d
load net {ACC3:if:acc#18.itm(12)} -attr vt d
load net {ACC3:if:acc#18.itm(13)} -attr vt d
load net {ACC3:if:acc#18.itm(14)} -attr vt d
load net {ACC3:if:acc#18.itm(15)} -attr vt d
load net {ACC3:if:acc#18.itm(16)} -attr vt d
load netBundle {ACC3:if:acc#18.itm} 17 {ACC3:if:acc#18.itm(0)} {ACC3:if:acc#18.itm(1)} {ACC3:if:acc#18.itm(2)} {ACC3:if:acc#18.itm(3)} {ACC3:if:acc#18.itm(4)} {ACC3:if:acc#18.itm(5)} {ACC3:if:acc#18.itm(6)} {ACC3:if:acc#18.itm(7)} {ACC3:if:acc#18.itm(8)} {ACC3:if:acc#18.itm(9)} {ACC3:if:acc#18.itm(10)} {ACC3:if:acc#18.itm(11)} {ACC3:if:acc#18.itm(12)} {ACC3:if:acc#18.itm(13)} {ACC3:if:acc#18.itm(14)} {ACC3:if:acc#18.itm(15)} {ACC3:if:acc#18.itm(16)} -attr xrf 42346 -attr oid 65 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc.itm(0)} -attr vt d
load net {ACC3:if:acc.itm(1)} -attr vt d
load net {ACC3:if:acc.itm(2)} -attr vt d
load net {ACC3:if:acc.itm(3)} -attr vt d
load net {ACC3:if:acc.itm(4)} -attr vt d
load net {ACC3:if:acc.itm(5)} -attr vt d
load net {ACC3:if:acc.itm(6)} -attr vt d
load net {ACC3:if:acc.itm(7)} -attr vt d
load net {ACC3:if:acc.itm(8)} -attr vt d
load net {ACC3:if:acc.itm(9)} -attr vt d
load net {ACC3:if:acc.itm(10)} -attr vt d
load net {ACC3:if:acc.itm(11)} -attr vt d
load net {ACC3:if:acc.itm(12)} -attr vt d
load net {ACC3:if:acc.itm(13)} -attr vt d
load net {ACC3:if:acc.itm(14)} -attr vt d
load net {ACC3:if:acc.itm(15)} -attr vt d
load net {ACC3:if:acc.itm(16)} -attr vt d
load netBundle {ACC3:if:acc.itm} 17 {ACC3:if:acc.itm(0)} {ACC3:if:acc.itm(1)} {ACC3:if:acc.itm(2)} {ACC3:if:acc.itm(3)} {ACC3:if:acc.itm(4)} {ACC3:if:acc.itm(5)} {ACC3:if:acc.itm(6)} {ACC3:if:acc.itm(7)} {ACC3:if:acc.itm(8)} {ACC3:if:acc.itm(9)} {ACC3:if:acc.itm(10)} {ACC3:if:acc.itm(11)} {ACC3:if:acc.itm(12)} {ACC3:if:acc.itm(13)} {ACC3:if:acc.itm(14)} {ACC3:if:acc.itm(15)} {ACC3:if:acc.itm(16)} -attr xrf 42347 -attr oid 66 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc#17.itm(0)} -attr vt d
load net {ACC3:if:acc#17.itm(1)} -attr vt d
load net {ACC3:if:acc#17.itm(2)} -attr vt d
load net {ACC3:if:acc#17.itm(3)} -attr vt d
load net {ACC3:if:acc#17.itm(4)} -attr vt d
load net {ACC3:if:acc#17.itm(5)} -attr vt d
load net {ACC3:if:acc#17.itm(6)} -attr vt d
load net {ACC3:if:acc#17.itm(7)} -attr vt d
load net {ACC3:if:acc#17.itm(8)} -attr vt d
load net {ACC3:if:acc#17.itm(9)} -attr vt d
load net {ACC3:if:acc#17.itm(10)} -attr vt d
load net {ACC3:if:acc#17.itm(11)} -attr vt d
load net {ACC3:if:acc#17.itm(12)} -attr vt d
load net {ACC3:if:acc#17.itm(13)} -attr vt d
load net {ACC3:if:acc#17.itm(14)} -attr vt d
load net {ACC3:if:acc#17.itm(15)} -attr vt d
load net {ACC3:if:acc#17.itm(16)} -attr vt d
load netBundle {ACC3:if:acc#17.itm} 17 {ACC3:if:acc#17.itm(0)} {ACC3:if:acc#17.itm(1)} {ACC3:if:acc#17.itm(2)} {ACC3:if:acc#17.itm(3)} {ACC3:if:acc#17.itm(4)} {ACC3:if:acc#17.itm(5)} {ACC3:if:acc#17.itm(6)} {ACC3:if:acc#17.itm(7)} {ACC3:if:acc#17.itm(8)} {ACC3:if:acc#17.itm(9)} {ACC3:if:acc#17.itm(10)} {ACC3:if:acc#17.itm(11)} {ACC3:if:acc#17.itm(12)} {ACC3:if:acc#17.itm(13)} {ACC3:if:acc#17.itm(14)} {ACC3:if:acc#17.itm(15)} {ACC3:if:acc#17.itm(16)} -attr xrf 42348 -attr oid 67 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if#2:acc#18.itm(0)} -attr vt d
load net {ACC3:if#2:acc#18.itm(1)} -attr vt d
load net {ACC3:if#2:acc#18.itm(2)} -attr vt d
load net {ACC3:if#2:acc#18.itm(3)} -attr vt d
load net {ACC3:if#2:acc#18.itm(4)} -attr vt d
load net {ACC3:if#2:acc#18.itm(5)} -attr vt d
load net {ACC3:if#2:acc#18.itm(6)} -attr vt d
load net {ACC3:if#2:acc#18.itm(7)} -attr vt d
load net {ACC3:if#2:acc#18.itm(8)} -attr vt d
load net {ACC3:if#2:acc#18.itm(9)} -attr vt d
load net {ACC3:if#2:acc#18.itm(10)} -attr vt d
load net {ACC3:if#2:acc#18.itm(11)} -attr vt d
load net {ACC3:if#2:acc#18.itm(12)} -attr vt d
load net {ACC3:if#2:acc#18.itm(13)} -attr vt d
load net {ACC3:if#2:acc#18.itm(14)} -attr vt d
load net {ACC3:if#2:acc#18.itm(15)} -attr vt d
load net {ACC3:if#2:acc#18.itm(16)} -attr vt d
load netBundle {ACC3:if#2:acc#18.itm} 17 {ACC3:if#2:acc#18.itm(0)} {ACC3:if#2:acc#18.itm(1)} {ACC3:if#2:acc#18.itm(2)} {ACC3:if#2:acc#18.itm(3)} {ACC3:if#2:acc#18.itm(4)} {ACC3:if#2:acc#18.itm(5)} {ACC3:if#2:acc#18.itm(6)} {ACC3:if#2:acc#18.itm(7)} {ACC3:if#2:acc#18.itm(8)} {ACC3:if#2:acc#18.itm(9)} {ACC3:if#2:acc#18.itm(10)} {ACC3:if#2:acc#18.itm(11)} {ACC3:if#2:acc#18.itm(12)} {ACC3:if#2:acc#18.itm(13)} {ACC3:if#2:acc#18.itm(14)} {ACC3:if#2:acc#18.itm(15)} {ACC3:if#2:acc#18.itm(16)} -attr xrf 42349 -attr oid 68 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc.itm(0)} -attr vt d
load net {ACC3:if#2:acc.itm(1)} -attr vt d
load net {ACC3:if#2:acc.itm(2)} -attr vt d
load net {ACC3:if#2:acc.itm(3)} -attr vt d
load net {ACC3:if#2:acc.itm(4)} -attr vt d
load net {ACC3:if#2:acc.itm(5)} -attr vt d
load net {ACC3:if#2:acc.itm(6)} -attr vt d
load net {ACC3:if#2:acc.itm(7)} -attr vt d
load net {ACC3:if#2:acc.itm(8)} -attr vt d
load net {ACC3:if#2:acc.itm(9)} -attr vt d
load net {ACC3:if#2:acc.itm(10)} -attr vt d
load net {ACC3:if#2:acc.itm(11)} -attr vt d
load net {ACC3:if#2:acc.itm(12)} -attr vt d
load net {ACC3:if#2:acc.itm(13)} -attr vt d
load net {ACC3:if#2:acc.itm(14)} -attr vt d
load net {ACC3:if#2:acc.itm(15)} -attr vt d
load net {ACC3:if#2:acc.itm(16)} -attr vt d
load netBundle {ACC3:if#2:acc.itm} 17 {ACC3:if#2:acc.itm(0)} {ACC3:if#2:acc.itm(1)} {ACC3:if#2:acc.itm(2)} {ACC3:if#2:acc.itm(3)} {ACC3:if#2:acc.itm(4)} {ACC3:if#2:acc.itm(5)} {ACC3:if#2:acc.itm(6)} {ACC3:if#2:acc.itm(7)} {ACC3:if#2:acc.itm(8)} {ACC3:if#2:acc.itm(9)} {ACC3:if#2:acc.itm(10)} {ACC3:if#2:acc.itm(11)} {ACC3:if#2:acc.itm(12)} {ACC3:if#2:acc.itm(13)} {ACC3:if#2:acc.itm(14)} {ACC3:if#2:acc.itm(15)} {ACC3:if#2:acc.itm(16)} -attr xrf 42350 -attr oid 69 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc#17.itm(0)} -attr vt d
load net {ACC3:if#2:acc#17.itm(1)} -attr vt d
load net {ACC3:if#2:acc#17.itm(2)} -attr vt d
load net {ACC3:if#2:acc#17.itm(3)} -attr vt d
load net {ACC3:if#2:acc#17.itm(4)} -attr vt d
load net {ACC3:if#2:acc#17.itm(5)} -attr vt d
load net {ACC3:if#2:acc#17.itm(6)} -attr vt d
load net {ACC3:if#2:acc#17.itm(7)} -attr vt d
load net {ACC3:if#2:acc#17.itm(8)} -attr vt d
load net {ACC3:if#2:acc#17.itm(9)} -attr vt d
load net {ACC3:if#2:acc#17.itm(10)} -attr vt d
load net {ACC3:if#2:acc#17.itm(11)} -attr vt d
load net {ACC3:if#2:acc#17.itm(12)} -attr vt d
load net {ACC3:if#2:acc#17.itm(13)} -attr vt d
load net {ACC3:if#2:acc#17.itm(14)} -attr vt d
load net {ACC3:if#2:acc#17.itm(15)} -attr vt d
load net {ACC3:if#2:acc#17.itm(16)} -attr vt d
load netBundle {ACC3:if#2:acc#17.itm} 17 {ACC3:if#2:acc#17.itm(0)} {ACC3:if#2:acc#17.itm(1)} {ACC3:if#2:acc#17.itm(2)} {ACC3:if#2:acc#17.itm(3)} {ACC3:if#2:acc#17.itm(4)} {ACC3:if#2:acc#17.itm(5)} {ACC3:if#2:acc#17.itm(6)} {ACC3:if#2:acc#17.itm(7)} {ACC3:if#2:acc#17.itm(8)} {ACC3:if#2:acc#17.itm(9)} {ACC3:if#2:acc#17.itm(10)} {ACC3:if#2:acc#17.itm(11)} {ACC3:if#2:acc#17.itm(12)} {ACC3:if#2:acc#17.itm(13)} {ACC3:if#2:acc#17.itm(14)} {ACC3:if#2:acc#17.itm(15)} {ACC3:if#2:acc#17.itm(16)} -attr xrf 42351 -attr oid 70 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {FRAME:intensity:acc.psp.sva(0)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(1)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(2)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(3)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(4)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(5)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(6)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(7)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(8)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(9)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(10)} -attr vt d
load net {FRAME:intensity:acc.psp.sva(11)} -attr vt d
load netBundle {FRAME:intensity:acc.psp.sva} 12 {FRAME:intensity:acc.psp.sva(0)} {FRAME:intensity:acc.psp.sva(1)} {FRAME:intensity:acc.psp.sva(2)} {FRAME:intensity:acc.psp.sva(3)} {FRAME:intensity:acc.psp.sva(4)} {FRAME:intensity:acc.psp.sva(5)} {FRAME:intensity:acc.psp.sva(6)} {FRAME:intensity:acc.psp.sva(7)} {FRAME:intensity:acc.psp.sva(8)} {FRAME:intensity:acc.psp.sva(9)} {FRAME:intensity:acc.psp.sva(10)} {FRAME:intensity:acc.psp.sva(11)} -attr xrf 42352 -attr oid 71 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {acc#1.psp.sva(0)} -attr vt d
load net {acc#1.psp.sva(1)} -attr vt d
load net {acc#1.psp.sva(2)} -attr vt d
load net {acc#1.psp.sva(3)} -attr vt d
load netBundle {acc#1.psp.sva} 4 {acc#1.psp.sva(0)} {acc#1.psp.sva(1)} {acc#1.psp.sva(2)} {acc#1.psp.sva(3)} -attr xrf 42353 -attr oid 72 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#1.psp.sva}
load net {blue#1.lpi#1.dfm(0)} -attr vt d
load net {blue#1.lpi#1.dfm(1)} -attr vt d
load net {blue#1.lpi#1.dfm(2)} -attr vt d
load net {blue#1.lpi#1.dfm(3)} -attr vt d
load net {blue#1.lpi#1.dfm(4)} -attr vt d
load net {blue#1.lpi#1.dfm(5)} -attr vt d
load net {blue#1.lpi#1.dfm(6)} -attr vt d
load net {blue#1.lpi#1.dfm(7)} -attr vt d
load net {blue#1.lpi#1.dfm(8)} -attr vt d
load net {blue#1.lpi#1.dfm(9)} -attr vt d
load net {blue#1.lpi#1.dfm(10)} -attr vt d
load net {blue#1.lpi#1.dfm(11)} -attr vt d
load net {blue#1.lpi#1.dfm(12)} -attr vt d
load net {blue#1.lpi#1.dfm(13)} -attr vt d
load net {blue#1.lpi#1.dfm(14)} -attr vt d
load net {blue#1.lpi#1.dfm(15)} -attr vt d
load netBundle {blue#1.lpi#1.dfm} 16 {blue#1.lpi#1.dfm(0)} {blue#1.lpi#1.dfm(1)} {blue#1.lpi#1.dfm(2)} {blue#1.lpi#1.dfm(3)} {blue#1.lpi#1.dfm(4)} {blue#1.lpi#1.dfm(5)} {blue#1.lpi#1.dfm(6)} {blue#1.lpi#1.dfm(7)} {blue#1.lpi#1.dfm(8)} {blue#1.lpi#1.dfm(9)} {blue#1.lpi#1.dfm(10)} {blue#1.lpi#1.dfm(11)} {blue#1.lpi#1.dfm(12)} {blue#1.lpi#1.dfm(13)} {blue#1.lpi#1.dfm(14)} {blue#1.lpi#1.dfm(15)} -attr xrf 42354 -attr oid 73 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {bx(2).lpi#1.dfm(0)} -attr vt d
load net {bx(2).lpi#1.dfm(1)} -attr vt d
load net {bx(2).lpi#1.dfm(2)} -attr vt d
load net {bx(2).lpi#1.dfm(3)} -attr vt d
load net {bx(2).lpi#1.dfm(4)} -attr vt d
load net {bx(2).lpi#1.dfm(5)} -attr vt d
load net {bx(2).lpi#1.dfm(6)} -attr vt d
load net {bx(2).lpi#1.dfm(7)} -attr vt d
load net {bx(2).lpi#1.dfm(8)} -attr vt d
load net {bx(2).lpi#1.dfm(9)} -attr vt d
load net {bx(2).lpi#1.dfm(10)} -attr vt d
load net {bx(2).lpi#1.dfm(11)} -attr vt d
load net {bx(2).lpi#1.dfm(12)} -attr vt d
load net {bx(2).lpi#1.dfm(13)} -attr vt d
load net {bx(2).lpi#1.dfm(14)} -attr vt d
load net {bx(2).lpi#1.dfm(15)} -attr vt d
load netBundle {bx(2).lpi#1.dfm} 16 {bx(2).lpi#1.dfm(0)} {bx(2).lpi#1.dfm(1)} {bx(2).lpi#1.dfm(2)} {bx(2).lpi#1.dfm(3)} {bx(2).lpi#1.dfm(4)} {bx(2).lpi#1.dfm(5)} {bx(2).lpi#1.dfm(6)} {bx(2).lpi#1.dfm(7)} {bx(2).lpi#1.dfm(8)} {bx(2).lpi#1.dfm(9)} {bx(2).lpi#1.dfm(10)} {bx(2).lpi#1.dfm(11)} {bx(2).lpi#1.dfm(12)} {bx(2).lpi#1.dfm(13)} {bx(2).lpi#1.dfm(14)} {bx(2).lpi#1.dfm(15)} -attr xrf 42355 -attr oid 74 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(0)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(1)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(2)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(3)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(4)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(5)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(6)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(7)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(8)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(9)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(10)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(11)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(12)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(13)} -attr vt d
load net {bx(1).sg1.lpi#1.dfm(14)} -attr vt d
load netBundle {bx(1).sg1.lpi#1.dfm} 15 {bx(1).sg1.lpi#1.dfm(0)} {bx(1).sg1.lpi#1.dfm(1)} {bx(1).sg1.lpi#1.dfm(2)} {bx(1).sg1.lpi#1.dfm(3)} {bx(1).sg1.lpi#1.dfm(4)} {bx(1).sg1.lpi#1.dfm(5)} {bx(1).sg1.lpi#1.dfm(6)} {bx(1).sg1.lpi#1.dfm(7)} {bx(1).sg1.lpi#1.dfm(8)} {bx(1).sg1.lpi#1.dfm(9)} {bx(1).sg1.lpi#1.dfm(10)} {bx(1).sg1.lpi#1.dfm(11)} {bx(1).sg1.lpi#1.dfm(12)} {bx(1).sg1.lpi#1.dfm(13)} {bx(1).sg1.lpi#1.dfm(14)} -attr xrf 42356 -attr oid 75 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(0).lpi#1.dfm(0)} -attr vt d
load net {bx(0).lpi#1.dfm(1)} -attr vt d
load net {bx(0).lpi#1.dfm(2)} -attr vt d
load net {bx(0).lpi#1.dfm(3)} -attr vt d
load net {bx(0).lpi#1.dfm(4)} -attr vt d
load net {bx(0).lpi#1.dfm(5)} -attr vt d
load net {bx(0).lpi#1.dfm(6)} -attr vt d
load net {bx(0).lpi#1.dfm(7)} -attr vt d
load net {bx(0).lpi#1.dfm(8)} -attr vt d
load net {bx(0).lpi#1.dfm(9)} -attr vt d
load net {bx(0).lpi#1.dfm(10)} -attr vt d
load net {bx(0).lpi#1.dfm(11)} -attr vt d
load net {bx(0).lpi#1.dfm(12)} -attr vt d
load net {bx(0).lpi#1.dfm(13)} -attr vt d
load net {bx(0).lpi#1.dfm(14)} -attr vt d
load net {bx(0).lpi#1.dfm(15)} -attr vt d
load netBundle {bx(0).lpi#1.dfm} 16 {bx(0).lpi#1.dfm(0)} {bx(0).lpi#1.dfm(1)} {bx(0).lpi#1.dfm(2)} {bx(0).lpi#1.dfm(3)} {bx(0).lpi#1.dfm(4)} {bx(0).lpi#1.dfm(5)} {bx(0).lpi#1.dfm(6)} {bx(0).lpi#1.dfm(7)} {bx(0).lpi#1.dfm(8)} {bx(0).lpi#1.dfm(9)} {bx(0).lpi#1.dfm(10)} {bx(0).lpi#1.dfm(11)} {bx(0).lpi#1.dfm(12)} {bx(0).lpi#1.dfm(13)} {bx(0).lpi#1.dfm(14)} {bx(0).lpi#1.dfm(15)} -attr xrf 42357 -attr oid 76 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {green#1.lpi#1.dfm(0)} -attr vt d
load net {green#1.lpi#1.dfm(1)} -attr vt d
load net {green#1.lpi#1.dfm(2)} -attr vt d
load net {green#1.lpi#1.dfm(3)} -attr vt d
load net {green#1.lpi#1.dfm(4)} -attr vt d
load net {green#1.lpi#1.dfm(5)} -attr vt d
load net {green#1.lpi#1.dfm(6)} -attr vt d
load net {green#1.lpi#1.dfm(7)} -attr vt d
load net {green#1.lpi#1.dfm(8)} -attr vt d
load net {green#1.lpi#1.dfm(9)} -attr vt d
load net {green#1.lpi#1.dfm(10)} -attr vt d
load net {green#1.lpi#1.dfm(11)} -attr vt d
load net {green#1.lpi#1.dfm(12)} -attr vt d
load net {green#1.lpi#1.dfm(13)} -attr vt d
load net {green#1.lpi#1.dfm(14)} -attr vt d
load net {green#1.lpi#1.dfm(15)} -attr vt d
load netBundle {green#1.lpi#1.dfm} 16 {green#1.lpi#1.dfm(0)} {green#1.lpi#1.dfm(1)} {green#1.lpi#1.dfm(2)} {green#1.lpi#1.dfm(3)} {green#1.lpi#1.dfm(4)} {green#1.lpi#1.dfm(5)} {green#1.lpi#1.dfm(6)} {green#1.lpi#1.dfm(7)} {green#1.lpi#1.dfm(8)} {green#1.lpi#1.dfm(9)} {green#1.lpi#1.dfm(10)} {green#1.lpi#1.dfm(11)} {green#1.lpi#1.dfm(12)} {green#1.lpi#1.dfm(13)} {green#1.lpi#1.dfm(14)} {green#1.lpi#1.dfm(15)} -attr xrf 42358 -attr oid 77 -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {gx(2).lpi#1.dfm(0)} -attr vt d
load net {gx(2).lpi#1.dfm(1)} -attr vt d
load net {gx(2).lpi#1.dfm(2)} -attr vt d
load net {gx(2).lpi#1.dfm(3)} -attr vt d
load net {gx(2).lpi#1.dfm(4)} -attr vt d
load net {gx(2).lpi#1.dfm(5)} -attr vt d
load net {gx(2).lpi#1.dfm(6)} -attr vt d
load net {gx(2).lpi#1.dfm(7)} -attr vt d
load net {gx(2).lpi#1.dfm(8)} -attr vt d
load net {gx(2).lpi#1.dfm(9)} -attr vt d
load net {gx(2).lpi#1.dfm(10)} -attr vt d
load net {gx(2).lpi#1.dfm(11)} -attr vt d
load net {gx(2).lpi#1.dfm(12)} -attr vt d
load net {gx(2).lpi#1.dfm(13)} -attr vt d
load net {gx(2).lpi#1.dfm(14)} -attr vt d
load net {gx(2).lpi#1.dfm(15)} -attr vt d
load netBundle {gx(2).lpi#1.dfm} 16 {gx(2).lpi#1.dfm(0)} {gx(2).lpi#1.dfm(1)} {gx(2).lpi#1.dfm(2)} {gx(2).lpi#1.dfm(3)} {gx(2).lpi#1.dfm(4)} {gx(2).lpi#1.dfm(5)} {gx(2).lpi#1.dfm(6)} {gx(2).lpi#1.dfm(7)} {gx(2).lpi#1.dfm(8)} {gx(2).lpi#1.dfm(9)} {gx(2).lpi#1.dfm(10)} {gx(2).lpi#1.dfm(11)} {gx(2).lpi#1.dfm(12)} {gx(2).lpi#1.dfm(13)} {gx(2).lpi#1.dfm(14)} {gx(2).lpi#1.dfm(15)} -attr xrf 42359 -attr oid 78 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(0)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(1)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(2)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(3)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(4)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(5)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(6)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(7)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(8)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(9)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(10)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(11)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(12)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(13)} -attr vt d
load net {gx(1).sg1.lpi#1.dfm(14)} -attr vt d
load netBundle {gx(1).sg1.lpi#1.dfm} 15 {gx(1).sg1.lpi#1.dfm(0)} {gx(1).sg1.lpi#1.dfm(1)} {gx(1).sg1.lpi#1.dfm(2)} {gx(1).sg1.lpi#1.dfm(3)} {gx(1).sg1.lpi#1.dfm(4)} {gx(1).sg1.lpi#1.dfm(5)} {gx(1).sg1.lpi#1.dfm(6)} {gx(1).sg1.lpi#1.dfm(7)} {gx(1).sg1.lpi#1.dfm(8)} {gx(1).sg1.lpi#1.dfm(9)} {gx(1).sg1.lpi#1.dfm(10)} {gx(1).sg1.lpi#1.dfm(11)} {gx(1).sg1.lpi#1.dfm(12)} {gx(1).sg1.lpi#1.dfm(13)} {gx(1).sg1.lpi#1.dfm(14)} -attr xrf 42360 -attr oid 79 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(0).lpi#1.dfm(0)} -attr vt d
load net {gx(0).lpi#1.dfm(1)} -attr vt d
load net {gx(0).lpi#1.dfm(2)} -attr vt d
load net {gx(0).lpi#1.dfm(3)} -attr vt d
load net {gx(0).lpi#1.dfm(4)} -attr vt d
load net {gx(0).lpi#1.dfm(5)} -attr vt d
load net {gx(0).lpi#1.dfm(6)} -attr vt d
load net {gx(0).lpi#1.dfm(7)} -attr vt d
load net {gx(0).lpi#1.dfm(8)} -attr vt d
load net {gx(0).lpi#1.dfm(9)} -attr vt d
load net {gx(0).lpi#1.dfm(10)} -attr vt d
load net {gx(0).lpi#1.dfm(11)} -attr vt d
load net {gx(0).lpi#1.dfm(12)} -attr vt d
load net {gx(0).lpi#1.dfm(13)} -attr vt d
load net {gx(0).lpi#1.dfm(14)} -attr vt d
load net {gx(0).lpi#1.dfm(15)} -attr vt d
load netBundle {gx(0).lpi#1.dfm} 16 {gx(0).lpi#1.dfm(0)} {gx(0).lpi#1.dfm(1)} {gx(0).lpi#1.dfm(2)} {gx(0).lpi#1.dfm(3)} {gx(0).lpi#1.dfm(4)} {gx(0).lpi#1.dfm(5)} {gx(0).lpi#1.dfm(6)} {gx(0).lpi#1.dfm(7)} {gx(0).lpi#1.dfm(8)} {gx(0).lpi#1.dfm(9)} {gx(0).lpi#1.dfm(10)} {gx(0).lpi#1.dfm(11)} {gx(0).lpi#1.dfm(12)} {gx(0).lpi#1.dfm(13)} {gx(0).lpi#1.dfm(14)} {gx(0).lpi#1.dfm(15)} -attr xrf 42361 -attr oid 80 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {red#1.lpi#1.dfm(0)} -attr vt d
load net {red#1.lpi#1.dfm(1)} -attr vt d
load net {red#1.lpi#1.dfm(2)} -attr vt d
load net {red#1.lpi#1.dfm(3)} -attr vt d
load net {red#1.lpi#1.dfm(4)} -attr vt d
load net {red#1.lpi#1.dfm(5)} -attr vt d
load net {red#1.lpi#1.dfm(6)} -attr vt d
load net {red#1.lpi#1.dfm(7)} -attr vt d
load net {red#1.lpi#1.dfm(8)} -attr vt d
load net {red#1.lpi#1.dfm(9)} -attr vt d
load net {red#1.lpi#1.dfm(10)} -attr vt d
load net {red#1.lpi#1.dfm(11)} -attr vt d
load net {red#1.lpi#1.dfm(12)} -attr vt d
load net {red#1.lpi#1.dfm(13)} -attr vt d
load net {red#1.lpi#1.dfm(14)} -attr vt d
load net {red#1.lpi#1.dfm(15)} -attr vt d
load netBundle {red#1.lpi#1.dfm} 16 {red#1.lpi#1.dfm(0)} {red#1.lpi#1.dfm(1)} {red#1.lpi#1.dfm(2)} {red#1.lpi#1.dfm(3)} {red#1.lpi#1.dfm(4)} {red#1.lpi#1.dfm(5)} {red#1.lpi#1.dfm(6)} {red#1.lpi#1.dfm(7)} {red#1.lpi#1.dfm(8)} {red#1.lpi#1.dfm(9)} {red#1.lpi#1.dfm(10)} {red#1.lpi#1.dfm(11)} {red#1.lpi#1.dfm(12)} {red#1.lpi#1.dfm(13)} {red#1.lpi#1.dfm(14)} {red#1.lpi#1.dfm(15)} -attr xrf 42362 -attr oid 81 -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {rx(2).lpi#1.dfm(0)} -attr vt d
load net {rx(2).lpi#1.dfm(1)} -attr vt d
load net {rx(2).lpi#1.dfm(2)} -attr vt d
load net {rx(2).lpi#1.dfm(3)} -attr vt d
load net {rx(2).lpi#1.dfm(4)} -attr vt d
load net {rx(2).lpi#1.dfm(5)} -attr vt d
load net {rx(2).lpi#1.dfm(6)} -attr vt d
load net {rx(2).lpi#1.dfm(7)} -attr vt d
load net {rx(2).lpi#1.dfm(8)} -attr vt d
load net {rx(2).lpi#1.dfm(9)} -attr vt d
load net {rx(2).lpi#1.dfm(10)} -attr vt d
load net {rx(2).lpi#1.dfm(11)} -attr vt d
load net {rx(2).lpi#1.dfm(12)} -attr vt d
load net {rx(2).lpi#1.dfm(13)} -attr vt d
load net {rx(2).lpi#1.dfm(14)} -attr vt d
load net {rx(2).lpi#1.dfm(15)} -attr vt d
load netBundle {rx(2).lpi#1.dfm} 16 {rx(2).lpi#1.dfm(0)} {rx(2).lpi#1.dfm(1)} {rx(2).lpi#1.dfm(2)} {rx(2).lpi#1.dfm(3)} {rx(2).lpi#1.dfm(4)} {rx(2).lpi#1.dfm(5)} {rx(2).lpi#1.dfm(6)} {rx(2).lpi#1.dfm(7)} {rx(2).lpi#1.dfm(8)} {rx(2).lpi#1.dfm(9)} {rx(2).lpi#1.dfm(10)} {rx(2).lpi#1.dfm(11)} {rx(2).lpi#1.dfm(12)} {rx(2).lpi#1.dfm(13)} {rx(2).lpi#1.dfm(14)} {rx(2).lpi#1.dfm(15)} -attr xrf 42363 -attr oid 82 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(0)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(1)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(2)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(3)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(4)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(5)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(6)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(7)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(8)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(9)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(10)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(11)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(12)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(13)} -attr vt d
load net {rx(1).sg1.lpi#1.dfm(14)} -attr vt d
load netBundle {rx(1).sg1.lpi#1.dfm} 15 {rx(1).sg1.lpi#1.dfm(0)} {rx(1).sg1.lpi#1.dfm(1)} {rx(1).sg1.lpi#1.dfm(2)} {rx(1).sg1.lpi#1.dfm(3)} {rx(1).sg1.lpi#1.dfm(4)} {rx(1).sg1.lpi#1.dfm(5)} {rx(1).sg1.lpi#1.dfm(6)} {rx(1).sg1.lpi#1.dfm(7)} {rx(1).sg1.lpi#1.dfm(8)} {rx(1).sg1.lpi#1.dfm(9)} {rx(1).sg1.lpi#1.dfm(10)} {rx(1).sg1.lpi#1.dfm(11)} {rx(1).sg1.lpi#1.dfm(12)} {rx(1).sg1.lpi#1.dfm(13)} {rx(1).sg1.lpi#1.dfm(14)} -attr xrf 42364 -attr oid 83 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(0).lpi#1.dfm(0)} -attr vt d
load net {rx(0).lpi#1.dfm(1)} -attr vt d
load net {rx(0).lpi#1.dfm(2)} -attr vt d
load net {rx(0).lpi#1.dfm(3)} -attr vt d
load net {rx(0).lpi#1.dfm(4)} -attr vt d
load net {rx(0).lpi#1.dfm(5)} -attr vt d
load net {rx(0).lpi#1.dfm(6)} -attr vt d
load net {rx(0).lpi#1.dfm(7)} -attr vt d
load net {rx(0).lpi#1.dfm(8)} -attr vt d
load net {rx(0).lpi#1.dfm(9)} -attr vt d
load net {rx(0).lpi#1.dfm(10)} -attr vt d
load net {rx(0).lpi#1.dfm(11)} -attr vt d
load net {rx(0).lpi#1.dfm(12)} -attr vt d
load net {rx(0).lpi#1.dfm(13)} -attr vt d
load net {rx(0).lpi#1.dfm(14)} -attr vt d
load net {rx(0).lpi#1.dfm(15)} -attr vt d
load netBundle {rx(0).lpi#1.dfm} 16 {rx(0).lpi#1.dfm(0)} {rx(0).lpi#1.dfm(1)} {rx(0).lpi#1.dfm(2)} {rx(0).lpi#1.dfm(3)} {rx(0).lpi#1.dfm(4)} {rx(0).lpi#1.dfm(5)} {rx(0).lpi#1.dfm(6)} {rx(0).lpi#1.dfm(7)} {rx(0).lpi#1.dfm(8)} {rx(0).lpi#1.dfm(9)} {rx(0).lpi#1.dfm(10)} {rx(0).lpi#1.dfm(11)} {rx(0).lpi#1.dfm(12)} {rx(0).lpi#1.dfm(13)} {rx(0).lpi#1.dfm(14)} {rx(0).lpi#1.dfm(15)} -attr xrf 42365 -attr oid 84 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm:mx0} 90 {regs.operator<<:din.lpi#1.dfm:mx0(0)} {regs.operator<<:din.lpi#1.dfm:mx0(1)} {regs.operator<<:din.lpi#1.dfm:mx0(2)} {regs.operator<<:din.lpi#1.dfm:mx0(3)} {regs.operator<<:din.lpi#1.dfm:mx0(4)} {regs.operator<<:din.lpi#1.dfm:mx0(5)} {regs.operator<<:din.lpi#1.dfm:mx0(6)} {regs.operator<<:din.lpi#1.dfm:mx0(7)} {regs.operator<<:din.lpi#1.dfm:mx0(8)} {regs.operator<<:din.lpi#1.dfm:mx0(9)} {regs.operator<<:din.lpi#1.dfm:mx0(10)} {regs.operator<<:din.lpi#1.dfm:mx0(11)} {regs.operator<<:din.lpi#1.dfm:mx0(12)} {regs.operator<<:din.lpi#1.dfm:mx0(13)} {regs.operator<<:din.lpi#1.dfm:mx0(14)} {regs.operator<<:din.lpi#1.dfm:mx0(15)} {regs.operator<<:din.lpi#1.dfm:mx0(16)} {regs.operator<<:din.lpi#1.dfm:mx0(17)} {regs.operator<<:din.lpi#1.dfm:mx0(18)} {regs.operator<<:din.lpi#1.dfm:mx0(19)} {regs.operator<<:din.lpi#1.dfm:mx0(20)} {regs.operator<<:din.lpi#1.dfm:mx0(21)} {regs.operator<<:din.lpi#1.dfm:mx0(22)} {regs.operator<<:din.lpi#1.dfm:mx0(23)} {regs.operator<<:din.lpi#1.dfm:mx0(24)} {regs.operator<<:din.lpi#1.dfm:mx0(25)} {regs.operator<<:din.lpi#1.dfm:mx0(26)} {regs.operator<<:din.lpi#1.dfm:mx0(27)} {regs.operator<<:din.lpi#1.dfm:mx0(28)} {regs.operator<<:din.lpi#1.dfm:mx0(29)} {regs.operator<<:din.lpi#1.dfm:mx0(30)} {regs.operator<<:din.lpi#1.dfm:mx0(31)} {regs.operator<<:din.lpi#1.dfm:mx0(32)} {regs.operator<<:din.lpi#1.dfm:mx0(33)} {regs.operator<<:din.lpi#1.dfm:mx0(34)} {regs.operator<<:din.lpi#1.dfm:mx0(35)} {regs.operator<<:din.lpi#1.dfm:mx0(36)} {regs.operator<<:din.lpi#1.dfm:mx0(37)} {regs.operator<<:din.lpi#1.dfm:mx0(38)} {regs.operator<<:din.lpi#1.dfm:mx0(39)} {regs.operator<<:din.lpi#1.dfm:mx0(40)} {regs.operator<<:din.lpi#1.dfm:mx0(41)} {regs.operator<<:din.lpi#1.dfm:mx0(42)} {regs.operator<<:din.lpi#1.dfm:mx0(43)} {regs.operator<<:din.lpi#1.dfm:mx0(44)} {regs.operator<<:din.lpi#1.dfm:mx0(45)} {regs.operator<<:din.lpi#1.dfm:mx0(46)} {regs.operator<<:din.lpi#1.dfm:mx0(47)} {regs.operator<<:din.lpi#1.dfm:mx0(48)} {regs.operator<<:din.lpi#1.dfm:mx0(49)} {regs.operator<<:din.lpi#1.dfm:mx0(50)} {regs.operator<<:din.lpi#1.dfm:mx0(51)} {regs.operator<<:din.lpi#1.dfm:mx0(52)} {regs.operator<<:din.lpi#1.dfm:mx0(53)} {regs.operator<<:din.lpi#1.dfm:mx0(54)} {regs.operator<<:din.lpi#1.dfm:mx0(55)} {regs.operator<<:din.lpi#1.dfm:mx0(56)} {regs.operator<<:din.lpi#1.dfm:mx0(57)} {regs.operator<<:din.lpi#1.dfm:mx0(58)} {regs.operator<<:din.lpi#1.dfm:mx0(59)} {regs.operator<<:din.lpi#1.dfm:mx0(60)} {regs.operator<<:din.lpi#1.dfm:mx0(61)} {regs.operator<<:din.lpi#1.dfm:mx0(62)} {regs.operator<<:din.lpi#1.dfm:mx0(63)} {regs.operator<<:din.lpi#1.dfm:mx0(64)} {regs.operator<<:din.lpi#1.dfm:mx0(65)} {regs.operator<<:din.lpi#1.dfm:mx0(66)} {regs.operator<<:din.lpi#1.dfm:mx0(67)} {regs.operator<<:din.lpi#1.dfm:mx0(68)} {regs.operator<<:din.lpi#1.dfm:mx0(69)} {regs.operator<<:din.lpi#1.dfm:mx0(70)} {regs.operator<<:din.lpi#1.dfm:mx0(71)} {regs.operator<<:din.lpi#1.dfm:mx0(72)} {regs.operator<<:din.lpi#1.dfm:mx0(73)} {regs.operator<<:din.lpi#1.dfm:mx0(74)} {regs.operator<<:din.lpi#1.dfm:mx0(75)} {regs.operator<<:din.lpi#1.dfm:mx0(76)} {regs.operator<<:din.lpi#1.dfm:mx0(77)} {regs.operator<<:din.lpi#1.dfm:mx0(78)} {regs.operator<<:din.lpi#1.dfm:mx0(79)} {regs.operator<<:din.lpi#1.dfm:mx0(80)} {regs.operator<<:din.lpi#1.dfm:mx0(81)} {regs.operator<<:din.lpi#1.dfm:mx0(82)} {regs.operator<<:din.lpi#1.dfm:mx0(83)} {regs.operator<<:din.lpi#1.dfm:mx0(84)} {regs.operator<<:din.lpi#1.dfm:mx0(85)} {regs.operator<<:din.lpi#1.dfm:mx0(86)} {regs.operator<<:din.lpi#1.dfm:mx0(87)} {regs.operator<<:din.lpi#1.dfm:mx0(88)} {regs.operator<<:din.lpi#1.dfm:mx0(89)} -attr xrf 42366 -attr oid 85 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load netBundle {mux.itm} 30 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} -attr xrf 42367 -attr oid 86 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {FRAME:conc.itm(0)} -attr vt d
load net {FRAME:conc.itm(1)} -attr vt d
load net {FRAME:conc.itm(2)} -attr vt d
load net {FRAME:conc.itm(3)} -attr vt d
load net {FRAME:conc.itm(4)} -attr vt d
load net {FRAME:conc.itm(5)} -attr vt d
load net {FRAME:conc.itm(6)} -attr vt d
load net {FRAME:conc.itm(7)} -attr vt d
load net {FRAME:conc.itm(8)} -attr vt d
load net {FRAME:conc.itm(9)} -attr vt d
load net {FRAME:conc.itm(10)} -attr vt d
load net {FRAME:conc.itm(11)} -attr vt d
load net {FRAME:conc.itm(12)} -attr vt d
load net {FRAME:conc.itm(13)} -attr vt d
load net {FRAME:conc.itm(14)} -attr vt d
load net {FRAME:conc.itm(15)} -attr vt d
load net {FRAME:conc.itm(16)} -attr vt d
load net {FRAME:conc.itm(17)} -attr vt d
load net {FRAME:conc.itm(18)} -attr vt d
load net {FRAME:conc.itm(19)} -attr vt d
load net {FRAME:conc.itm(20)} -attr vt d
load net {FRAME:conc.itm(21)} -attr vt d
load net {FRAME:conc.itm(22)} -attr vt d
load net {FRAME:conc.itm(23)} -attr vt d
load net {FRAME:conc.itm(24)} -attr vt d
load net {FRAME:conc.itm(25)} -attr vt d
load net {FRAME:conc.itm(26)} -attr vt d
load net {FRAME:conc.itm(27)} -attr vt d
load net {FRAME:conc.itm(28)} -attr vt d
load net {FRAME:conc.itm(29)} -attr vt d
load netBundle {FRAME:conc.itm} 30 {FRAME:conc.itm(0)} {FRAME:conc.itm(1)} {FRAME:conc.itm(2)} {FRAME:conc.itm(3)} {FRAME:conc.itm(4)} {FRAME:conc.itm(5)} {FRAME:conc.itm(6)} {FRAME:conc.itm(7)} {FRAME:conc.itm(8)} {FRAME:conc.itm(9)} {FRAME:conc.itm(10)} {FRAME:conc.itm(11)} {FRAME:conc.itm(12)} {FRAME:conc.itm(13)} {FRAME:conc.itm(14)} {FRAME:conc.itm(15)} {FRAME:conc.itm(16)} {FRAME:conc.itm(17)} {FRAME:conc.itm(18)} {FRAME:conc.itm(19)} {FRAME:conc.itm(20)} {FRAME:conc.itm(21)} {FRAME:conc.itm(22)} {FRAME:conc.itm(23)} {FRAME:conc.itm(24)} {FRAME:conc.itm(25)} {FRAME:conc.itm(26)} {FRAME:conc.itm(27)} {FRAME:conc.itm(28)} {FRAME:conc.itm(29)} -attr xrf 42368 -attr oid 87 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(0)} -attr vt d
load net {FRAME:or.itm(1)} -attr vt d
load net {FRAME:or.itm(2)} -attr vt d
load net {FRAME:or.itm(3)} -attr vt d
load net {FRAME:or.itm(4)} -attr vt d
load net {FRAME:or.itm(5)} -attr vt d
load net {FRAME:or.itm(6)} -attr vt d
load net {FRAME:or.itm(7)} -attr vt d
load net {FRAME:or.itm(8)} -attr vt d
load net {FRAME:or.itm(9)} -attr vt d
load netBundle {FRAME:or.itm} 10 {FRAME:or.itm(0)} {FRAME:or.itm(1)} {FRAME:or.itm(2)} {FRAME:or.itm(3)} {FRAME:or.itm(4)} {FRAME:or.itm(5)} {FRAME:or.itm(6)} {FRAME:or.itm(7)} {FRAME:or.itm(8)} {FRAME:or.itm(9)} -attr xrf 42369 -attr oid 88 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(0)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(1)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(2)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(3)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(4)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(5)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(6)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(7)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(8)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#4.itm(9)} -attr vt d
load netBundle {slc(FRAME:intensity:acc.psp.sva)#4.itm} 10 {slc(FRAME:intensity:acc.psp.sva)#4.itm(0)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(1)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(2)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(3)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(4)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(5)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(6)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(7)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(8)} {slc(FRAME:intensity:acc.psp.sva)#4.itm(9)} -attr xrf 42370 -attr oid 89 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {conc#173.itm(0)} -attr vt d
load net {conc#173.itm(1)} -attr vt d
load net {conc#173.itm(2)} -attr vt d
load net {conc#173.itm(3)} -attr vt d
load net {conc#173.itm(4)} -attr vt d
load net {conc#173.itm(5)} -attr vt d
load net {conc#173.itm(6)} -attr vt d
load net {conc#173.itm(7)} -attr vt d
load net {conc#173.itm(8)} -attr vt d
load net {conc#173.itm(9)} -attr vt d
load netBundle {conc#173.itm} 10 {conc#173.itm(0)} {conc#173.itm(1)} {conc#173.itm(2)} {conc#173.itm(3)} {conc#173.itm(4)} {conc#173.itm(5)} {conc#173.itm(6)} {conc#173.itm(7)} {conc#173.itm(8)} {conc#173.itm(9)} -attr xrf 42371 -attr oid 90 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {FRAME:exs#7.itm(0)} -attr vt d
load net {FRAME:exs#7.itm(1)} -attr vt d
load net {FRAME:exs#7.itm(2)} -attr vt d
load net {FRAME:exs#7.itm(3)} -attr vt d
load net {FRAME:exs#7.itm(4)} -attr vt d
load net {FRAME:exs#7.itm(5)} -attr vt d
load netBundle {FRAME:exs#7.itm} 6 {FRAME:exs#7.itm(0)} {FRAME:exs#7.itm(1)} {FRAME:exs#7.itm(2)} {FRAME:exs#7.itm(3)} {FRAME:exs#7.itm(4)} {FRAME:exs#7.itm(5)} -attr xrf 42372 -attr oid 91 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#7.itm}
load net {slc(FRAME:intensity:acc.psp.sva)#5.itm(0)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#5.itm(1)} -attr vt d
load netBundle {slc(FRAME:intensity:acc.psp.sva)#5.itm} 2 {slc(FRAME:intensity:acc.psp.sva)#5.itm(0)} {slc(FRAME:intensity:acc.psp.sva)#5.itm(1)} -attr xrf 42373 -attr oid 92 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#5.itm}
load net {slc(FRAME:intensity:acc.psp.sva)#2.itm(0)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#2.itm(1)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#2.itm(2)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#2.itm(3)} -attr vt d
load netBundle {slc(FRAME:intensity:acc.psp.sva)#2.itm} 4 {slc(FRAME:intensity:acc.psp.sva)#2.itm(0)} {slc(FRAME:intensity:acc.psp.sva)#2.itm(1)} {slc(FRAME:intensity:acc.psp.sva)#2.itm(2)} {slc(FRAME:intensity:acc.psp.sva)#2.itm(3)} -attr xrf 42374 -attr oid 93 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#2.itm}
load net {FRAME:or#3.itm(0)} -attr vt d
load net {FRAME:or#3.itm(1)} -attr vt d
load net {FRAME:or#3.itm(2)} -attr vt d
load net {FRAME:or#3.itm(3)} -attr vt d
load net {FRAME:or#3.itm(4)} -attr vt d
load net {FRAME:or#3.itm(5)} -attr vt d
load netBundle {FRAME:or#3.itm} 6 {FRAME:or#3.itm(0)} {FRAME:or#3.itm(1)} {FRAME:or#3.itm(2)} {FRAME:or#3.itm(3)} {FRAME:or#3.itm(4)} {FRAME:or#3.itm(5)} -attr xrf 42375 -attr oid 94 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {slc(FRAME:intensity:acc.psp.sva)#3.itm(0)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#3.itm(1)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#3.itm(2)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#3.itm(3)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#3.itm(4)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#3.itm(5)} -attr vt d
load netBundle {slc(FRAME:intensity:acc.psp.sva)#3.itm} 6 {slc(FRAME:intensity:acc.psp.sva)#3.itm(0)} {slc(FRAME:intensity:acc.psp.sva)#3.itm(1)} {slc(FRAME:intensity:acc.psp.sva)#3.itm(2)} {slc(FRAME:intensity:acc.psp.sva)#3.itm(3)} {slc(FRAME:intensity:acc.psp.sva)#3.itm(4)} {slc(FRAME:intensity:acc.psp.sva)#3.itm(5)} -attr xrf 42376 -attr oid 95 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#3.itm}
load net {FRAME:exs#5.itm(0)} -attr vt d
load net {FRAME:exs#5.itm(1)} -attr vt d
load net {FRAME:exs#5.itm(2)} -attr vt d
load net {FRAME:exs#5.itm(3)} -attr vt d
load net {FRAME:exs#5.itm(4)} -attr vt d
load net {FRAME:exs#5.itm(5)} -attr vt d
load netBundle {FRAME:exs#5.itm} 6 {FRAME:exs#5.itm(0)} {FRAME:exs#5.itm(1)} {FRAME:exs#5.itm(2)} {FRAME:exs#5.itm(3)} {FRAME:exs#5.itm(4)} {FRAME:exs#5.itm(5)} -attr xrf 42377 -attr oid 96 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#5.itm}
load net {slc(FRAME:intensity:acc.psp.sva)#1.itm(0)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva)#1.itm(1)} -attr vt d
load netBundle {slc(FRAME:intensity:acc.psp.sva)#1.itm} 2 {slc(FRAME:intensity:acc.psp.sva)#1.itm(0)} {slc(FRAME:intensity:acc.psp.sva)#1.itm(1)} -attr xrf 42378 -attr oid 97 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#1.itm}
load net {slc(FRAME:intensity:acc.psp.sva).itm(0)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(1)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(2)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(3)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(4)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(5)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(6)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(7)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(8)} -attr vt d
load net {slc(FRAME:intensity:acc.psp.sva).itm(9)} -attr vt d
load netBundle {slc(FRAME:intensity:acc.psp.sva).itm} 10 {slc(FRAME:intensity:acc.psp.sva).itm(0)} {slc(FRAME:intensity:acc.psp.sva).itm(1)} {slc(FRAME:intensity:acc.psp.sva).itm(2)} {slc(FRAME:intensity:acc.psp.sva).itm(3)} {slc(FRAME:intensity:acc.psp.sva).itm(4)} {slc(FRAME:intensity:acc.psp.sva).itm(5)} {slc(FRAME:intensity:acc.psp.sva).itm(6)} {slc(FRAME:intensity:acc.psp.sva).itm(7)} {slc(FRAME:intensity:acc.psp.sva).itm(8)} {slc(FRAME:intensity:acc.psp.sva).itm(9)} -attr xrf 42379 -attr oid 98 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva).itm}
load net {SHIFT:mux1h#24.itm(0)} -attr vt d
load net {SHIFT:mux1h#24.itm(1)} -attr vt d
load net {SHIFT:mux1h#24.itm(2)} -attr vt d
load net {SHIFT:mux1h#24.itm(3)} -attr vt d
load net {SHIFT:mux1h#24.itm(4)} -attr vt d
load net {SHIFT:mux1h#24.itm(5)} -attr vt d
load net {SHIFT:mux1h#24.itm(6)} -attr vt d
load net {SHIFT:mux1h#24.itm(7)} -attr vt d
load net {SHIFT:mux1h#24.itm(8)} -attr vt d
load net {SHIFT:mux1h#24.itm(9)} -attr vt d
load net {SHIFT:mux1h#24.itm(10)} -attr vt d
load net {SHIFT:mux1h#24.itm(11)} -attr vt d
load net {SHIFT:mux1h#24.itm(12)} -attr vt d
load net {SHIFT:mux1h#24.itm(13)} -attr vt d
load net {SHIFT:mux1h#24.itm(14)} -attr vt d
load net {SHIFT:mux1h#24.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#24.itm} 16 {SHIFT:mux1h#24.itm(0)} {SHIFT:mux1h#24.itm(1)} {SHIFT:mux1h#24.itm(2)} {SHIFT:mux1h#24.itm(3)} {SHIFT:mux1h#24.itm(4)} {SHIFT:mux1h#24.itm(5)} {SHIFT:mux1h#24.itm(6)} {SHIFT:mux1h#24.itm(7)} {SHIFT:mux1h#24.itm(8)} {SHIFT:mux1h#24.itm(9)} {SHIFT:mux1h#24.itm(10)} {SHIFT:mux1h#24.itm(11)} {SHIFT:mux1h#24.itm(12)} {SHIFT:mux1h#24.itm(13)} {SHIFT:mux1h#24.itm(14)} {SHIFT:mux1h#24.itm(15)} -attr xrf 42380 -attr oid 99 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#23.itm(0)} -attr vt d
load net {SHIFT:mux1h#23.itm(1)} -attr vt d
load net {SHIFT:mux1h#23.itm(2)} -attr vt d
load net {SHIFT:mux1h#23.itm(3)} -attr vt d
load net {SHIFT:mux1h#23.itm(4)} -attr vt d
load net {SHIFT:mux1h#23.itm(5)} -attr vt d
load net {SHIFT:mux1h#23.itm(6)} -attr vt d
load net {SHIFT:mux1h#23.itm(7)} -attr vt d
load net {SHIFT:mux1h#23.itm(8)} -attr vt d
load net {SHIFT:mux1h#23.itm(9)} -attr vt d
load net {SHIFT:mux1h#23.itm(10)} -attr vt d
load net {SHIFT:mux1h#23.itm(11)} -attr vt d
load net {SHIFT:mux1h#23.itm(12)} -attr vt d
load net {SHIFT:mux1h#23.itm(13)} -attr vt d
load net {SHIFT:mux1h#23.itm(14)} -attr vt d
load net {SHIFT:mux1h#23.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#23.itm} 16 {SHIFT:mux1h#23.itm(0)} {SHIFT:mux1h#23.itm(1)} {SHIFT:mux1h#23.itm(2)} {SHIFT:mux1h#23.itm(3)} {SHIFT:mux1h#23.itm(4)} {SHIFT:mux1h#23.itm(5)} {SHIFT:mux1h#23.itm(6)} {SHIFT:mux1h#23.itm(7)} {SHIFT:mux1h#23.itm(8)} {SHIFT:mux1h#23.itm(9)} {SHIFT:mux1h#23.itm(10)} {SHIFT:mux1h#23.itm(11)} {SHIFT:mux1h#23.itm(12)} {SHIFT:mux1h#23.itm(13)} {SHIFT:mux1h#23.itm(14)} {SHIFT:mux1h#23.itm(15)} -attr xrf 42381 -attr oid 100 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#22.itm(0)} -attr vt d
load net {SHIFT:mux1h#22.itm(1)} -attr vt d
load net {SHIFT:mux1h#22.itm(2)} -attr vt d
load net {SHIFT:mux1h#22.itm(3)} -attr vt d
load net {SHIFT:mux1h#22.itm(4)} -attr vt d
load net {SHIFT:mux1h#22.itm(5)} -attr vt d
load net {SHIFT:mux1h#22.itm(6)} -attr vt d
load net {SHIFT:mux1h#22.itm(7)} -attr vt d
load net {SHIFT:mux1h#22.itm(8)} -attr vt d
load net {SHIFT:mux1h#22.itm(9)} -attr vt d
load net {SHIFT:mux1h#22.itm(10)} -attr vt d
load net {SHIFT:mux1h#22.itm(11)} -attr vt d
load net {SHIFT:mux1h#22.itm(12)} -attr vt d
load net {SHIFT:mux1h#22.itm(13)} -attr vt d
load net {SHIFT:mux1h#22.itm(14)} -attr vt d
load net {SHIFT:mux1h#22.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#22.itm} 16 {SHIFT:mux1h#22.itm(0)} {SHIFT:mux1h#22.itm(1)} {SHIFT:mux1h#22.itm(2)} {SHIFT:mux1h#22.itm(3)} {SHIFT:mux1h#22.itm(4)} {SHIFT:mux1h#22.itm(5)} {SHIFT:mux1h#22.itm(6)} {SHIFT:mux1h#22.itm(7)} {SHIFT:mux1h#22.itm(8)} {SHIFT:mux1h#22.itm(9)} {SHIFT:mux1h#22.itm(10)} {SHIFT:mux1h#22.itm(11)} {SHIFT:mux1h#22.itm(12)} {SHIFT:mux1h#22.itm(13)} {SHIFT:mux1h#22.itm(14)} {SHIFT:mux1h#22.itm(15)} -attr xrf 42382 -attr oid 101 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {nor#30.itm(0)} -attr vt d
load net {nor#30.itm(1)} -attr vt d
load netBundle {nor#30.itm} 2 {nor#30.itm(0)} {nor#30.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#31.itm(0)} -attr vt d
load net {nor#31.itm(1)} -attr vt d
load netBundle {nor#31.itm} 2 {nor#31.itm(0)} {nor#31.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {mux#22.itm(0)} -attr vt d
load net {mux#22.itm(1)} -attr vt d
load netBundle {mux#22.itm} 2 {mux#22.itm(0)} {mux#22.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {exs#28.itm(0)} -attr vt d
load net {exs#28.itm(1)} -attr vt d
load netBundle {exs#28.itm} 2 {exs#28.itm(0)} {exs#28.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load netBundle {exs.itm} 2 {exs.itm(0)} {exs.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {nor#32.itm(0)} -attr vt d
load net {nor#32.itm(1)} -attr vt d
load net {nor#32.itm(2)} -attr vt d
load net {nor#32.itm(3)} -attr vt d
load net {nor#32.itm(4)} -attr vt d
load net {nor#32.itm(5)} -attr vt d
load net {nor#32.itm(6)} -attr vt d
load net {nor#32.itm(7)} -attr vt d
load net {nor#32.itm(8)} -attr vt d
load net {nor#32.itm(9)} -attr vt d
load net {nor#32.itm(10)} -attr vt d
load net {nor#32.itm(11)} -attr vt d
load net {nor#32.itm(12)} -attr vt d
load net {nor#32.itm(13)} -attr vt d
load net {nor#32.itm(14)} -attr vt d
load net {nor#32.itm(15)} -attr vt d
load netBundle {nor#32.itm} 16 {nor#32.itm(0)} {nor#32.itm(1)} {nor#32.itm(2)} {nor#32.itm(3)} {nor#32.itm(4)} {nor#32.itm(5)} {nor#32.itm(6)} {nor#32.itm(7)} {nor#32.itm(8)} {nor#32.itm(9)} {nor#32.itm(10)} {nor#32.itm(11)} {nor#32.itm(12)} {nor#32.itm(13)} {nor#32.itm(14)} {nor#32.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#33.itm(0)} -attr vt d
load net {nor#33.itm(1)} -attr vt d
load net {nor#33.itm(2)} -attr vt d
load net {nor#33.itm(3)} -attr vt d
load net {nor#33.itm(4)} -attr vt d
load net {nor#33.itm(5)} -attr vt d
load net {nor#33.itm(6)} -attr vt d
load net {nor#33.itm(7)} -attr vt d
load net {nor#33.itm(8)} -attr vt d
load net {nor#33.itm(9)} -attr vt d
load net {nor#33.itm(10)} -attr vt d
load net {nor#33.itm(11)} -attr vt d
load net {nor#33.itm(12)} -attr vt d
load net {nor#33.itm(13)} -attr vt d
load net {nor#33.itm(14)} -attr vt d
load net {nor#33.itm(15)} -attr vt d
load netBundle {nor#33.itm} 16 {nor#33.itm(0)} {nor#33.itm(1)} {nor#33.itm(2)} {nor#33.itm(3)} {nor#33.itm(4)} {nor#33.itm(5)} {nor#33.itm(6)} {nor#33.itm(7)} {nor#33.itm(8)} {nor#33.itm(9)} {nor#33.itm(10)} {nor#33.itm(11)} {nor#33.itm(12)} {nor#33.itm(13)} {nor#33.itm(14)} {nor#33.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {mux#23.itm(0)} -attr vt d
load net {mux#23.itm(1)} -attr vt d
load net {mux#23.itm(2)} -attr vt d
load net {mux#23.itm(3)} -attr vt d
load net {mux#23.itm(4)} -attr vt d
load net {mux#23.itm(5)} -attr vt d
load net {mux#23.itm(6)} -attr vt d
load net {mux#23.itm(7)} -attr vt d
load net {mux#23.itm(8)} -attr vt d
load net {mux#23.itm(9)} -attr vt d
load net {mux#23.itm(10)} -attr vt d
load net {mux#23.itm(11)} -attr vt d
load net {mux#23.itm(12)} -attr vt d
load net {mux#23.itm(13)} -attr vt d
load net {mux#23.itm(14)} -attr vt d
load net {mux#23.itm(15)} -attr vt d
load netBundle {mux#23.itm} 16 {mux#23.itm(0)} {mux#23.itm(1)} {mux#23.itm(2)} {mux#23.itm(3)} {mux#23.itm(4)} {mux#23.itm(5)} {mux#23.itm(6)} {mux#23.itm(7)} {mux#23.itm(8)} {mux#23.itm(9)} {mux#23.itm(10)} {mux#23.itm(11)} {mux#23.itm(12)} {mux#23.itm(13)} {mux#23.itm(14)} {mux#23.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {exs#29.itm(0)} -attr vt d
load net {exs#29.itm(1)} -attr vt d
load net {exs#29.itm(2)} -attr vt d
load net {exs#29.itm(3)} -attr vt d
load net {exs#29.itm(4)} -attr vt d
load net {exs#29.itm(5)} -attr vt d
load net {exs#29.itm(6)} -attr vt d
load net {exs#29.itm(7)} -attr vt d
load net {exs#29.itm(8)} -attr vt d
load net {exs#29.itm(9)} -attr vt d
load net {exs#29.itm(10)} -attr vt d
load net {exs#29.itm(11)} -attr vt d
load net {exs#29.itm(12)} -attr vt d
load net {exs#29.itm(13)} -attr vt d
load net {exs#29.itm(14)} -attr vt d
load net {exs#29.itm(15)} -attr vt d
load netBundle {exs#29.itm} 16 {exs#29.itm(0)} {exs#29.itm(1)} {exs#29.itm(2)} {exs#29.itm(3)} {exs#29.itm(4)} {exs#29.itm(5)} {exs#29.itm(6)} {exs#29.itm(7)} {exs#29.itm(8)} {exs#29.itm(9)} {exs#29.itm(10)} {exs#29.itm(11)} {exs#29.itm(12)} {exs#29.itm(13)} {exs#29.itm(14)} {exs#29.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {exs#1.itm(0)} -attr vt d
load net {exs#1.itm(1)} -attr vt d
load net {exs#1.itm(2)} -attr vt d
load net {exs#1.itm(3)} -attr vt d
load net {exs#1.itm(4)} -attr vt d
load net {exs#1.itm(5)} -attr vt d
load net {exs#1.itm(6)} -attr vt d
load net {exs#1.itm(7)} -attr vt d
load net {exs#1.itm(8)} -attr vt d
load net {exs#1.itm(9)} -attr vt d
load net {exs#1.itm(10)} -attr vt d
load net {exs#1.itm(11)} -attr vt d
load net {exs#1.itm(12)} -attr vt d
load net {exs#1.itm(13)} -attr vt d
load net {exs#1.itm(14)} -attr vt d
load net {exs#1.itm(15)} -attr vt d
load netBundle {exs#1.itm} 16 {exs#1.itm(0)} {exs#1.itm(1)} {exs#1.itm(2)} {exs#1.itm(3)} {exs#1.itm(4)} {exs#1.itm(5)} {exs#1.itm(6)} {exs#1.itm(7)} {exs#1.itm(8)} {exs#1.itm(9)} {exs#1.itm(10)} {exs#1.itm(11)} {exs#1.itm(12)} {exs#1.itm(13)} {exs#1.itm(14)} {exs#1.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {nor#34.itm(0)} -attr vt d
load net {nor#34.itm(1)} -attr vt d
load net {nor#34.itm(2)} -attr vt d
load net {nor#34.itm(3)} -attr vt d
load net {nor#34.itm(4)} -attr vt d
load net {nor#34.itm(5)} -attr vt d
load net {nor#34.itm(6)} -attr vt d
load net {nor#34.itm(7)} -attr vt d
load net {nor#34.itm(8)} -attr vt d
load net {nor#34.itm(9)} -attr vt d
load net {nor#34.itm(10)} -attr vt d
load net {nor#34.itm(11)} -attr vt d
load net {nor#34.itm(12)} -attr vt d
load net {nor#34.itm(13)} -attr vt d
load net {nor#34.itm(14)} -attr vt d
load netBundle {nor#34.itm} 15 {nor#34.itm(0)} {nor#34.itm(1)} {nor#34.itm(2)} {nor#34.itm(3)} {nor#34.itm(4)} {nor#34.itm(5)} {nor#34.itm(6)} {nor#34.itm(7)} {nor#34.itm(8)} {nor#34.itm(9)} {nor#34.itm(10)} {nor#34.itm(11)} {nor#34.itm(12)} {nor#34.itm(13)} {nor#34.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#35.itm(0)} -attr vt d
load net {nor#35.itm(1)} -attr vt d
load net {nor#35.itm(2)} -attr vt d
load net {nor#35.itm(3)} -attr vt d
load net {nor#35.itm(4)} -attr vt d
load net {nor#35.itm(5)} -attr vt d
load net {nor#35.itm(6)} -attr vt d
load net {nor#35.itm(7)} -attr vt d
load net {nor#35.itm(8)} -attr vt d
load net {nor#35.itm(9)} -attr vt d
load net {nor#35.itm(10)} -attr vt d
load net {nor#35.itm(11)} -attr vt d
load net {nor#35.itm(12)} -attr vt d
load net {nor#35.itm(13)} -attr vt d
load net {nor#35.itm(14)} -attr vt d
load netBundle {nor#35.itm} 15 {nor#35.itm(0)} {nor#35.itm(1)} {nor#35.itm(2)} {nor#35.itm(3)} {nor#35.itm(4)} {nor#35.itm(5)} {nor#35.itm(6)} {nor#35.itm(7)} {nor#35.itm(8)} {nor#35.itm(9)} {nor#35.itm(10)} {nor#35.itm(11)} {nor#35.itm(12)} {nor#35.itm(13)} {nor#35.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {mux1h#2.itm(0)} -attr vt d
load net {mux1h#2.itm(1)} -attr vt d
load net {mux1h#2.itm(2)} -attr vt d
load net {mux1h#2.itm(3)} -attr vt d
load net {mux1h#2.itm(4)} -attr vt d
load net {mux1h#2.itm(5)} -attr vt d
load net {mux1h#2.itm(6)} -attr vt d
load net {mux1h#2.itm(7)} -attr vt d
load net {mux1h#2.itm(8)} -attr vt d
load net {mux1h#2.itm(9)} -attr vt d
load net {mux1h#2.itm(10)} -attr vt d
load net {mux1h#2.itm(11)} -attr vt d
load net {mux1h#2.itm(12)} -attr vt d
load net {mux1h#2.itm(13)} -attr vt d
load net {mux1h#2.itm(14)} -attr vt d
load netBundle {mux1h#2.itm} 15 {mux1h#2.itm(0)} {mux1h#2.itm(1)} {mux1h#2.itm(2)} {mux1h#2.itm(3)} {mux1h#2.itm(4)} {mux1h#2.itm(5)} {mux1h#2.itm(6)} {mux1h#2.itm(7)} {mux1h#2.itm(8)} {mux1h#2.itm(9)} {mux1h#2.itm(10)} {mux1h#2.itm(11)} {mux1h#2.itm(12)} {mux1h#2.itm(13)} {mux1h#2.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {slc(by(2).sva).itm(0)} -attr vt d
load net {slc(by(2).sva).itm(1)} -attr vt d
load net {slc(by(2).sva).itm(2)} -attr vt d
load net {slc(by(2).sva).itm(3)} -attr vt d
load net {slc(by(2).sva).itm(4)} -attr vt d
load net {slc(by(2).sva).itm(5)} -attr vt d
load net {slc(by(2).sva).itm(6)} -attr vt d
load net {slc(by(2).sva).itm(7)} -attr vt d
load net {slc(by(2).sva).itm(8)} -attr vt d
load net {slc(by(2).sva).itm(9)} -attr vt d
load net {slc(by(2).sva).itm(10)} -attr vt d
load net {slc(by(2).sva).itm(11)} -attr vt d
load net {slc(by(2).sva).itm(12)} -attr vt d
load net {slc(by(2).sva).itm(13)} -attr vt d
load net {slc(by(2).sva).itm(14)} -attr vt d
load netBundle {slc(by(2).sva).itm} 15 {slc(by(2).sva).itm(0)} {slc(by(2).sva).itm(1)} {slc(by(2).sva).itm(2)} {slc(by(2).sva).itm(3)} {slc(by(2).sva).itm(4)} {slc(by(2).sva).itm(5)} {slc(by(2).sva).itm(6)} {slc(by(2).sva).itm(7)} {slc(by(2).sva).itm(8)} {slc(by(2).sva).itm(9)} {slc(by(2).sva).itm(10)} {slc(by(2).sva).itm(11)} {slc(by(2).sva).itm(12)} {slc(by(2).sva).itm(13)} {slc(by(2).sva).itm(14)} -attr xrf 42383 -attr oid 102 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {ACC3:if#1:acc#8.itm(0)} -attr vt d
load net {ACC3:if#1:acc#8.itm(1)} -attr vt d
load net {ACC3:if#1:acc#8.itm(2)} -attr vt d
load net {ACC3:if#1:acc#8.itm(3)} -attr vt d
load net {ACC3:if#1:acc#8.itm(4)} -attr vt d
load net {ACC3:if#1:acc#8.itm(5)} -attr vt d
load net {ACC3:if#1:acc#8.itm(6)} -attr vt d
load net {ACC3:if#1:acc#8.itm(7)} -attr vt d
load net {ACC3:if#1:acc#8.itm(8)} -attr vt d
load net {ACC3:if#1:acc#8.itm(9)} -attr vt d
load net {ACC3:if#1:acc#8.itm(10)} -attr vt d
load net {ACC3:if#1:acc#8.itm(11)} -attr vt d
load net {ACC3:if#1:acc#8.itm(12)} -attr vt d
load net {ACC3:if#1:acc#8.itm(13)} -attr vt d
load net {ACC3:if#1:acc#8.itm(14)} -attr vt d
load netBundle {ACC3:if#1:acc#8.itm} 15 {ACC3:if#1:acc#8.itm(0)} {ACC3:if#1:acc#8.itm(1)} {ACC3:if#1:acc#8.itm(2)} {ACC3:if#1:acc#8.itm(3)} {ACC3:if#1:acc#8.itm(4)} {ACC3:if#1:acc#8.itm(5)} {ACC3:if#1:acc#8.itm(6)} {ACC3:if#1:acc#8.itm(7)} {ACC3:if#1:acc#8.itm(8)} {ACC3:if#1:acc#8.itm(9)} {ACC3:if#1:acc#8.itm(10)} {ACC3:if#1:acc#8.itm(11)} {ACC3:if#1:acc#8.itm(12)} {ACC3:if#1:acc#8.itm(13)} {ACC3:if#1:acc#8.itm(14)} -attr xrf 42384 -attr oid 103 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {slc(regs.regs(1).sva).itm(0)} -attr vt d
load net {slc(regs.regs(1).sva).itm(1)} -attr vt d
load net {slc(regs.regs(1).sva).itm(2)} -attr vt d
load net {slc(regs.regs(1).sva).itm(3)} -attr vt d
load net {slc(regs.regs(1).sva).itm(4)} -attr vt d
load net {slc(regs.regs(1).sva).itm(5)} -attr vt d
load net {slc(regs.regs(1).sva).itm(6)} -attr vt d
load net {slc(regs.regs(1).sva).itm(7)} -attr vt d
load net {slc(regs.regs(1).sva).itm(8)} -attr vt d
load net {slc(regs.regs(1).sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva).itm} 10 {slc(regs.regs(1).sva).itm(0)} {slc(regs.regs(1).sva).itm(1)} {slc(regs.regs(1).sva).itm(2)} {slc(regs.regs(1).sva).itm(3)} {slc(regs.regs(1).sva).itm(4)} {slc(regs.regs(1).sva).itm(5)} {slc(regs.regs(1).sva).itm(6)} {slc(regs.regs(1).sva).itm(7)} {slc(regs.regs(1).sva).itm(8)} {slc(regs.regs(1).sva).itm(9)} -attr xrf 42385 -attr oid 104 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {slc(by(2).sva#2).itm(0)} -attr vt d
load net {slc(by(2).sva#2).itm(1)} -attr vt d
load net {slc(by(2).sva#2).itm(2)} -attr vt d
load net {slc(by(2).sva#2).itm(3)} -attr vt d
load net {slc(by(2).sva#2).itm(4)} -attr vt d
load net {slc(by(2).sva#2).itm(5)} -attr vt d
load net {slc(by(2).sva#2).itm(6)} -attr vt d
load net {slc(by(2).sva#2).itm(7)} -attr vt d
load net {slc(by(2).sva#2).itm(8)} -attr vt d
load net {slc(by(2).sva#2).itm(9)} -attr vt d
load net {slc(by(2).sva#2).itm(10)} -attr vt d
load net {slc(by(2).sva#2).itm(11)} -attr vt d
load net {slc(by(2).sva#2).itm(12)} -attr vt d
load net {slc(by(2).sva#2).itm(13)} -attr vt d
load net {slc(by(2).sva#2).itm(14)} -attr vt d
load netBundle {slc(by(2).sva#2).itm} 15 {slc(by(2).sva#2).itm(0)} {slc(by(2).sva#2).itm(1)} {slc(by(2).sva#2).itm(2)} {slc(by(2).sva#2).itm(3)} {slc(by(2).sva#2).itm(4)} {slc(by(2).sva#2).itm(5)} {slc(by(2).sva#2).itm(6)} {slc(by(2).sva#2).itm(7)} {slc(by(2).sva#2).itm(8)} {slc(by(2).sva#2).itm(9)} {slc(by(2).sva#2).itm(10)} {slc(by(2).sva#2).itm(11)} {slc(by(2).sva#2).itm(12)} {slc(by(2).sva#2).itm(13)} {slc(by(2).sva#2).itm(14)} -attr xrf 42386 -attr oid 105 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {exs#30.itm(0)} -attr vt d
load net {exs#30.itm(1)} -attr vt d
load net {exs#30.itm(2)} -attr vt d
load net {exs#30.itm(3)} -attr vt d
load net {exs#30.itm(4)} -attr vt d
load net {exs#30.itm(5)} -attr vt d
load net {exs#30.itm(6)} -attr vt d
load net {exs#30.itm(7)} -attr vt d
load net {exs#30.itm(8)} -attr vt d
load net {exs#30.itm(9)} -attr vt d
load net {exs#30.itm(10)} -attr vt d
load net {exs#30.itm(11)} -attr vt d
load net {exs#30.itm(12)} -attr vt d
load net {exs#30.itm(13)} -attr vt d
load net {exs#30.itm(14)} -attr vt d
load netBundle {exs#30.itm} 15 {exs#30.itm(0)} {exs#30.itm(1)} {exs#30.itm(2)} {exs#30.itm(3)} {exs#30.itm(4)} {exs#30.itm(5)} {exs#30.itm(6)} {exs#30.itm(7)} {exs#30.itm(8)} {exs#30.itm(9)} {exs#30.itm(10)} {exs#30.itm(11)} {exs#30.itm(12)} {exs#30.itm(13)} {exs#30.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {exs#2.itm(0)} -attr vt d
load net {exs#2.itm(1)} -attr vt d
load net {exs#2.itm(2)} -attr vt d
load net {exs#2.itm(3)} -attr vt d
load net {exs#2.itm(4)} -attr vt d
load net {exs#2.itm(5)} -attr vt d
load net {exs#2.itm(6)} -attr vt d
load net {exs#2.itm(7)} -attr vt d
load net {exs#2.itm(8)} -attr vt d
load net {exs#2.itm(9)} -attr vt d
load net {exs#2.itm(10)} -attr vt d
load net {exs#2.itm(11)} -attr vt d
load net {exs#2.itm(12)} -attr vt d
load net {exs#2.itm(13)} -attr vt d
load net {exs#2.itm(14)} -attr vt d
load netBundle {exs#2.itm} 15 {exs#2.itm(0)} {exs#2.itm(1)} {exs#2.itm(2)} {exs#2.itm(3)} {exs#2.itm(4)} {exs#2.itm(5)} {exs#2.itm(6)} {exs#2.itm(7)} {exs#2.itm(8)} {exs#2.itm(9)} {exs#2.itm(10)} {exs#2.itm(11)} {exs#2.itm(12)} {exs#2.itm(13)} {exs#2.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {nor#36.itm(0)} -attr vt d
load net {nor#36.itm(1)} -attr vt d
load net {nor#36.itm(2)} -attr vt d
load net {nor#36.itm(3)} -attr vt d
load net {nor#36.itm(4)} -attr vt d
load net {nor#36.itm(5)} -attr vt d
load net {nor#36.itm(6)} -attr vt d
load net {nor#36.itm(7)} -attr vt d
load net {nor#36.itm(8)} -attr vt d
load net {nor#36.itm(9)} -attr vt d
load net {nor#36.itm(10)} -attr vt d
load net {nor#36.itm(11)} -attr vt d
load net {nor#36.itm(12)} -attr vt d
load net {nor#36.itm(13)} -attr vt d
load net {nor#36.itm(14)} -attr vt d
load netBundle {nor#36.itm} 15 {nor#36.itm(0)} {nor#36.itm(1)} {nor#36.itm(2)} {nor#36.itm(3)} {nor#36.itm(4)} {nor#36.itm(5)} {nor#36.itm(6)} {nor#36.itm(7)} {nor#36.itm(8)} {nor#36.itm(9)} {nor#36.itm(10)} {nor#36.itm(11)} {nor#36.itm(12)} {nor#36.itm(13)} {nor#36.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#37.itm(0)} -attr vt d
load net {nor#37.itm(1)} -attr vt d
load net {nor#37.itm(2)} -attr vt d
load net {nor#37.itm(3)} -attr vt d
load net {nor#37.itm(4)} -attr vt d
load net {nor#37.itm(5)} -attr vt d
load net {nor#37.itm(6)} -attr vt d
load net {nor#37.itm(7)} -attr vt d
load net {nor#37.itm(8)} -attr vt d
load net {nor#37.itm(9)} -attr vt d
load net {nor#37.itm(10)} -attr vt d
load net {nor#37.itm(11)} -attr vt d
load net {nor#37.itm(12)} -attr vt d
load net {nor#37.itm(13)} -attr vt d
load net {nor#37.itm(14)} -attr vt d
load netBundle {nor#37.itm} 15 {nor#37.itm(0)} {nor#37.itm(1)} {nor#37.itm(2)} {nor#37.itm(3)} {nor#37.itm(4)} {nor#37.itm(5)} {nor#37.itm(6)} {nor#37.itm(7)} {nor#37.itm(8)} {nor#37.itm(9)} {nor#37.itm(10)} {nor#37.itm(11)} {nor#37.itm(12)} {nor#37.itm(13)} {nor#37.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {mux1h#3.itm(0)} -attr vt d
load net {mux1h#3.itm(1)} -attr vt d
load net {mux1h#3.itm(2)} -attr vt d
load net {mux1h#3.itm(3)} -attr vt d
load net {mux1h#3.itm(4)} -attr vt d
load net {mux1h#3.itm(5)} -attr vt d
load net {mux1h#3.itm(6)} -attr vt d
load net {mux1h#3.itm(7)} -attr vt d
load net {mux1h#3.itm(8)} -attr vt d
load net {mux1h#3.itm(9)} -attr vt d
load net {mux1h#3.itm(10)} -attr vt d
load net {mux1h#3.itm(11)} -attr vt d
load net {mux1h#3.itm(12)} -attr vt d
load net {mux1h#3.itm(13)} -attr vt d
load net {mux1h#3.itm(14)} -attr vt d
load netBundle {mux1h#3.itm} 15 {mux1h#3.itm(0)} {mux1h#3.itm(1)} {mux1h#3.itm(2)} {mux1h#3.itm(3)} {mux1h#3.itm(4)} {mux1h#3.itm(5)} {mux1h#3.itm(6)} {mux1h#3.itm(7)} {mux1h#3.itm(8)} {mux1h#3.itm(9)} {mux1h#3.itm(10)} {mux1h#3.itm(11)} {mux1h#3.itm(12)} {mux1h#3.itm(13)} {mux1h#3.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {ACC3:if:slc#3.itm(0)} -attr vt d
load net {ACC3:if:slc#3.itm(1)} -attr vt d
load net {ACC3:if:slc#3.itm(2)} -attr vt d
load net {ACC3:if:slc#3.itm(3)} -attr vt d
load net {ACC3:if:slc#3.itm(4)} -attr vt d
load net {ACC3:if:slc#3.itm(5)} -attr vt d
load net {ACC3:if:slc#3.itm(6)} -attr vt d
load net {ACC3:if:slc#3.itm(7)} -attr vt d
load net {ACC3:if:slc#3.itm(8)} -attr vt d
load net {ACC3:if:slc#3.itm(9)} -attr vt d
load net {ACC3:if:slc#3.itm(10)} -attr vt d
load net {ACC3:if:slc#3.itm(11)} -attr vt d
load net {ACC3:if:slc#3.itm(12)} -attr vt d
load net {ACC3:if:slc#3.itm(13)} -attr vt d
load net {ACC3:if:slc#3.itm(14)} -attr vt d
load netBundle {ACC3:if:slc#3.itm} 15 {ACC3:if:slc#3.itm(0)} {ACC3:if:slc#3.itm(1)} {ACC3:if:slc#3.itm(2)} {ACC3:if:slc#3.itm(3)} {ACC3:if:slc#3.itm(4)} {ACC3:if:slc#3.itm(5)} {ACC3:if:slc#3.itm(6)} {ACC3:if:slc#3.itm(7)} {ACC3:if:slc#3.itm(8)} {ACC3:if:slc#3.itm(9)} {ACC3:if:slc#3.itm(10)} {ACC3:if:slc#3.itm(11)} {ACC3:if:slc#3.itm(12)} {ACC3:if:slc#3.itm(13)} {ACC3:if:slc#3.itm(14)} -attr xrf 42387 -attr oid 106 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if#1:slc#2.itm(0)} -attr vt d
load net {ACC3:if#1:slc#2.itm(1)} -attr vt d
load net {ACC3:if#1:slc#2.itm(2)} -attr vt d
load net {ACC3:if#1:slc#2.itm(3)} -attr vt d
load net {ACC3:if#1:slc#2.itm(4)} -attr vt d
load net {ACC3:if#1:slc#2.itm(5)} -attr vt d
load net {ACC3:if#1:slc#2.itm(6)} -attr vt d
load net {ACC3:if#1:slc#2.itm(7)} -attr vt d
load net {ACC3:if#1:slc#2.itm(8)} -attr vt d
load net {ACC3:if#1:slc#2.itm(9)} -attr vt d
load net {ACC3:if#1:slc#2.itm(10)} -attr vt d
load net {ACC3:if#1:slc#2.itm(11)} -attr vt d
load net {ACC3:if#1:slc#2.itm(12)} -attr vt d
load net {ACC3:if#1:slc#2.itm(13)} -attr vt d
load net {ACC3:if#1:slc#2.itm(14)} -attr vt d
load netBundle {ACC3:if#1:slc#2.itm} 15 {ACC3:if#1:slc#2.itm(0)} {ACC3:if#1:slc#2.itm(1)} {ACC3:if#1:slc#2.itm(2)} {ACC3:if#1:slc#2.itm(3)} {ACC3:if#1:slc#2.itm(4)} {ACC3:if#1:slc#2.itm(5)} {ACC3:if#1:slc#2.itm(6)} {ACC3:if#1:slc#2.itm(7)} {ACC3:if#1:slc#2.itm(8)} {ACC3:if#1:slc#2.itm(9)} {ACC3:if#1:slc#2.itm(10)} {ACC3:if#1:slc#2.itm(11)} {ACC3:if#1:slc#2.itm(12)} {ACC3:if#1:slc#2.itm(13)} {ACC3:if#1:slc#2.itm(14)} -attr xrf 42388 -attr oid 107 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(0)} -attr vt d
load net {ACC3:if#1:acc#12.itm(1)} -attr vt d
load net {ACC3:if#1:acc#12.itm(2)} -attr vt d
load net {ACC3:if#1:acc#12.itm(3)} -attr vt d
load net {ACC3:if#1:acc#12.itm(4)} -attr vt d
load net {ACC3:if#1:acc#12.itm(5)} -attr vt d
load net {ACC3:if#1:acc#12.itm(6)} -attr vt d
load net {ACC3:if#1:acc#12.itm(7)} -attr vt d
load net {ACC3:if#1:acc#12.itm(8)} -attr vt d
load net {ACC3:if#1:acc#12.itm(9)} -attr vt d
load net {ACC3:if#1:acc#12.itm(10)} -attr vt d
load net {ACC3:if#1:acc#12.itm(11)} -attr vt d
load net {ACC3:if#1:acc#12.itm(12)} -attr vt d
load net {ACC3:if#1:acc#12.itm(13)} -attr vt d
load net {ACC3:if#1:acc#12.itm(14)} -attr vt d
load net {ACC3:if#1:acc#12.itm(15)} -attr vt d
load netBundle {ACC3:if#1:acc#12.itm} 16 {ACC3:if#1:acc#12.itm(0)} {ACC3:if#1:acc#12.itm(1)} {ACC3:if#1:acc#12.itm(2)} {ACC3:if#1:acc#12.itm(3)} {ACC3:if#1:acc#12.itm(4)} {ACC3:if#1:acc#12.itm(5)} {ACC3:if#1:acc#12.itm(6)} {ACC3:if#1:acc#12.itm(7)} {ACC3:if#1:acc#12.itm(8)} {ACC3:if#1:acc#12.itm(9)} {ACC3:if#1:acc#12.itm(10)} {ACC3:if#1:acc#12.itm(11)} {ACC3:if#1:acc#12.itm(12)} {ACC3:if#1:acc#12.itm(13)} {ACC3:if#1:acc#12.itm(14)} {ACC3:if#1:acc#12.itm(15)} -attr xrf 42389 -attr oid 108 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {conc#174.itm(0)} -attr vt d
load net {conc#174.itm(1)} -attr vt d
load net {conc#174.itm(2)} -attr vt d
load net {conc#174.itm(3)} -attr vt d
load net {conc#174.itm(4)} -attr vt d
load net {conc#174.itm(5)} -attr vt d
load net {conc#174.itm(6)} -attr vt d
load net {conc#174.itm(7)} -attr vt d
load net {conc#174.itm(8)} -attr vt d
load net {conc#174.itm(9)} -attr vt d
load net {conc#174.itm(10)} -attr vt d
load net {conc#174.itm(11)} -attr vt d
load netBundle {conc#174.itm} 12 {conc#174.itm(0)} {conc#174.itm(1)} {conc#174.itm(2)} {conc#174.itm(3)} {conc#174.itm(4)} {conc#174.itm(5)} {conc#174.itm(6)} {conc#174.itm(7)} {conc#174.itm(8)} {conc#174.itm(9)} {conc#174.itm(10)} {conc#174.itm(11)} -attr xrf 42390 -attr oid 109 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(0)} -attr vt d
load net {regs.operator[]#38:not.itm(1)} -attr vt d
load net {regs.operator[]#38:not.itm(2)} -attr vt d
load net {regs.operator[]#38:not.itm(3)} -attr vt d
load net {regs.operator[]#38:not.itm(4)} -attr vt d
load net {regs.operator[]#38:not.itm(5)} -attr vt d
load net {regs.operator[]#38:not.itm(6)} -attr vt d
load net {regs.operator[]#38:not.itm(7)} -attr vt d
load net {regs.operator[]#38:not.itm(8)} -attr vt d
load net {regs.operator[]#38:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#38:not.itm} 10 {regs.operator[]#38:not.itm(0)} {regs.operator[]#38:not.itm(1)} {regs.operator[]#38:not.itm(2)} {regs.operator[]#38:not.itm(3)} {regs.operator[]#38:not.itm(4)} {regs.operator[]#38:not.itm(5)} {regs.operator[]#38:not.itm(6)} {regs.operator[]#38:not.itm(7)} {regs.operator[]#38:not.itm(8)} {regs.operator[]#38:not.itm(9)} -attr xrf 42391 -attr oid 110 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {slc(regs.regs(1).sva)#3.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#3.itm} 10 {slc(regs.regs(1).sva)#3.itm(0)} {slc(regs.regs(1).sva)#3.itm(1)} {slc(regs.regs(1).sva)#3.itm(2)} {slc(regs.regs(1).sva)#3.itm(3)} {slc(regs.regs(1).sva)#3.itm(4)} {slc(regs.regs(1).sva)#3.itm(5)} {slc(regs.regs(1).sva)#3.itm(6)} {slc(regs.regs(1).sva)#3.itm(7)} {slc(regs.regs(1).sva)#3.itm(8)} {slc(regs.regs(1).sva)#3.itm(9)} -attr xrf 42392 -attr oid 111 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {conc#175.itm(0)} -attr vt d
load net {conc#175.itm(1)} -attr vt d
load net {conc#175.itm(2)} -attr vt d
load net {conc#175.itm(3)} -attr vt d
load net {conc#175.itm(4)} -attr vt d
load net {conc#175.itm(5)} -attr vt d
load net {conc#175.itm(6)} -attr vt d
load net {conc#175.itm(7)} -attr vt d
load net {conc#175.itm(8)} -attr vt d
load net {conc#175.itm(9)} -attr vt d
load net {conc#175.itm(10)} -attr vt d
load net {conc#175.itm(11)} -attr vt d
load net {conc#175.itm(12)} -attr vt d
load net {conc#175.itm(13)} -attr vt d
load net {conc#175.itm(14)} -attr vt d
load net {conc#175.itm(15)} -attr vt d
load netBundle {conc#175.itm} 16 {conc#175.itm(0)} {conc#175.itm(1)} {conc#175.itm(2)} {conc#175.itm(3)} {conc#175.itm(4)} {conc#175.itm(5)} {conc#175.itm(6)} {conc#175.itm(7)} {conc#175.itm(8)} {conc#175.itm(9)} {conc#175.itm(10)} {conc#175.itm(11)} {conc#175.itm(12)} {conc#175.itm(13)} {conc#175.itm(14)} {conc#175.itm(15)} -attr xrf 42393 -attr oid 112 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {ACC3:if#2:slc#3.itm(0)} -attr vt d
load net {ACC3:if#2:slc#3.itm(1)} -attr vt d
load net {ACC3:if#2:slc#3.itm(2)} -attr vt d
load net {ACC3:if#2:slc#3.itm(3)} -attr vt d
load net {ACC3:if#2:slc#3.itm(4)} -attr vt d
load net {ACC3:if#2:slc#3.itm(5)} -attr vt d
load net {ACC3:if#2:slc#3.itm(6)} -attr vt d
load net {ACC3:if#2:slc#3.itm(7)} -attr vt d
load net {ACC3:if#2:slc#3.itm(8)} -attr vt d
load net {ACC3:if#2:slc#3.itm(9)} -attr vt d
load net {ACC3:if#2:slc#3.itm(10)} -attr vt d
load net {ACC3:if#2:slc#3.itm(11)} -attr vt d
load net {ACC3:if#2:slc#3.itm(12)} -attr vt d
load net {ACC3:if#2:slc#3.itm(13)} -attr vt d
load net {ACC3:if#2:slc#3.itm(14)} -attr vt d
load netBundle {ACC3:if#2:slc#3.itm} 15 {ACC3:if#2:slc#3.itm(0)} {ACC3:if#2:slc#3.itm(1)} {ACC3:if#2:slc#3.itm(2)} {ACC3:if#2:slc#3.itm(3)} {ACC3:if#2:slc#3.itm(4)} {ACC3:if#2:slc#3.itm(5)} {ACC3:if#2:slc#3.itm(6)} {ACC3:if#2:slc#3.itm(7)} {ACC3:if#2:slc#3.itm(8)} {ACC3:if#2:slc#3.itm(9)} {ACC3:if#2:slc#3.itm(10)} {ACC3:if#2:slc#3.itm(11)} {ACC3:if#2:slc#3.itm(12)} {ACC3:if#2:slc#3.itm(13)} {ACC3:if#2:slc#3.itm(14)} -attr xrf 42394 -attr oid 113 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {exs#31.itm(0)} -attr vt d
load net {exs#31.itm(1)} -attr vt d
load net {exs#31.itm(2)} -attr vt d
load net {exs#31.itm(3)} -attr vt d
load net {exs#31.itm(4)} -attr vt d
load net {exs#31.itm(5)} -attr vt d
load net {exs#31.itm(6)} -attr vt d
load net {exs#31.itm(7)} -attr vt d
load net {exs#31.itm(8)} -attr vt d
load net {exs#31.itm(9)} -attr vt d
load net {exs#31.itm(10)} -attr vt d
load net {exs#31.itm(11)} -attr vt d
load net {exs#31.itm(12)} -attr vt d
load net {exs#31.itm(13)} -attr vt d
load net {exs#31.itm(14)} -attr vt d
load netBundle {exs#31.itm} 15 {exs#31.itm(0)} {exs#31.itm(1)} {exs#31.itm(2)} {exs#31.itm(3)} {exs#31.itm(4)} {exs#31.itm(5)} {exs#31.itm(6)} {exs#31.itm(7)} {exs#31.itm(8)} {exs#31.itm(9)} {exs#31.itm(10)} {exs#31.itm(11)} {exs#31.itm(12)} {exs#31.itm(13)} {exs#31.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {exs#3.itm(0)} -attr vt d
load net {exs#3.itm(1)} -attr vt d
load net {exs#3.itm(2)} -attr vt d
load net {exs#3.itm(3)} -attr vt d
load net {exs#3.itm(4)} -attr vt d
load net {exs#3.itm(5)} -attr vt d
load net {exs#3.itm(6)} -attr vt d
load net {exs#3.itm(7)} -attr vt d
load net {exs#3.itm(8)} -attr vt d
load net {exs#3.itm(9)} -attr vt d
load net {exs#3.itm(10)} -attr vt d
load net {exs#3.itm(11)} -attr vt d
load net {exs#3.itm(12)} -attr vt d
load net {exs#3.itm(13)} -attr vt d
load net {exs#3.itm(14)} -attr vt d
load netBundle {exs#3.itm} 15 {exs#3.itm(0)} {exs#3.itm(1)} {exs#3.itm(2)} {exs#3.itm(3)} {exs#3.itm(4)} {exs#3.itm(5)} {exs#3.itm(6)} {exs#3.itm(7)} {exs#3.itm(8)} {exs#3.itm(9)} {exs#3.itm(10)} {exs#3.itm(11)} {exs#3.itm(12)} {exs#3.itm(13)} {exs#3.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {nor#38.itm(0)} -attr vt d
load net {nor#38.itm(1)} -attr vt d
load net {nor#38.itm(2)} -attr vt d
load net {nor#38.itm(3)} -attr vt d
load net {nor#38.itm(4)} -attr vt d
load net {nor#38.itm(5)} -attr vt d
load net {nor#38.itm(6)} -attr vt d
load net {nor#38.itm(7)} -attr vt d
load net {nor#38.itm(8)} -attr vt d
load net {nor#38.itm(9)} -attr vt d
load net {nor#38.itm(10)} -attr vt d
load net {nor#38.itm(11)} -attr vt d
load net {nor#38.itm(12)} -attr vt d
load net {nor#38.itm(13)} -attr vt d
load net {nor#38.itm(14)} -attr vt d
load net {nor#38.itm(15)} -attr vt d
load netBundle {nor#38.itm} 16 {nor#38.itm(0)} {nor#38.itm(1)} {nor#38.itm(2)} {nor#38.itm(3)} {nor#38.itm(4)} {nor#38.itm(5)} {nor#38.itm(6)} {nor#38.itm(7)} {nor#38.itm(8)} {nor#38.itm(9)} {nor#38.itm(10)} {nor#38.itm(11)} {nor#38.itm(12)} {nor#38.itm(13)} {nor#38.itm(14)} {nor#38.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#39.itm(0)} -attr vt d
load net {nor#39.itm(1)} -attr vt d
load net {nor#39.itm(2)} -attr vt d
load net {nor#39.itm(3)} -attr vt d
load net {nor#39.itm(4)} -attr vt d
load net {nor#39.itm(5)} -attr vt d
load net {nor#39.itm(6)} -attr vt d
load net {nor#39.itm(7)} -attr vt d
load net {nor#39.itm(8)} -attr vt d
load net {nor#39.itm(9)} -attr vt d
load net {nor#39.itm(10)} -attr vt d
load net {nor#39.itm(11)} -attr vt d
load net {nor#39.itm(12)} -attr vt d
load net {nor#39.itm(13)} -attr vt d
load net {nor#39.itm(14)} -attr vt d
load net {nor#39.itm(15)} -attr vt d
load netBundle {nor#39.itm} 16 {nor#39.itm(0)} {nor#39.itm(1)} {nor#39.itm(2)} {nor#39.itm(3)} {nor#39.itm(4)} {nor#39.itm(5)} {nor#39.itm(6)} {nor#39.itm(7)} {nor#39.itm(8)} {nor#39.itm(9)} {nor#39.itm(10)} {nor#39.itm(11)} {nor#39.itm(12)} {nor#39.itm(13)} {nor#39.itm(14)} {nor#39.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {mux#24.itm(0)} -attr vt d
load net {mux#24.itm(1)} -attr vt d
load net {mux#24.itm(2)} -attr vt d
load net {mux#24.itm(3)} -attr vt d
load net {mux#24.itm(4)} -attr vt d
load net {mux#24.itm(5)} -attr vt d
load net {mux#24.itm(6)} -attr vt d
load net {mux#24.itm(7)} -attr vt d
load net {mux#24.itm(8)} -attr vt d
load net {mux#24.itm(9)} -attr vt d
load net {mux#24.itm(10)} -attr vt d
load net {mux#24.itm(11)} -attr vt d
load net {mux#24.itm(12)} -attr vt d
load net {mux#24.itm(13)} -attr vt d
load net {mux#24.itm(14)} -attr vt d
load net {mux#24.itm(15)} -attr vt d
load netBundle {mux#24.itm} 16 {mux#24.itm(0)} {mux#24.itm(1)} {mux#24.itm(2)} {mux#24.itm(3)} {mux#24.itm(4)} {mux#24.itm(5)} {mux#24.itm(6)} {mux#24.itm(7)} {mux#24.itm(8)} {mux#24.itm(9)} {mux#24.itm(10)} {mux#24.itm(11)} {mux#24.itm(12)} {mux#24.itm(13)} {mux#24.itm(14)} {mux#24.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {exs#32.itm(0)} -attr vt d
load net {exs#32.itm(1)} -attr vt d
load net {exs#32.itm(2)} -attr vt d
load net {exs#32.itm(3)} -attr vt d
load net {exs#32.itm(4)} -attr vt d
load net {exs#32.itm(5)} -attr vt d
load net {exs#32.itm(6)} -attr vt d
load net {exs#32.itm(7)} -attr vt d
load net {exs#32.itm(8)} -attr vt d
load net {exs#32.itm(9)} -attr vt d
load net {exs#32.itm(10)} -attr vt d
load net {exs#32.itm(11)} -attr vt d
load net {exs#32.itm(12)} -attr vt d
load net {exs#32.itm(13)} -attr vt d
load net {exs#32.itm(14)} -attr vt d
load net {exs#32.itm(15)} -attr vt d
load netBundle {exs#32.itm} 16 {exs#32.itm(0)} {exs#32.itm(1)} {exs#32.itm(2)} {exs#32.itm(3)} {exs#32.itm(4)} {exs#32.itm(5)} {exs#32.itm(6)} {exs#32.itm(7)} {exs#32.itm(8)} {exs#32.itm(9)} {exs#32.itm(10)} {exs#32.itm(11)} {exs#32.itm(12)} {exs#32.itm(13)} {exs#32.itm(14)} {exs#32.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {exs#4.itm(0)} -attr vt d
load net {exs#4.itm(1)} -attr vt d
load net {exs#4.itm(2)} -attr vt d
load net {exs#4.itm(3)} -attr vt d
load net {exs#4.itm(4)} -attr vt d
load net {exs#4.itm(5)} -attr vt d
load net {exs#4.itm(6)} -attr vt d
load net {exs#4.itm(7)} -attr vt d
load net {exs#4.itm(8)} -attr vt d
load net {exs#4.itm(9)} -attr vt d
load net {exs#4.itm(10)} -attr vt d
load net {exs#4.itm(11)} -attr vt d
load net {exs#4.itm(12)} -attr vt d
load net {exs#4.itm(13)} -attr vt d
load net {exs#4.itm(14)} -attr vt d
load net {exs#4.itm(15)} -attr vt d
load netBundle {exs#4.itm} 16 {exs#4.itm(0)} {exs#4.itm(1)} {exs#4.itm(2)} {exs#4.itm(3)} {exs#4.itm(4)} {exs#4.itm(5)} {exs#4.itm(6)} {exs#4.itm(7)} {exs#4.itm(8)} {exs#4.itm(9)} {exs#4.itm(10)} {exs#4.itm(11)} {exs#4.itm(12)} {exs#4.itm(13)} {exs#4.itm(14)} {exs#4.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {nor#40.itm(0)} -attr vt d
load net {nor#40.itm(1)} -attr vt d
load net {nor#40.itm(2)} -attr vt d
load net {nor#40.itm(3)} -attr vt d
load net {nor#40.itm(4)} -attr vt d
load net {nor#40.itm(5)} -attr vt d
load net {nor#40.itm(6)} -attr vt d
load net {nor#40.itm(7)} -attr vt d
load net {nor#40.itm(8)} -attr vt d
load net {nor#40.itm(9)} -attr vt d
load net {nor#40.itm(10)} -attr vt d
load net {nor#40.itm(11)} -attr vt d
load net {nor#40.itm(12)} -attr vt d
load net {nor#40.itm(13)} -attr vt d
load net {nor#40.itm(14)} -attr vt d
load netBundle {nor#40.itm} 15 {nor#40.itm(0)} {nor#40.itm(1)} {nor#40.itm(2)} {nor#40.itm(3)} {nor#40.itm(4)} {nor#40.itm(5)} {nor#40.itm(6)} {nor#40.itm(7)} {nor#40.itm(8)} {nor#40.itm(9)} {nor#40.itm(10)} {nor#40.itm(11)} {nor#40.itm(12)} {nor#40.itm(13)} {nor#40.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#41.itm(0)} -attr vt d
load net {nor#41.itm(1)} -attr vt d
load net {nor#41.itm(2)} -attr vt d
load net {nor#41.itm(3)} -attr vt d
load net {nor#41.itm(4)} -attr vt d
load net {nor#41.itm(5)} -attr vt d
load net {nor#41.itm(6)} -attr vt d
load net {nor#41.itm(7)} -attr vt d
load net {nor#41.itm(8)} -attr vt d
load net {nor#41.itm(9)} -attr vt d
load net {nor#41.itm(10)} -attr vt d
load net {nor#41.itm(11)} -attr vt d
load net {nor#41.itm(12)} -attr vt d
load net {nor#41.itm(13)} -attr vt d
load net {nor#41.itm(14)} -attr vt d
load netBundle {nor#41.itm} 15 {nor#41.itm(0)} {nor#41.itm(1)} {nor#41.itm(2)} {nor#41.itm(3)} {nor#41.itm(4)} {nor#41.itm(5)} {nor#41.itm(6)} {nor#41.itm(7)} {nor#41.itm(8)} {nor#41.itm(9)} {nor#41.itm(10)} {nor#41.itm(11)} {nor#41.itm(12)} {nor#41.itm(13)} {nor#41.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {mux1h#5.itm(0)} -attr vt d
load net {mux1h#5.itm(1)} -attr vt d
load net {mux1h#5.itm(2)} -attr vt d
load net {mux1h#5.itm(3)} -attr vt d
load net {mux1h#5.itm(4)} -attr vt d
load net {mux1h#5.itm(5)} -attr vt d
load net {mux1h#5.itm(6)} -attr vt d
load net {mux1h#5.itm(7)} -attr vt d
load net {mux1h#5.itm(8)} -attr vt d
load net {mux1h#5.itm(9)} -attr vt d
load net {mux1h#5.itm(10)} -attr vt d
load net {mux1h#5.itm(11)} -attr vt d
load net {mux1h#5.itm(12)} -attr vt d
load net {mux1h#5.itm(13)} -attr vt d
load net {mux1h#5.itm(14)} -attr vt d
load netBundle {mux1h#5.itm} 15 {mux1h#5.itm(0)} {mux1h#5.itm(1)} {mux1h#5.itm(2)} {mux1h#5.itm(3)} {mux1h#5.itm(4)} {mux1h#5.itm(5)} {mux1h#5.itm(6)} {mux1h#5.itm(7)} {mux1h#5.itm(8)} {mux1h#5.itm(9)} {mux1h#5.itm(10)} {mux1h#5.itm(11)} {mux1h#5.itm(12)} {mux1h#5.itm(13)} {mux1h#5.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {slc(gy(2).sva).itm(0)} -attr vt d
load net {slc(gy(2).sva).itm(1)} -attr vt d
load net {slc(gy(2).sva).itm(2)} -attr vt d
load net {slc(gy(2).sva).itm(3)} -attr vt d
load net {slc(gy(2).sva).itm(4)} -attr vt d
load net {slc(gy(2).sva).itm(5)} -attr vt d
load net {slc(gy(2).sva).itm(6)} -attr vt d
load net {slc(gy(2).sva).itm(7)} -attr vt d
load net {slc(gy(2).sva).itm(8)} -attr vt d
load net {slc(gy(2).sva).itm(9)} -attr vt d
load net {slc(gy(2).sva).itm(10)} -attr vt d
load net {slc(gy(2).sva).itm(11)} -attr vt d
load net {slc(gy(2).sva).itm(12)} -attr vt d
load net {slc(gy(2).sva).itm(13)} -attr vt d
load net {slc(gy(2).sva).itm(14)} -attr vt d
load netBundle {slc(gy(2).sva).itm} 15 {slc(gy(2).sva).itm(0)} {slc(gy(2).sva).itm(1)} {slc(gy(2).sva).itm(2)} {slc(gy(2).sva).itm(3)} {slc(gy(2).sva).itm(4)} {slc(gy(2).sva).itm(5)} {slc(gy(2).sva).itm(6)} {slc(gy(2).sva).itm(7)} {slc(gy(2).sva).itm(8)} {slc(gy(2).sva).itm(9)} {slc(gy(2).sva).itm(10)} {slc(gy(2).sva).itm(11)} {slc(gy(2).sva).itm(12)} {slc(gy(2).sva).itm(13)} {slc(gy(2).sva).itm(14)} -attr xrf 42395 -attr oid 114 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {ACC3:if#1:acc#7.itm(0)} -attr vt d
load net {ACC3:if#1:acc#7.itm(1)} -attr vt d
load net {ACC3:if#1:acc#7.itm(2)} -attr vt d
load net {ACC3:if#1:acc#7.itm(3)} -attr vt d
load net {ACC3:if#1:acc#7.itm(4)} -attr vt d
load net {ACC3:if#1:acc#7.itm(5)} -attr vt d
load net {ACC3:if#1:acc#7.itm(6)} -attr vt d
load net {ACC3:if#1:acc#7.itm(7)} -attr vt d
load net {ACC3:if#1:acc#7.itm(8)} -attr vt d
load net {ACC3:if#1:acc#7.itm(9)} -attr vt d
load net {ACC3:if#1:acc#7.itm(10)} -attr vt d
load net {ACC3:if#1:acc#7.itm(11)} -attr vt d
load net {ACC3:if#1:acc#7.itm(12)} -attr vt d
load net {ACC3:if#1:acc#7.itm(13)} -attr vt d
load net {ACC3:if#1:acc#7.itm(14)} -attr vt d
load netBundle {ACC3:if#1:acc#7.itm} 15 {ACC3:if#1:acc#7.itm(0)} {ACC3:if#1:acc#7.itm(1)} {ACC3:if#1:acc#7.itm(2)} {ACC3:if#1:acc#7.itm(3)} {ACC3:if#1:acc#7.itm(4)} {ACC3:if#1:acc#7.itm(5)} {ACC3:if#1:acc#7.itm(6)} {ACC3:if#1:acc#7.itm(7)} {ACC3:if#1:acc#7.itm(8)} {ACC3:if#1:acc#7.itm(9)} {ACC3:if#1:acc#7.itm(10)} {ACC3:if#1:acc#7.itm(11)} {ACC3:if#1:acc#7.itm(12)} {ACC3:if#1:acc#7.itm(13)} {ACC3:if#1:acc#7.itm(14)} -attr xrf 42396 -attr oid 115 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {slc(regs.regs(1).sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#1.itm} 10 {slc(regs.regs(1).sva)#1.itm(0)} {slc(regs.regs(1).sva)#1.itm(1)} {slc(regs.regs(1).sva)#1.itm(2)} {slc(regs.regs(1).sva)#1.itm(3)} {slc(regs.regs(1).sva)#1.itm(4)} {slc(regs.regs(1).sva)#1.itm(5)} {slc(regs.regs(1).sva)#1.itm(6)} {slc(regs.regs(1).sva)#1.itm(7)} {slc(regs.regs(1).sva)#1.itm(8)} {slc(regs.regs(1).sva)#1.itm(9)} -attr xrf 42397 -attr oid 116 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {slc(gy(2).sva#2).itm(0)} -attr vt d
load net {slc(gy(2).sva#2).itm(1)} -attr vt d
load net {slc(gy(2).sva#2).itm(2)} -attr vt d
load net {slc(gy(2).sva#2).itm(3)} -attr vt d
load net {slc(gy(2).sva#2).itm(4)} -attr vt d
load net {slc(gy(2).sva#2).itm(5)} -attr vt d
load net {slc(gy(2).sva#2).itm(6)} -attr vt d
load net {slc(gy(2).sva#2).itm(7)} -attr vt d
load net {slc(gy(2).sva#2).itm(8)} -attr vt d
load net {slc(gy(2).sva#2).itm(9)} -attr vt d
load net {slc(gy(2).sva#2).itm(10)} -attr vt d
load net {slc(gy(2).sva#2).itm(11)} -attr vt d
load net {slc(gy(2).sva#2).itm(12)} -attr vt d
load net {slc(gy(2).sva#2).itm(13)} -attr vt d
load net {slc(gy(2).sva#2).itm(14)} -attr vt d
load netBundle {slc(gy(2).sva#2).itm} 15 {slc(gy(2).sva#2).itm(0)} {slc(gy(2).sva#2).itm(1)} {slc(gy(2).sva#2).itm(2)} {slc(gy(2).sva#2).itm(3)} {slc(gy(2).sva#2).itm(4)} {slc(gy(2).sva#2).itm(5)} {slc(gy(2).sva#2).itm(6)} {slc(gy(2).sva#2).itm(7)} {slc(gy(2).sva#2).itm(8)} {slc(gy(2).sva#2).itm(9)} {slc(gy(2).sva#2).itm(10)} {slc(gy(2).sva#2).itm(11)} {slc(gy(2).sva#2).itm(12)} {slc(gy(2).sva#2).itm(13)} {slc(gy(2).sva#2).itm(14)} -attr xrf 42398 -attr oid 117 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {exs#33.itm(0)} -attr vt d
load net {exs#33.itm(1)} -attr vt d
load net {exs#33.itm(2)} -attr vt d
load net {exs#33.itm(3)} -attr vt d
load net {exs#33.itm(4)} -attr vt d
load net {exs#33.itm(5)} -attr vt d
load net {exs#33.itm(6)} -attr vt d
load net {exs#33.itm(7)} -attr vt d
load net {exs#33.itm(8)} -attr vt d
load net {exs#33.itm(9)} -attr vt d
load net {exs#33.itm(10)} -attr vt d
load net {exs#33.itm(11)} -attr vt d
load net {exs#33.itm(12)} -attr vt d
load net {exs#33.itm(13)} -attr vt d
load net {exs#33.itm(14)} -attr vt d
load netBundle {exs#33.itm} 15 {exs#33.itm(0)} {exs#33.itm(1)} {exs#33.itm(2)} {exs#33.itm(3)} {exs#33.itm(4)} {exs#33.itm(5)} {exs#33.itm(6)} {exs#33.itm(7)} {exs#33.itm(8)} {exs#33.itm(9)} {exs#33.itm(10)} {exs#33.itm(11)} {exs#33.itm(12)} {exs#33.itm(13)} {exs#33.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {exs#5.itm(0)} -attr vt d
load net {exs#5.itm(1)} -attr vt d
load net {exs#5.itm(2)} -attr vt d
load net {exs#5.itm(3)} -attr vt d
load net {exs#5.itm(4)} -attr vt d
load net {exs#5.itm(5)} -attr vt d
load net {exs#5.itm(6)} -attr vt d
load net {exs#5.itm(7)} -attr vt d
load net {exs#5.itm(8)} -attr vt d
load net {exs#5.itm(9)} -attr vt d
load net {exs#5.itm(10)} -attr vt d
load net {exs#5.itm(11)} -attr vt d
load net {exs#5.itm(12)} -attr vt d
load net {exs#5.itm(13)} -attr vt d
load net {exs#5.itm(14)} -attr vt d
load netBundle {exs#5.itm} 15 {exs#5.itm(0)} {exs#5.itm(1)} {exs#5.itm(2)} {exs#5.itm(3)} {exs#5.itm(4)} {exs#5.itm(5)} {exs#5.itm(6)} {exs#5.itm(7)} {exs#5.itm(8)} {exs#5.itm(9)} {exs#5.itm(10)} {exs#5.itm(11)} {exs#5.itm(12)} {exs#5.itm(13)} {exs#5.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {nor#42.itm(0)} -attr vt d
load net {nor#42.itm(1)} -attr vt d
load net {nor#42.itm(2)} -attr vt d
load net {nor#42.itm(3)} -attr vt d
load net {nor#42.itm(4)} -attr vt d
load net {nor#42.itm(5)} -attr vt d
load net {nor#42.itm(6)} -attr vt d
load net {nor#42.itm(7)} -attr vt d
load net {nor#42.itm(8)} -attr vt d
load net {nor#42.itm(9)} -attr vt d
load net {nor#42.itm(10)} -attr vt d
load net {nor#42.itm(11)} -attr vt d
load net {nor#42.itm(12)} -attr vt d
load net {nor#42.itm(13)} -attr vt d
load net {nor#42.itm(14)} -attr vt d
load netBundle {nor#42.itm} 15 {nor#42.itm(0)} {nor#42.itm(1)} {nor#42.itm(2)} {nor#42.itm(3)} {nor#42.itm(4)} {nor#42.itm(5)} {nor#42.itm(6)} {nor#42.itm(7)} {nor#42.itm(8)} {nor#42.itm(9)} {nor#42.itm(10)} {nor#42.itm(11)} {nor#42.itm(12)} {nor#42.itm(13)} {nor#42.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#43.itm(0)} -attr vt d
load net {nor#43.itm(1)} -attr vt d
load net {nor#43.itm(2)} -attr vt d
load net {nor#43.itm(3)} -attr vt d
load net {nor#43.itm(4)} -attr vt d
load net {nor#43.itm(5)} -attr vt d
load net {nor#43.itm(6)} -attr vt d
load net {nor#43.itm(7)} -attr vt d
load net {nor#43.itm(8)} -attr vt d
load net {nor#43.itm(9)} -attr vt d
load net {nor#43.itm(10)} -attr vt d
load net {nor#43.itm(11)} -attr vt d
load net {nor#43.itm(12)} -attr vt d
load net {nor#43.itm(13)} -attr vt d
load net {nor#43.itm(14)} -attr vt d
load netBundle {nor#43.itm} 15 {nor#43.itm(0)} {nor#43.itm(1)} {nor#43.itm(2)} {nor#43.itm(3)} {nor#43.itm(4)} {nor#43.itm(5)} {nor#43.itm(6)} {nor#43.itm(7)} {nor#43.itm(8)} {nor#43.itm(9)} {nor#43.itm(10)} {nor#43.itm(11)} {nor#43.itm(12)} {nor#43.itm(13)} {nor#43.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {mux1h#6.itm(0)} -attr vt d
load net {mux1h#6.itm(1)} -attr vt d
load net {mux1h#6.itm(2)} -attr vt d
load net {mux1h#6.itm(3)} -attr vt d
load net {mux1h#6.itm(4)} -attr vt d
load net {mux1h#6.itm(5)} -attr vt d
load net {mux1h#6.itm(6)} -attr vt d
load net {mux1h#6.itm(7)} -attr vt d
load net {mux1h#6.itm(8)} -attr vt d
load net {mux1h#6.itm(9)} -attr vt d
load net {mux1h#6.itm(10)} -attr vt d
load net {mux1h#6.itm(11)} -attr vt d
load net {mux1h#6.itm(12)} -attr vt d
load net {mux1h#6.itm(13)} -attr vt d
load net {mux1h#6.itm(14)} -attr vt d
load netBundle {mux1h#6.itm} 15 {mux1h#6.itm(0)} {mux1h#6.itm(1)} {mux1h#6.itm(2)} {mux1h#6.itm(3)} {mux1h#6.itm(4)} {mux1h#6.itm(5)} {mux1h#6.itm(6)} {mux1h#6.itm(7)} {mux1h#6.itm(8)} {mux1h#6.itm(9)} {mux1h#6.itm(10)} {mux1h#6.itm(11)} {mux1h#6.itm(12)} {mux1h#6.itm(13)} {mux1h#6.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {ACC3:if:slc#4.itm(0)} -attr vt d
load net {ACC3:if:slc#4.itm(1)} -attr vt d
load net {ACC3:if:slc#4.itm(2)} -attr vt d
load net {ACC3:if:slc#4.itm(3)} -attr vt d
load net {ACC3:if:slc#4.itm(4)} -attr vt d
load net {ACC3:if:slc#4.itm(5)} -attr vt d
load net {ACC3:if:slc#4.itm(6)} -attr vt d
load net {ACC3:if:slc#4.itm(7)} -attr vt d
load net {ACC3:if:slc#4.itm(8)} -attr vt d
load net {ACC3:if:slc#4.itm(9)} -attr vt d
load net {ACC3:if:slc#4.itm(10)} -attr vt d
load net {ACC3:if:slc#4.itm(11)} -attr vt d
load net {ACC3:if:slc#4.itm(12)} -attr vt d
load net {ACC3:if:slc#4.itm(13)} -attr vt d
load net {ACC3:if:slc#4.itm(14)} -attr vt d
load netBundle {ACC3:if:slc#4.itm} 15 {ACC3:if:slc#4.itm(0)} {ACC3:if:slc#4.itm(1)} {ACC3:if:slc#4.itm(2)} {ACC3:if:slc#4.itm(3)} {ACC3:if:slc#4.itm(4)} {ACC3:if:slc#4.itm(5)} {ACC3:if:slc#4.itm(6)} {ACC3:if:slc#4.itm(7)} {ACC3:if:slc#4.itm(8)} {ACC3:if:slc#4.itm(9)} {ACC3:if:slc#4.itm(10)} {ACC3:if:slc#4.itm(11)} {ACC3:if:slc#4.itm(12)} {ACC3:if:slc#4.itm(13)} {ACC3:if:slc#4.itm(14)} -attr xrf 42399 -attr oid 118 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if#1:slc#1.itm(0)} -attr vt d
load net {ACC3:if#1:slc#1.itm(1)} -attr vt d
load net {ACC3:if#1:slc#1.itm(2)} -attr vt d
load net {ACC3:if#1:slc#1.itm(3)} -attr vt d
load net {ACC3:if#1:slc#1.itm(4)} -attr vt d
load net {ACC3:if#1:slc#1.itm(5)} -attr vt d
load net {ACC3:if#1:slc#1.itm(6)} -attr vt d
load net {ACC3:if#1:slc#1.itm(7)} -attr vt d
load net {ACC3:if#1:slc#1.itm(8)} -attr vt d
load net {ACC3:if#1:slc#1.itm(9)} -attr vt d
load net {ACC3:if#1:slc#1.itm(10)} -attr vt d
load net {ACC3:if#1:slc#1.itm(11)} -attr vt d
load net {ACC3:if#1:slc#1.itm(12)} -attr vt d
load net {ACC3:if#1:slc#1.itm(13)} -attr vt d
load net {ACC3:if#1:slc#1.itm(14)} -attr vt d
load netBundle {ACC3:if#1:slc#1.itm} 15 {ACC3:if#1:slc#1.itm(0)} {ACC3:if#1:slc#1.itm(1)} {ACC3:if#1:slc#1.itm(2)} {ACC3:if#1:slc#1.itm(3)} {ACC3:if#1:slc#1.itm(4)} {ACC3:if#1:slc#1.itm(5)} {ACC3:if#1:slc#1.itm(6)} {ACC3:if#1:slc#1.itm(7)} {ACC3:if#1:slc#1.itm(8)} {ACC3:if#1:slc#1.itm(9)} {ACC3:if#1:slc#1.itm(10)} {ACC3:if#1:slc#1.itm(11)} {ACC3:if#1:slc#1.itm(12)} {ACC3:if#1:slc#1.itm(13)} {ACC3:if#1:slc#1.itm(14)} -attr xrf 42400 -attr oid 119 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(0)} -attr vt d
load net {ACC3:if#1:acc.itm(1)} -attr vt d
load net {ACC3:if#1:acc.itm(2)} -attr vt d
load net {ACC3:if#1:acc.itm(3)} -attr vt d
load net {ACC3:if#1:acc.itm(4)} -attr vt d
load net {ACC3:if#1:acc.itm(5)} -attr vt d
load net {ACC3:if#1:acc.itm(6)} -attr vt d
load net {ACC3:if#1:acc.itm(7)} -attr vt d
load net {ACC3:if#1:acc.itm(8)} -attr vt d
load net {ACC3:if#1:acc.itm(9)} -attr vt d
load net {ACC3:if#1:acc.itm(10)} -attr vt d
load net {ACC3:if#1:acc.itm(11)} -attr vt d
load net {ACC3:if#1:acc.itm(12)} -attr vt d
load net {ACC3:if#1:acc.itm(13)} -attr vt d
load net {ACC3:if#1:acc.itm(14)} -attr vt d
load net {ACC3:if#1:acc.itm(15)} -attr vt d
load netBundle {ACC3:if#1:acc.itm} 16 {ACC3:if#1:acc.itm(0)} {ACC3:if#1:acc.itm(1)} {ACC3:if#1:acc.itm(2)} {ACC3:if#1:acc.itm(3)} {ACC3:if#1:acc.itm(4)} {ACC3:if#1:acc.itm(5)} {ACC3:if#1:acc.itm(6)} {ACC3:if#1:acc.itm(7)} {ACC3:if#1:acc.itm(8)} {ACC3:if#1:acc.itm(9)} {ACC3:if#1:acc.itm(10)} {ACC3:if#1:acc.itm(11)} {ACC3:if#1:acc.itm(12)} {ACC3:if#1:acc.itm(13)} {ACC3:if#1:acc.itm(14)} {ACC3:if#1:acc.itm(15)} -attr xrf 42401 -attr oid 120 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {conc#176.itm(0)} -attr vt d
load net {conc#176.itm(1)} -attr vt d
load net {conc#176.itm(2)} -attr vt d
load net {conc#176.itm(3)} -attr vt d
load net {conc#176.itm(4)} -attr vt d
load net {conc#176.itm(5)} -attr vt d
load net {conc#176.itm(6)} -attr vt d
load net {conc#176.itm(7)} -attr vt d
load net {conc#176.itm(8)} -attr vt d
load net {conc#176.itm(9)} -attr vt d
load net {conc#176.itm(10)} -attr vt d
load net {conc#176.itm(11)} -attr vt d
load netBundle {conc#176.itm} 12 {conc#176.itm(0)} {conc#176.itm(1)} {conc#176.itm(2)} {conc#176.itm(3)} {conc#176.itm(4)} {conc#176.itm(5)} {conc#176.itm(6)} {conc#176.itm(7)} {conc#176.itm(8)} {conc#176.itm(9)} {conc#176.itm(10)} {conc#176.itm(11)} -attr xrf 42402 -attr oid 121 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(0)} -attr vt d
load net {regs.operator[]#37:not.itm(1)} -attr vt d
load net {regs.operator[]#37:not.itm(2)} -attr vt d
load net {regs.operator[]#37:not.itm(3)} -attr vt d
load net {regs.operator[]#37:not.itm(4)} -attr vt d
load net {regs.operator[]#37:not.itm(5)} -attr vt d
load net {regs.operator[]#37:not.itm(6)} -attr vt d
load net {regs.operator[]#37:not.itm(7)} -attr vt d
load net {regs.operator[]#37:not.itm(8)} -attr vt d
load net {regs.operator[]#37:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#37:not.itm} 10 {regs.operator[]#37:not.itm(0)} {regs.operator[]#37:not.itm(1)} {regs.operator[]#37:not.itm(2)} {regs.operator[]#37:not.itm(3)} {regs.operator[]#37:not.itm(4)} {regs.operator[]#37:not.itm(5)} {regs.operator[]#37:not.itm(6)} {regs.operator[]#37:not.itm(7)} {regs.operator[]#37:not.itm(8)} {regs.operator[]#37:not.itm(9)} -attr xrf 42403 -attr oid 122 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {slc(regs.regs(1).sva)#4.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#4.itm} 10 {slc(regs.regs(1).sva)#4.itm(0)} {slc(regs.regs(1).sva)#4.itm(1)} {slc(regs.regs(1).sva)#4.itm(2)} {slc(regs.regs(1).sva)#4.itm(3)} {slc(regs.regs(1).sva)#4.itm(4)} {slc(regs.regs(1).sva)#4.itm(5)} {slc(regs.regs(1).sva)#4.itm(6)} {slc(regs.regs(1).sva)#4.itm(7)} {slc(regs.regs(1).sva)#4.itm(8)} {slc(regs.regs(1).sva)#4.itm(9)} -attr xrf 42404 -attr oid 123 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {conc#177.itm(0)} -attr vt d
load net {conc#177.itm(1)} -attr vt d
load net {conc#177.itm(2)} -attr vt d
load net {conc#177.itm(3)} -attr vt d
load net {conc#177.itm(4)} -attr vt d
load net {conc#177.itm(5)} -attr vt d
load net {conc#177.itm(6)} -attr vt d
load net {conc#177.itm(7)} -attr vt d
load net {conc#177.itm(8)} -attr vt d
load net {conc#177.itm(9)} -attr vt d
load net {conc#177.itm(10)} -attr vt d
load net {conc#177.itm(11)} -attr vt d
load net {conc#177.itm(12)} -attr vt d
load net {conc#177.itm(13)} -attr vt d
load net {conc#177.itm(14)} -attr vt d
load net {conc#177.itm(15)} -attr vt d
load netBundle {conc#177.itm} 16 {conc#177.itm(0)} {conc#177.itm(1)} {conc#177.itm(2)} {conc#177.itm(3)} {conc#177.itm(4)} {conc#177.itm(5)} {conc#177.itm(6)} {conc#177.itm(7)} {conc#177.itm(8)} {conc#177.itm(9)} {conc#177.itm(10)} {conc#177.itm(11)} {conc#177.itm(12)} {conc#177.itm(13)} {conc#177.itm(14)} {conc#177.itm(15)} -attr xrf 42405 -attr oid 124 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {ACC3:if#2:slc#4.itm(0)} -attr vt d
load net {ACC3:if#2:slc#4.itm(1)} -attr vt d
load net {ACC3:if#2:slc#4.itm(2)} -attr vt d
load net {ACC3:if#2:slc#4.itm(3)} -attr vt d
load net {ACC3:if#2:slc#4.itm(4)} -attr vt d
load net {ACC3:if#2:slc#4.itm(5)} -attr vt d
load net {ACC3:if#2:slc#4.itm(6)} -attr vt d
load net {ACC3:if#2:slc#4.itm(7)} -attr vt d
load net {ACC3:if#2:slc#4.itm(8)} -attr vt d
load net {ACC3:if#2:slc#4.itm(9)} -attr vt d
load net {ACC3:if#2:slc#4.itm(10)} -attr vt d
load net {ACC3:if#2:slc#4.itm(11)} -attr vt d
load net {ACC3:if#2:slc#4.itm(12)} -attr vt d
load net {ACC3:if#2:slc#4.itm(13)} -attr vt d
load net {ACC3:if#2:slc#4.itm(14)} -attr vt d
load netBundle {ACC3:if#2:slc#4.itm} 15 {ACC3:if#2:slc#4.itm(0)} {ACC3:if#2:slc#4.itm(1)} {ACC3:if#2:slc#4.itm(2)} {ACC3:if#2:slc#4.itm(3)} {ACC3:if#2:slc#4.itm(4)} {ACC3:if#2:slc#4.itm(5)} {ACC3:if#2:slc#4.itm(6)} {ACC3:if#2:slc#4.itm(7)} {ACC3:if#2:slc#4.itm(8)} {ACC3:if#2:slc#4.itm(9)} {ACC3:if#2:slc#4.itm(10)} {ACC3:if#2:slc#4.itm(11)} {ACC3:if#2:slc#4.itm(12)} {ACC3:if#2:slc#4.itm(13)} {ACC3:if#2:slc#4.itm(14)} -attr xrf 42406 -attr oid 125 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {exs#34.itm(0)} -attr vt d
load net {exs#34.itm(1)} -attr vt d
load net {exs#34.itm(2)} -attr vt d
load net {exs#34.itm(3)} -attr vt d
load net {exs#34.itm(4)} -attr vt d
load net {exs#34.itm(5)} -attr vt d
load net {exs#34.itm(6)} -attr vt d
load net {exs#34.itm(7)} -attr vt d
load net {exs#34.itm(8)} -attr vt d
load net {exs#34.itm(9)} -attr vt d
load net {exs#34.itm(10)} -attr vt d
load net {exs#34.itm(11)} -attr vt d
load net {exs#34.itm(12)} -attr vt d
load net {exs#34.itm(13)} -attr vt d
load net {exs#34.itm(14)} -attr vt d
load netBundle {exs#34.itm} 15 {exs#34.itm(0)} {exs#34.itm(1)} {exs#34.itm(2)} {exs#34.itm(3)} {exs#34.itm(4)} {exs#34.itm(5)} {exs#34.itm(6)} {exs#34.itm(7)} {exs#34.itm(8)} {exs#34.itm(9)} {exs#34.itm(10)} {exs#34.itm(11)} {exs#34.itm(12)} {exs#34.itm(13)} {exs#34.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {exs#6.itm(0)} -attr vt d
load net {exs#6.itm(1)} -attr vt d
load net {exs#6.itm(2)} -attr vt d
load net {exs#6.itm(3)} -attr vt d
load net {exs#6.itm(4)} -attr vt d
load net {exs#6.itm(5)} -attr vt d
load net {exs#6.itm(6)} -attr vt d
load net {exs#6.itm(7)} -attr vt d
load net {exs#6.itm(8)} -attr vt d
load net {exs#6.itm(9)} -attr vt d
load net {exs#6.itm(10)} -attr vt d
load net {exs#6.itm(11)} -attr vt d
load net {exs#6.itm(12)} -attr vt d
load net {exs#6.itm(13)} -attr vt d
load net {exs#6.itm(14)} -attr vt d
load netBundle {exs#6.itm} 15 {exs#6.itm(0)} {exs#6.itm(1)} {exs#6.itm(2)} {exs#6.itm(3)} {exs#6.itm(4)} {exs#6.itm(5)} {exs#6.itm(6)} {exs#6.itm(7)} {exs#6.itm(8)} {exs#6.itm(9)} {exs#6.itm(10)} {exs#6.itm(11)} {exs#6.itm(12)} {exs#6.itm(13)} {exs#6.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {nor#44.itm(0)} -attr vt d
load net {nor#44.itm(1)} -attr vt d
load net {nor#44.itm(2)} -attr vt d
load net {nor#44.itm(3)} -attr vt d
load net {nor#44.itm(4)} -attr vt d
load net {nor#44.itm(5)} -attr vt d
load net {nor#44.itm(6)} -attr vt d
load net {nor#44.itm(7)} -attr vt d
load net {nor#44.itm(8)} -attr vt d
load net {nor#44.itm(9)} -attr vt d
load net {nor#44.itm(10)} -attr vt d
load net {nor#44.itm(11)} -attr vt d
load net {nor#44.itm(12)} -attr vt d
load net {nor#44.itm(13)} -attr vt d
load net {nor#44.itm(14)} -attr vt d
load net {nor#44.itm(15)} -attr vt d
load netBundle {nor#44.itm} 16 {nor#44.itm(0)} {nor#44.itm(1)} {nor#44.itm(2)} {nor#44.itm(3)} {nor#44.itm(4)} {nor#44.itm(5)} {nor#44.itm(6)} {nor#44.itm(7)} {nor#44.itm(8)} {nor#44.itm(9)} {nor#44.itm(10)} {nor#44.itm(11)} {nor#44.itm(12)} {nor#44.itm(13)} {nor#44.itm(14)} {nor#44.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#45.itm(0)} -attr vt d
load net {nor#45.itm(1)} -attr vt d
load net {nor#45.itm(2)} -attr vt d
load net {nor#45.itm(3)} -attr vt d
load net {nor#45.itm(4)} -attr vt d
load net {nor#45.itm(5)} -attr vt d
load net {nor#45.itm(6)} -attr vt d
load net {nor#45.itm(7)} -attr vt d
load net {nor#45.itm(8)} -attr vt d
load net {nor#45.itm(9)} -attr vt d
load net {nor#45.itm(10)} -attr vt d
load net {nor#45.itm(11)} -attr vt d
load net {nor#45.itm(12)} -attr vt d
load net {nor#45.itm(13)} -attr vt d
load net {nor#45.itm(14)} -attr vt d
load net {nor#45.itm(15)} -attr vt d
load netBundle {nor#45.itm} 16 {nor#45.itm(0)} {nor#45.itm(1)} {nor#45.itm(2)} {nor#45.itm(3)} {nor#45.itm(4)} {nor#45.itm(5)} {nor#45.itm(6)} {nor#45.itm(7)} {nor#45.itm(8)} {nor#45.itm(9)} {nor#45.itm(10)} {nor#45.itm(11)} {nor#45.itm(12)} {nor#45.itm(13)} {nor#45.itm(14)} {nor#45.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {mux#25.itm(0)} -attr vt d
load net {mux#25.itm(1)} -attr vt d
load net {mux#25.itm(2)} -attr vt d
load net {mux#25.itm(3)} -attr vt d
load net {mux#25.itm(4)} -attr vt d
load net {mux#25.itm(5)} -attr vt d
load net {mux#25.itm(6)} -attr vt d
load net {mux#25.itm(7)} -attr vt d
load net {mux#25.itm(8)} -attr vt d
load net {mux#25.itm(9)} -attr vt d
load net {mux#25.itm(10)} -attr vt d
load net {mux#25.itm(11)} -attr vt d
load net {mux#25.itm(12)} -attr vt d
load net {mux#25.itm(13)} -attr vt d
load net {mux#25.itm(14)} -attr vt d
load net {mux#25.itm(15)} -attr vt d
load netBundle {mux#25.itm} 16 {mux#25.itm(0)} {mux#25.itm(1)} {mux#25.itm(2)} {mux#25.itm(3)} {mux#25.itm(4)} {mux#25.itm(5)} {mux#25.itm(6)} {mux#25.itm(7)} {mux#25.itm(8)} {mux#25.itm(9)} {mux#25.itm(10)} {mux#25.itm(11)} {mux#25.itm(12)} {mux#25.itm(13)} {mux#25.itm(14)} {mux#25.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {exs#35.itm(0)} -attr vt d
load net {exs#35.itm(1)} -attr vt d
load net {exs#35.itm(2)} -attr vt d
load net {exs#35.itm(3)} -attr vt d
load net {exs#35.itm(4)} -attr vt d
load net {exs#35.itm(5)} -attr vt d
load net {exs#35.itm(6)} -attr vt d
load net {exs#35.itm(7)} -attr vt d
load net {exs#35.itm(8)} -attr vt d
load net {exs#35.itm(9)} -attr vt d
load net {exs#35.itm(10)} -attr vt d
load net {exs#35.itm(11)} -attr vt d
load net {exs#35.itm(12)} -attr vt d
load net {exs#35.itm(13)} -attr vt d
load net {exs#35.itm(14)} -attr vt d
load net {exs#35.itm(15)} -attr vt d
load netBundle {exs#35.itm} 16 {exs#35.itm(0)} {exs#35.itm(1)} {exs#35.itm(2)} {exs#35.itm(3)} {exs#35.itm(4)} {exs#35.itm(5)} {exs#35.itm(6)} {exs#35.itm(7)} {exs#35.itm(8)} {exs#35.itm(9)} {exs#35.itm(10)} {exs#35.itm(11)} {exs#35.itm(12)} {exs#35.itm(13)} {exs#35.itm(14)} {exs#35.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {exs#7.itm(0)} -attr vt d
load net {exs#7.itm(1)} -attr vt d
load net {exs#7.itm(2)} -attr vt d
load net {exs#7.itm(3)} -attr vt d
load net {exs#7.itm(4)} -attr vt d
load net {exs#7.itm(5)} -attr vt d
load net {exs#7.itm(6)} -attr vt d
load net {exs#7.itm(7)} -attr vt d
load net {exs#7.itm(8)} -attr vt d
load net {exs#7.itm(9)} -attr vt d
load net {exs#7.itm(10)} -attr vt d
load net {exs#7.itm(11)} -attr vt d
load net {exs#7.itm(12)} -attr vt d
load net {exs#7.itm(13)} -attr vt d
load net {exs#7.itm(14)} -attr vt d
load net {exs#7.itm(15)} -attr vt d
load netBundle {exs#7.itm} 16 {exs#7.itm(0)} {exs#7.itm(1)} {exs#7.itm(2)} {exs#7.itm(3)} {exs#7.itm(4)} {exs#7.itm(5)} {exs#7.itm(6)} {exs#7.itm(7)} {exs#7.itm(8)} {exs#7.itm(9)} {exs#7.itm(10)} {exs#7.itm(11)} {exs#7.itm(12)} {exs#7.itm(13)} {exs#7.itm(14)} {exs#7.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {nor#46.itm(0)} -attr vt d
load net {nor#46.itm(1)} -attr vt d
load net {nor#46.itm(2)} -attr vt d
load net {nor#46.itm(3)} -attr vt d
load net {nor#46.itm(4)} -attr vt d
load net {nor#46.itm(5)} -attr vt d
load net {nor#46.itm(6)} -attr vt d
load net {nor#46.itm(7)} -attr vt d
load net {nor#46.itm(8)} -attr vt d
load net {nor#46.itm(9)} -attr vt d
load net {nor#46.itm(10)} -attr vt d
load net {nor#46.itm(11)} -attr vt d
load net {nor#46.itm(12)} -attr vt d
load net {nor#46.itm(13)} -attr vt d
load net {nor#46.itm(14)} -attr vt d
load netBundle {nor#46.itm} 15 {nor#46.itm(0)} {nor#46.itm(1)} {nor#46.itm(2)} {nor#46.itm(3)} {nor#46.itm(4)} {nor#46.itm(5)} {nor#46.itm(6)} {nor#46.itm(7)} {nor#46.itm(8)} {nor#46.itm(9)} {nor#46.itm(10)} {nor#46.itm(11)} {nor#46.itm(12)} {nor#46.itm(13)} {nor#46.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#47.itm(0)} -attr vt d
load net {nor#47.itm(1)} -attr vt d
load net {nor#47.itm(2)} -attr vt d
load net {nor#47.itm(3)} -attr vt d
load net {nor#47.itm(4)} -attr vt d
load net {nor#47.itm(5)} -attr vt d
load net {nor#47.itm(6)} -attr vt d
load net {nor#47.itm(7)} -attr vt d
load net {nor#47.itm(8)} -attr vt d
load net {nor#47.itm(9)} -attr vt d
load net {nor#47.itm(10)} -attr vt d
load net {nor#47.itm(11)} -attr vt d
load net {nor#47.itm(12)} -attr vt d
load net {nor#47.itm(13)} -attr vt d
load net {nor#47.itm(14)} -attr vt d
load netBundle {nor#47.itm} 15 {nor#47.itm(0)} {nor#47.itm(1)} {nor#47.itm(2)} {nor#47.itm(3)} {nor#47.itm(4)} {nor#47.itm(5)} {nor#47.itm(6)} {nor#47.itm(7)} {nor#47.itm(8)} {nor#47.itm(9)} {nor#47.itm(10)} {nor#47.itm(11)} {nor#47.itm(12)} {nor#47.itm(13)} {nor#47.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {mux1h#8.itm(0)} -attr vt d
load net {mux1h#8.itm(1)} -attr vt d
load net {mux1h#8.itm(2)} -attr vt d
load net {mux1h#8.itm(3)} -attr vt d
load net {mux1h#8.itm(4)} -attr vt d
load net {mux1h#8.itm(5)} -attr vt d
load net {mux1h#8.itm(6)} -attr vt d
load net {mux1h#8.itm(7)} -attr vt d
load net {mux1h#8.itm(8)} -attr vt d
load net {mux1h#8.itm(9)} -attr vt d
load net {mux1h#8.itm(10)} -attr vt d
load net {mux1h#8.itm(11)} -attr vt d
load net {mux1h#8.itm(12)} -attr vt d
load net {mux1h#8.itm(13)} -attr vt d
load net {mux1h#8.itm(14)} -attr vt d
load netBundle {mux1h#8.itm} 15 {mux1h#8.itm(0)} {mux1h#8.itm(1)} {mux1h#8.itm(2)} {mux1h#8.itm(3)} {mux1h#8.itm(4)} {mux1h#8.itm(5)} {mux1h#8.itm(6)} {mux1h#8.itm(7)} {mux1h#8.itm(8)} {mux1h#8.itm(9)} {mux1h#8.itm(10)} {mux1h#8.itm(11)} {mux1h#8.itm(12)} {mux1h#8.itm(13)} {mux1h#8.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {slc(ry(2).sva).itm(0)} -attr vt d
load net {slc(ry(2).sva).itm(1)} -attr vt d
load net {slc(ry(2).sva).itm(2)} -attr vt d
load net {slc(ry(2).sva).itm(3)} -attr vt d
load net {slc(ry(2).sva).itm(4)} -attr vt d
load net {slc(ry(2).sva).itm(5)} -attr vt d
load net {slc(ry(2).sva).itm(6)} -attr vt d
load net {slc(ry(2).sva).itm(7)} -attr vt d
load net {slc(ry(2).sva).itm(8)} -attr vt d
load net {slc(ry(2).sva).itm(9)} -attr vt d
load net {slc(ry(2).sva).itm(10)} -attr vt d
load net {slc(ry(2).sva).itm(11)} -attr vt d
load net {slc(ry(2).sva).itm(12)} -attr vt d
load net {slc(ry(2).sva).itm(13)} -attr vt d
load net {slc(ry(2).sva).itm(14)} -attr vt d
load netBundle {slc(ry(2).sva).itm} 15 {slc(ry(2).sva).itm(0)} {slc(ry(2).sva).itm(1)} {slc(ry(2).sva).itm(2)} {slc(ry(2).sva).itm(3)} {slc(ry(2).sva).itm(4)} {slc(ry(2).sva).itm(5)} {slc(ry(2).sva).itm(6)} {slc(ry(2).sva).itm(7)} {slc(ry(2).sva).itm(8)} {slc(ry(2).sva).itm(9)} {slc(ry(2).sva).itm(10)} {slc(ry(2).sva).itm(11)} {slc(ry(2).sva).itm(12)} {slc(ry(2).sva).itm(13)} {slc(ry(2).sva).itm(14)} -attr xrf 42407 -attr oid 126 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ACC3:if#1:acc#6.itm(0)} -attr vt d
load net {ACC3:if#1:acc#6.itm(1)} -attr vt d
load net {ACC3:if#1:acc#6.itm(2)} -attr vt d
load net {ACC3:if#1:acc#6.itm(3)} -attr vt d
load net {ACC3:if#1:acc#6.itm(4)} -attr vt d
load net {ACC3:if#1:acc#6.itm(5)} -attr vt d
load net {ACC3:if#1:acc#6.itm(6)} -attr vt d
load net {ACC3:if#1:acc#6.itm(7)} -attr vt d
load net {ACC3:if#1:acc#6.itm(8)} -attr vt d
load net {ACC3:if#1:acc#6.itm(9)} -attr vt d
load net {ACC3:if#1:acc#6.itm(10)} -attr vt d
load net {ACC3:if#1:acc#6.itm(11)} -attr vt d
load net {ACC3:if#1:acc#6.itm(12)} -attr vt d
load net {ACC3:if#1:acc#6.itm(13)} -attr vt d
load net {ACC3:if#1:acc#6.itm(14)} -attr vt d
load netBundle {ACC3:if#1:acc#6.itm} 15 {ACC3:if#1:acc#6.itm(0)} {ACC3:if#1:acc#6.itm(1)} {ACC3:if#1:acc#6.itm(2)} {ACC3:if#1:acc#6.itm(3)} {ACC3:if#1:acc#6.itm(4)} {ACC3:if#1:acc#6.itm(5)} {ACC3:if#1:acc#6.itm(6)} {ACC3:if#1:acc#6.itm(7)} {ACC3:if#1:acc#6.itm(8)} {ACC3:if#1:acc#6.itm(9)} {ACC3:if#1:acc#6.itm(10)} {ACC3:if#1:acc#6.itm(11)} {ACC3:if#1:acc#6.itm(12)} {ACC3:if#1:acc#6.itm(13)} {ACC3:if#1:acc#6.itm(14)} -attr xrf 42408 -attr oid 127 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {slc(regs.regs(1).sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#2.itm} 10 {slc(regs.regs(1).sva)#2.itm(0)} {slc(regs.regs(1).sva)#2.itm(1)} {slc(regs.regs(1).sva)#2.itm(2)} {slc(regs.regs(1).sva)#2.itm(3)} {slc(regs.regs(1).sva)#2.itm(4)} {slc(regs.regs(1).sva)#2.itm(5)} {slc(regs.regs(1).sva)#2.itm(6)} {slc(regs.regs(1).sva)#2.itm(7)} {slc(regs.regs(1).sva)#2.itm(8)} {slc(regs.regs(1).sva)#2.itm(9)} -attr xrf 42409 -attr oid 128 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {slc(ry(2).sva#2).itm(0)} -attr vt d
load net {slc(ry(2).sva#2).itm(1)} -attr vt d
load net {slc(ry(2).sva#2).itm(2)} -attr vt d
load net {slc(ry(2).sva#2).itm(3)} -attr vt d
load net {slc(ry(2).sva#2).itm(4)} -attr vt d
load net {slc(ry(2).sva#2).itm(5)} -attr vt d
load net {slc(ry(2).sva#2).itm(6)} -attr vt d
load net {slc(ry(2).sva#2).itm(7)} -attr vt d
load net {slc(ry(2).sva#2).itm(8)} -attr vt d
load net {slc(ry(2).sva#2).itm(9)} -attr vt d
load net {slc(ry(2).sva#2).itm(10)} -attr vt d
load net {slc(ry(2).sva#2).itm(11)} -attr vt d
load net {slc(ry(2).sva#2).itm(12)} -attr vt d
load net {slc(ry(2).sva#2).itm(13)} -attr vt d
load net {slc(ry(2).sva#2).itm(14)} -attr vt d
load netBundle {slc(ry(2).sva#2).itm} 15 {slc(ry(2).sva#2).itm(0)} {slc(ry(2).sva#2).itm(1)} {slc(ry(2).sva#2).itm(2)} {slc(ry(2).sva#2).itm(3)} {slc(ry(2).sva#2).itm(4)} {slc(ry(2).sva#2).itm(5)} {slc(ry(2).sva#2).itm(6)} {slc(ry(2).sva#2).itm(7)} {slc(ry(2).sva#2).itm(8)} {slc(ry(2).sva#2).itm(9)} {slc(ry(2).sva#2).itm(10)} {slc(ry(2).sva#2).itm(11)} {slc(ry(2).sva#2).itm(12)} {slc(ry(2).sva#2).itm(13)} {slc(ry(2).sva#2).itm(14)} -attr xrf 42410 -attr oid 129 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {exs#36.itm(0)} -attr vt d
load net {exs#36.itm(1)} -attr vt d
load net {exs#36.itm(2)} -attr vt d
load net {exs#36.itm(3)} -attr vt d
load net {exs#36.itm(4)} -attr vt d
load net {exs#36.itm(5)} -attr vt d
load net {exs#36.itm(6)} -attr vt d
load net {exs#36.itm(7)} -attr vt d
load net {exs#36.itm(8)} -attr vt d
load net {exs#36.itm(9)} -attr vt d
load net {exs#36.itm(10)} -attr vt d
load net {exs#36.itm(11)} -attr vt d
load net {exs#36.itm(12)} -attr vt d
load net {exs#36.itm(13)} -attr vt d
load net {exs#36.itm(14)} -attr vt d
load netBundle {exs#36.itm} 15 {exs#36.itm(0)} {exs#36.itm(1)} {exs#36.itm(2)} {exs#36.itm(3)} {exs#36.itm(4)} {exs#36.itm(5)} {exs#36.itm(6)} {exs#36.itm(7)} {exs#36.itm(8)} {exs#36.itm(9)} {exs#36.itm(10)} {exs#36.itm(11)} {exs#36.itm(12)} {exs#36.itm(13)} {exs#36.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {exs#8.itm(0)} -attr vt d
load net {exs#8.itm(1)} -attr vt d
load net {exs#8.itm(2)} -attr vt d
load net {exs#8.itm(3)} -attr vt d
load net {exs#8.itm(4)} -attr vt d
load net {exs#8.itm(5)} -attr vt d
load net {exs#8.itm(6)} -attr vt d
load net {exs#8.itm(7)} -attr vt d
load net {exs#8.itm(8)} -attr vt d
load net {exs#8.itm(9)} -attr vt d
load net {exs#8.itm(10)} -attr vt d
load net {exs#8.itm(11)} -attr vt d
load net {exs#8.itm(12)} -attr vt d
load net {exs#8.itm(13)} -attr vt d
load net {exs#8.itm(14)} -attr vt d
load netBundle {exs#8.itm} 15 {exs#8.itm(0)} {exs#8.itm(1)} {exs#8.itm(2)} {exs#8.itm(3)} {exs#8.itm(4)} {exs#8.itm(5)} {exs#8.itm(6)} {exs#8.itm(7)} {exs#8.itm(8)} {exs#8.itm(9)} {exs#8.itm(10)} {exs#8.itm(11)} {exs#8.itm(12)} {exs#8.itm(13)} {exs#8.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {nor#48.itm(0)} -attr vt d
load net {nor#48.itm(1)} -attr vt d
load net {nor#48.itm(2)} -attr vt d
load net {nor#48.itm(3)} -attr vt d
load net {nor#48.itm(4)} -attr vt d
load net {nor#48.itm(5)} -attr vt d
load net {nor#48.itm(6)} -attr vt d
load net {nor#48.itm(7)} -attr vt d
load net {nor#48.itm(8)} -attr vt d
load net {nor#48.itm(9)} -attr vt d
load net {nor#48.itm(10)} -attr vt d
load net {nor#48.itm(11)} -attr vt d
load net {nor#48.itm(12)} -attr vt d
load net {nor#48.itm(13)} -attr vt d
load net {nor#48.itm(14)} -attr vt d
load netBundle {nor#48.itm} 15 {nor#48.itm(0)} {nor#48.itm(1)} {nor#48.itm(2)} {nor#48.itm(3)} {nor#48.itm(4)} {nor#48.itm(5)} {nor#48.itm(6)} {nor#48.itm(7)} {nor#48.itm(8)} {nor#48.itm(9)} {nor#48.itm(10)} {nor#48.itm(11)} {nor#48.itm(12)} {nor#48.itm(13)} {nor#48.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#49.itm(0)} -attr vt d
load net {nor#49.itm(1)} -attr vt d
load net {nor#49.itm(2)} -attr vt d
load net {nor#49.itm(3)} -attr vt d
load net {nor#49.itm(4)} -attr vt d
load net {nor#49.itm(5)} -attr vt d
load net {nor#49.itm(6)} -attr vt d
load net {nor#49.itm(7)} -attr vt d
load net {nor#49.itm(8)} -attr vt d
load net {nor#49.itm(9)} -attr vt d
load net {nor#49.itm(10)} -attr vt d
load net {nor#49.itm(11)} -attr vt d
load net {nor#49.itm(12)} -attr vt d
load net {nor#49.itm(13)} -attr vt d
load net {nor#49.itm(14)} -attr vt d
load netBundle {nor#49.itm} 15 {nor#49.itm(0)} {nor#49.itm(1)} {nor#49.itm(2)} {nor#49.itm(3)} {nor#49.itm(4)} {nor#49.itm(5)} {nor#49.itm(6)} {nor#49.itm(7)} {nor#49.itm(8)} {nor#49.itm(9)} {nor#49.itm(10)} {nor#49.itm(11)} {nor#49.itm(12)} {nor#49.itm(13)} {nor#49.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {mux1h#9.itm(0)} -attr vt d
load net {mux1h#9.itm(1)} -attr vt d
load net {mux1h#9.itm(2)} -attr vt d
load net {mux1h#9.itm(3)} -attr vt d
load net {mux1h#9.itm(4)} -attr vt d
load net {mux1h#9.itm(5)} -attr vt d
load net {mux1h#9.itm(6)} -attr vt d
load net {mux1h#9.itm(7)} -attr vt d
load net {mux1h#9.itm(8)} -attr vt d
load net {mux1h#9.itm(9)} -attr vt d
load net {mux1h#9.itm(10)} -attr vt d
load net {mux1h#9.itm(11)} -attr vt d
load net {mux1h#9.itm(12)} -attr vt d
load net {mux1h#9.itm(13)} -attr vt d
load net {mux1h#9.itm(14)} -attr vt d
load netBundle {mux1h#9.itm} 15 {mux1h#9.itm(0)} {mux1h#9.itm(1)} {mux1h#9.itm(2)} {mux1h#9.itm(3)} {mux1h#9.itm(4)} {mux1h#9.itm(5)} {mux1h#9.itm(6)} {mux1h#9.itm(7)} {mux1h#9.itm(8)} {mux1h#9.itm(9)} {mux1h#9.itm(10)} {mux1h#9.itm(11)} {mux1h#9.itm(12)} {mux1h#9.itm(13)} {mux1h#9.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {ACC3:if:slc#5.itm(0)} -attr vt d
load net {ACC3:if:slc#5.itm(1)} -attr vt d
load net {ACC3:if:slc#5.itm(2)} -attr vt d
load net {ACC3:if:slc#5.itm(3)} -attr vt d
load net {ACC3:if:slc#5.itm(4)} -attr vt d
load net {ACC3:if:slc#5.itm(5)} -attr vt d
load net {ACC3:if:slc#5.itm(6)} -attr vt d
load net {ACC3:if:slc#5.itm(7)} -attr vt d
load net {ACC3:if:slc#5.itm(8)} -attr vt d
load net {ACC3:if:slc#5.itm(9)} -attr vt d
load net {ACC3:if:slc#5.itm(10)} -attr vt d
load net {ACC3:if:slc#5.itm(11)} -attr vt d
load net {ACC3:if:slc#5.itm(12)} -attr vt d
load net {ACC3:if:slc#5.itm(13)} -attr vt d
load net {ACC3:if:slc#5.itm(14)} -attr vt d
load netBundle {ACC3:if:slc#5.itm} 15 {ACC3:if:slc#5.itm(0)} {ACC3:if:slc#5.itm(1)} {ACC3:if:slc#5.itm(2)} {ACC3:if:slc#5.itm(3)} {ACC3:if:slc#5.itm(4)} {ACC3:if:slc#5.itm(5)} {ACC3:if:slc#5.itm(6)} {ACC3:if:slc#5.itm(7)} {ACC3:if:slc#5.itm(8)} {ACC3:if:slc#5.itm(9)} {ACC3:if:slc#5.itm(10)} {ACC3:if:slc#5.itm(11)} {ACC3:if:slc#5.itm(12)} {ACC3:if:slc#5.itm(13)} {ACC3:if:slc#5.itm(14)} -attr xrf 42411 -attr oid 130 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if#1:slc.itm(0)} -attr vt d
load net {ACC3:if#1:slc.itm(1)} -attr vt d
load net {ACC3:if#1:slc.itm(2)} -attr vt d
load net {ACC3:if#1:slc.itm(3)} -attr vt d
load net {ACC3:if#1:slc.itm(4)} -attr vt d
load net {ACC3:if#1:slc.itm(5)} -attr vt d
load net {ACC3:if#1:slc.itm(6)} -attr vt d
load net {ACC3:if#1:slc.itm(7)} -attr vt d
load net {ACC3:if#1:slc.itm(8)} -attr vt d
load net {ACC3:if#1:slc.itm(9)} -attr vt d
load net {ACC3:if#1:slc.itm(10)} -attr vt d
load net {ACC3:if#1:slc.itm(11)} -attr vt d
load net {ACC3:if#1:slc.itm(12)} -attr vt d
load net {ACC3:if#1:slc.itm(13)} -attr vt d
load net {ACC3:if#1:slc.itm(14)} -attr vt d
load netBundle {ACC3:if#1:slc.itm} 15 {ACC3:if#1:slc.itm(0)} {ACC3:if#1:slc.itm(1)} {ACC3:if#1:slc.itm(2)} {ACC3:if#1:slc.itm(3)} {ACC3:if#1:slc.itm(4)} {ACC3:if#1:slc.itm(5)} {ACC3:if#1:slc.itm(6)} {ACC3:if#1:slc.itm(7)} {ACC3:if#1:slc.itm(8)} {ACC3:if#1:slc.itm(9)} {ACC3:if#1:slc.itm(10)} {ACC3:if#1:slc.itm(11)} {ACC3:if#1:slc.itm(12)} {ACC3:if#1:slc.itm(13)} {ACC3:if#1:slc.itm(14)} -attr xrf 42412 -attr oid 131 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(0)} -attr vt d
load net {ACC3:if#1:acc#11.itm(1)} -attr vt d
load net {ACC3:if#1:acc#11.itm(2)} -attr vt d
load net {ACC3:if#1:acc#11.itm(3)} -attr vt d
load net {ACC3:if#1:acc#11.itm(4)} -attr vt d
load net {ACC3:if#1:acc#11.itm(5)} -attr vt d
load net {ACC3:if#1:acc#11.itm(6)} -attr vt d
load net {ACC3:if#1:acc#11.itm(7)} -attr vt d
load net {ACC3:if#1:acc#11.itm(8)} -attr vt d
load net {ACC3:if#1:acc#11.itm(9)} -attr vt d
load net {ACC3:if#1:acc#11.itm(10)} -attr vt d
load net {ACC3:if#1:acc#11.itm(11)} -attr vt d
load net {ACC3:if#1:acc#11.itm(12)} -attr vt d
load net {ACC3:if#1:acc#11.itm(13)} -attr vt d
load net {ACC3:if#1:acc#11.itm(14)} -attr vt d
load net {ACC3:if#1:acc#11.itm(15)} -attr vt d
load netBundle {ACC3:if#1:acc#11.itm} 16 {ACC3:if#1:acc#11.itm(0)} {ACC3:if#1:acc#11.itm(1)} {ACC3:if#1:acc#11.itm(2)} {ACC3:if#1:acc#11.itm(3)} {ACC3:if#1:acc#11.itm(4)} {ACC3:if#1:acc#11.itm(5)} {ACC3:if#1:acc#11.itm(6)} {ACC3:if#1:acc#11.itm(7)} {ACC3:if#1:acc#11.itm(8)} {ACC3:if#1:acc#11.itm(9)} {ACC3:if#1:acc#11.itm(10)} {ACC3:if#1:acc#11.itm(11)} {ACC3:if#1:acc#11.itm(12)} {ACC3:if#1:acc#11.itm(13)} {ACC3:if#1:acc#11.itm(14)} {ACC3:if#1:acc#11.itm(15)} -attr xrf 42413 -attr oid 132 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {conc#178.itm(0)} -attr vt d
load net {conc#178.itm(1)} -attr vt d
load net {conc#178.itm(2)} -attr vt d
load net {conc#178.itm(3)} -attr vt d
load net {conc#178.itm(4)} -attr vt d
load net {conc#178.itm(5)} -attr vt d
load net {conc#178.itm(6)} -attr vt d
load net {conc#178.itm(7)} -attr vt d
load net {conc#178.itm(8)} -attr vt d
load net {conc#178.itm(9)} -attr vt d
load net {conc#178.itm(10)} -attr vt d
load net {conc#178.itm(11)} -attr vt d
load netBundle {conc#178.itm} 12 {conc#178.itm(0)} {conc#178.itm(1)} {conc#178.itm(2)} {conc#178.itm(3)} {conc#178.itm(4)} {conc#178.itm(5)} {conc#178.itm(6)} {conc#178.itm(7)} {conc#178.itm(8)} {conc#178.itm(9)} {conc#178.itm(10)} {conc#178.itm(11)} -attr xrf 42414 -attr oid 133 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(0)} -attr vt d
load net {regs.operator[]#36:not.itm(1)} -attr vt d
load net {regs.operator[]#36:not.itm(2)} -attr vt d
load net {regs.operator[]#36:not.itm(3)} -attr vt d
load net {regs.operator[]#36:not.itm(4)} -attr vt d
load net {regs.operator[]#36:not.itm(5)} -attr vt d
load net {regs.operator[]#36:not.itm(6)} -attr vt d
load net {regs.operator[]#36:not.itm(7)} -attr vt d
load net {regs.operator[]#36:not.itm(8)} -attr vt d
load net {regs.operator[]#36:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#36:not.itm} 10 {regs.operator[]#36:not.itm(0)} {regs.operator[]#36:not.itm(1)} {regs.operator[]#36:not.itm(2)} {regs.operator[]#36:not.itm(3)} {regs.operator[]#36:not.itm(4)} {regs.operator[]#36:not.itm(5)} {regs.operator[]#36:not.itm(6)} {regs.operator[]#36:not.itm(7)} {regs.operator[]#36:not.itm(8)} {regs.operator[]#36:not.itm(9)} -attr xrf 42415 -attr oid 134 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {slc(regs.regs(1).sva)#5.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#5.itm} 10 {slc(regs.regs(1).sva)#5.itm(0)} {slc(regs.regs(1).sva)#5.itm(1)} {slc(regs.regs(1).sva)#5.itm(2)} {slc(regs.regs(1).sva)#5.itm(3)} {slc(regs.regs(1).sva)#5.itm(4)} {slc(regs.regs(1).sva)#5.itm(5)} {slc(regs.regs(1).sva)#5.itm(6)} {slc(regs.regs(1).sva)#5.itm(7)} {slc(regs.regs(1).sva)#5.itm(8)} {slc(regs.regs(1).sva)#5.itm(9)} -attr xrf 42416 -attr oid 135 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {conc#179.itm(0)} -attr vt d
load net {conc#179.itm(1)} -attr vt d
load net {conc#179.itm(2)} -attr vt d
load net {conc#179.itm(3)} -attr vt d
load net {conc#179.itm(4)} -attr vt d
load net {conc#179.itm(5)} -attr vt d
load net {conc#179.itm(6)} -attr vt d
load net {conc#179.itm(7)} -attr vt d
load net {conc#179.itm(8)} -attr vt d
load net {conc#179.itm(9)} -attr vt d
load net {conc#179.itm(10)} -attr vt d
load net {conc#179.itm(11)} -attr vt d
load net {conc#179.itm(12)} -attr vt d
load net {conc#179.itm(13)} -attr vt d
load net {conc#179.itm(14)} -attr vt d
load net {conc#179.itm(15)} -attr vt d
load netBundle {conc#179.itm} 16 {conc#179.itm(0)} {conc#179.itm(1)} {conc#179.itm(2)} {conc#179.itm(3)} {conc#179.itm(4)} {conc#179.itm(5)} {conc#179.itm(6)} {conc#179.itm(7)} {conc#179.itm(8)} {conc#179.itm(9)} {conc#179.itm(10)} {conc#179.itm(11)} {conc#179.itm(12)} {conc#179.itm(13)} {conc#179.itm(14)} {conc#179.itm(15)} -attr xrf 42417 -attr oid 136 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ACC3:if#2:slc#5.itm(0)} -attr vt d
load net {ACC3:if#2:slc#5.itm(1)} -attr vt d
load net {ACC3:if#2:slc#5.itm(2)} -attr vt d
load net {ACC3:if#2:slc#5.itm(3)} -attr vt d
load net {ACC3:if#2:slc#5.itm(4)} -attr vt d
load net {ACC3:if#2:slc#5.itm(5)} -attr vt d
load net {ACC3:if#2:slc#5.itm(6)} -attr vt d
load net {ACC3:if#2:slc#5.itm(7)} -attr vt d
load net {ACC3:if#2:slc#5.itm(8)} -attr vt d
load net {ACC3:if#2:slc#5.itm(9)} -attr vt d
load net {ACC3:if#2:slc#5.itm(10)} -attr vt d
load net {ACC3:if#2:slc#5.itm(11)} -attr vt d
load net {ACC3:if#2:slc#5.itm(12)} -attr vt d
load net {ACC3:if#2:slc#5.itm(13)} -attr vt d
load net {ACC3:if#2:slc#5.itm(14)} -attr vt d
load netBundle {ACC3:if#2:slc#5.itm} 15 {ACC3:if#2:slc#5.itm(0)} {ACC3:if#2:slc#5.itm(1)} {ACC3:if#2:slc#5.itm(2)} {ACC3:if#2:slc#5.itm(3)} {ACC3:if#2:slc#5.itm(4)} {ACC3:if#2:slc#5.itm(5)} {ACC3:if#2:slc#5.itm(6)} {ACC3:if#2:slc#5.itm(7)} {ACC3:if#2:slc#5.itm(8)} {ACC3:if#2:slc#5.itm(9)} {ACC3:if#2:slc#5.itm(10)} {ACC3:if#2:slc#5.itm(11)} {ACC3:if#2:slc#5.itm(12)} {ACC3:if#2:slc#5.itm(13)} {ACC3:if#2:slc#5.itm(14)} -attr xrf 42418 -attr oid 137 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {exs#37.itm(0)} -attr vt d
load net {exs#37.itm(1)} -attr vt d
load net {exs#37.itm(2)} -attr vt d
load net {exs#37.itm(3)} -attr vt d
load net {exs#37.itm(4)} -attr vt d
load net {exs#37.itm(5)} -attr vt d
load net {exs#37.itm(6)} -attr vt d
load net {exs#37.itm(7)} -attr vt d
load net {exs#37.itm(8)} -attr vt d
load net {exs#37.itm(9)} -attr vt d
load net {exs#37.itm(10)} -attr vt d
load net {exs#37.itm(11)} -attr vt d
load net {exs#37.itm(12)} -attr vt d
load net {exs#37.itm(13)} -attr vt d
load net {exs#37.itm(14)} -attr vt d
load netBundle {exs#37.itm} 15 {exs#37.itm(0)} {exs#37.itm(1)} {exs#37.itm(2)} {exs#37.itm(3)} {exs#37.itm(4)} {exs#37.itm(5)} {exs#37.itm(6)} {exs#37.itm(7)} {exs#37.itm(8)} {exs#37.itm(9)} {exs#37.itm(10)} {exs#37.itm(11)} {exs#37.itm(12)} {exs#37.itm(13)} {exs#37.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {exs#9.itm(0)} -attr vt d
load net {exs#9.itm(1)} -attr vt d
load net {exs#9.itm(2)} -attr vt d
load net {exs#9.itm(3)} -attr vt d
load net {exs#9.itm(4)} -attr vt d
load net {exs#9.itm(5)} -attr vt d
load net {exs#9.itm(6)} -attr vt d
load net {exs#9.itm(7)} -attr vt d
load net {exs#9.itm(8)} -attr vt d
load net {exs#9.itm(9)} -attr vt d
load net {exs#9.itm(10)} -attr vt d
load net {exs#9.itm(11)} -attr vt d
load net {exs#9.itm(12)} -attr vt d
load net {exs#9.itm(13)} -attr vt d
load net {exs#9.itm(14)} -attr vt d
load netBundle {exs#9.itm} 15 {exs#9.itm(0)} {exs#9.itm(1)} {exs#9.itm(2)} {exs#9.itm(3)} {exs#9.itm(4)} {exs#9.itm(5)} {exs#9.itm(6)} {exs#9.itm(7)} {exs#9.itm(8)} {exs#9.itm(9)} {exs#9.itm(10)} {exs#9.itm(11)} {exs#9.itm(12)} {exs#9.itm(13)} {exs#9.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {nor#50.itm(0)} -attr vt d
load net {nor#50.itm(1)} -attr vt d
load netBundle {nor#50.itm} 2 {nor#50.itm(0)} {nor#50.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#50.itm}
load net {nor#51.itm(0)} -attr vt d
load net {nor#51.itm(1)} -attr vt d
load netBundle {nor#51.itm} 2 {nor#51.itm(0)} {nor#51.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#51.itm}
load net {mux#26.itm(0)} -attr vt d
load net {mux#26.itm(1)} -attr vt d
load netBundle {mux#26.itm} 2 {mux#26.itm(0)} {mux#26.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {exs#38.itm(0)} -attr vt d
load net {exs#38.itm(1)} -attr vt d
load netBundle {exs#38.itm} 2 {exs#38.itm(0)} {exs#38.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {exs#10.itm(0)} -attr vt d
load net {exs#10.itm(1)} -attr vt d
load netBundle {exs#10.itm} 2 {exs#10.itm(0)} {exs#10.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {nor#52.itm(0)} -attr vt d
load net {nor#52.itm(1)} -attr vt d
load netBundle {nor#52.itm} 2 {nor#52.itm(0)} {nor#52.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#52.itm}
load net {nor#53.itm(0)} -attr vt d
load net {nor#53.itm(1)} -attr vt d
load netBundle {nor#53.itm} 2 {nor#53.itm(0)} {nor#53.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#53.itm}
load net {mux#27.itm(0)} -attr vt d
load net {mux#27.itm(1)} -attr vt d
load netBundle {mux#27.itm} 2 {mux#27.itm(0)} {mux#27.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {exs#39.itm(0)} -attr vt d
load net {exs#39.itm(1)} -attr vt d
load netBundle {exs#39.itm} 2 {exs#39.itm(0)} {exs#39.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {exs#11.itm(0)} -attr vt d
load net {exs#11.itm(1)} -attr vt d
load netBundle {exs#11.itm} 2 {exs#11.itm(0)} {exs#11.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {nor#54.itm(0)} -attr vt d
load net {nor#54.itm(1)} -attr vt d
load netBundle {nor#54.itm} 2 {nor#54.itm(0)} {nor#54.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#54.itm}
load net {nor#55.itm(0)} -attr vt d
load net {nor#55.itm(1)} -attr vt d
load netBundle {nor#55.itm} 2 {nor#55.itm(0)} {nor#55.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#55.itm}
load net {mux#28.itm(0)} -attr vt d
load net {mux#28.itm(1)} -attr vt d
load netBundle {mux#28.itm} 2 {mux#28.itm(0)} {mux#28.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {exs#40.itm(0)} -attr vt d
load net {exs#40.itm(1)} -attr vt d
load netBundle {exs#40.itm} 2 {exs#40.itm(0)} {exs#40.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {exs#12.itm(0)} -attr vt d
load net {exs#12.itm(1)} -attr vt d
load netBundle {exs#12.itm} 2 {exs#12.itm(0)} {exs#12.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {SHIFT:mux1h#20.itm(0)} -attr vt d
load net {SHIFT:mux1h#20.itm(1)} -attr vt d
load net {SHIFT:mux1h#20.itm(2)} -attr vt d
load net {SHIFT:mux1h#20.itm(3)} -attr vt d
load net {SHIFT:mux1h#20.itm(4)} -attr vt d
load net {SHIFT:mux1h#20.itm(5)} -attr vt d
load net {SHIFT:mux1h#20.itm(6)} -attr vt d
load net {SHIFT:mux1h#20.itm(7)} -attr vt d
load net {SHIFT:mux1h#20.itm(8)} -attr vt d
load net {SHIFT:mux1h#20.itm(9)} -attr vt d
load net {SHIFT:mux1h#20.itm(10)} -attr vt d
load net {SHIFT:mux1h#20.itm(11)} -attr vt d
load net {SHIFT:mux1h#20.itm(12)} -attr vt d
load net {SHIFT:mux1h#20.itm(13)} -attr vt d
load net {SHIFT:mux1h#20.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#20.itm} 15 {SHIFT:mux1h#20.itm(0)} {SHIFT:mux1h#20.itm(1)} {SHIFT:mux1h#20.itm(2)} {SHIFT:mux1h#20.itm(3)} {SHIFT:mux1h#20.itm(4)} {SHIFT:mux1h#20.itm(5)} {SHIFT:mux1h#20.itm(6)} {SHIFT:mux1h#20.itm(7)} {SHIFT:mux1h#20.itm(8)} {SHIFT:mux1h#20.itm(9)} {SHIFT:mux1h#20.itm(10)} {SHIFT:mux1h#20.itm(11)} {SHIFT:mux1h#20.itm(12)} {SHIFT:mux1h#20.itm(13)} {SHIFT:mux1h#20.itm(14)} -attr xrf 42419 -attr oid 138 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {ACC1:if:slc#5.itm(0)} -attr vt d
load net {ACC1:if:slc#5.itm(1)} -attr vt d
load net {ACC1:if:slc#5.itm(2)} -attr vt d
load net {ACC1:if:slc#5.itm(3)} -attr vt d
load net {ACC1:if:slc#5.itm(4)} -attr vt d
load net {ACC1:if:slc#5.itm(5)} -attr vt d
load net {ACC1:if:slc#5.itm(6)} -attr vt d
load net {ACC1:if:slc#5.itm(7)} -attr vt d
load net {ACC1:if:slc#5.itm(8)} -attr vt d
load net {ACC1:if:slc#5.itm(9)} -attr vt d
load net {ACC1:if:slc#5.itm(10)} -attr vt d
load net {ACC1:if:slc#5.itm(11)} -attr vt d
load net {ACC1:if:slc#5.itm(12)} -attr vt d
load net {ACC1:if:slc#5.itm(13)} -attr vt d
load net {ACC1:if:slc#5.itm(14)} -attr vt d
load netBundle {ACC1:if:slc#5.itm} 15 {ACC1:if:slc#5.itm(0)} {ACC1:if:slc#5.itm(1)} {ACC1:if:slc#5.itm(2)} {ACC1:if:slc#5.itm(3)} {ACC1:if:slc#5.itm(4)} {ACC1:if:slc#5.itm(5)} {ACC1:if:slc#5.itm(6)} {ACC1:if:slc#5.itm(7)} {ACC1:if:slc#5.itm(8)} {ACC1:if:slc#5.itm(9)} {ACC1:if:slc#5.itm(10)} {ACC1:if:slc#5.itm(11)} {ACC1:if:slc#5.itm(12)} {ACC1:if:slc#5.itm(13)} {ACC1:if:slc#5.itm(14)} -attr xrf 42420 -attr oid 139 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(0)} -attr vt d
load net {ACC1:if:acc#36.itm(1)} -attr vt d
load net {ACC1:if:acc#36.itm(2)} -attr vt d
load net {ACC1:if:acc#36.itm(3)} -attr vt d
load net {ACC1:if:acc#36.itm(4)} -attr vt d
load net {ACC1:if:acc#36.itm(5)} -attr vt d
load net {ACC1:if:acc#36.itm(6)} -attr vt d
load net {ACC1:if:acc#36.itm(7)} -attr vt d
load net {ACC1:if:acc#36.itm(8)} -attr vt d
load net {ACC1:if:acc#36.itm(9)} -attr vt d
load net {ACC1:if:acc#36.itm(10)} -attr vt d
load net {ACC1:if:acc#36.itm(11)} -attr vt d
load net {ACC1:if:acc#36.itm(12)} -attr vt d
load net {ACC1:if:acc#36.itm(13)} -attr vt d
load net {ACC1:if:acc#36.itm(14)} -attr vt d
load net {ACC1:if:acc#36.itm(15)} -attr vt d
load netBundle {ACC1:if:acc#36.itm} 16 {ACC1:if:acc#36.itm(0)} {ACC1:if:acc#36.itm(1)} {ACC1:if:acc#36.itm(2)} {ACC1:if:acc#36.itm(3)} {ACC1:if:acc#36.itm(4)} {ACC1:if:acc#36.itm(5)} {ACC1:if:acc#36.itm(6)} {ACC1:if:acc#36.itm(7)} {ACC1:if:acc#36.itm(8)} {ACC1:if:acc#36.itm(9)} {ACC1:if:acc#36.itm(10)} {ACC1:if:acc#36.itm(11)} {ACC1:if:acc#36.itm(12)} {ACC1:if:acc#36.itm(13)} {ACC1:if:acc#36.itm(14)} {ACC1:if:acc#36.itm(15)} -attr xrf 42421 -attr oid 140 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {conc#180.itm(0)} -attr vt d
load net {conc#180.itm(1)} -attr vt d
load net {conc#180.itm(2)} -attr vt d
load net {conc#180.itm(3)} -attr vt d
load net {conc#180.itm(4)} -attr vt d
load net {conc#180.itm(5)} -attr vt d
load net {conc#180.itm(6)} -attr vt d
load net {conc#180.itm(7)} -attr vt d
load net {conc#180.itm(8)} -attr vt d
load net {conc#180.itm(9)} -attr vt d
load net {conc#180.itm(10)} -attr vt d
load net {conc#180.itm(11)} -attr vt d
load netBundle {conc#180.itm} 12 {conc#180.itm(0)} {conc#180.itm(1)} {conc#180.itm(2)} {conc#180.itm(3)} {conc#180.itm(4)} {conc#180.itm(5)} {conc#180.itm(6)} {conc#180.itm(7)} {conc#180.itm(8)} {conc#180.itm(9)} {conc#180.itm(10)} {conc#180.itm(11)} -attr xrf 42422 -attr oid 141 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(0)} -attr vt d
load net {regs.operator[]#5:not.itm(1)} -attr vt d
load net {regs.operator[]#5:not.itm(2)} -attr vt d
load net {regs.operator[]#5:not.itm(3)} -attr vt d
load net {regs.operator[]#5:not.itm(4)} -attr vt d
load net {regs.operator[]#5:not.itm(5)} -attr vt d
load net {regs.operator[]#5:not.itm(6)} -attr vt d
load net {regs.operator[]#5:not.itm(7)} -attr vt d
load net {regs.operator[]#5:not.itm(8)} -attr vt d
load net {regs.operator[]#5:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#5:not.itm} 10 {regs.operator[]#5:not.itm(0)} {regs.operator[]#5:not.itm(1)} {regs.operator[]#5:not.itm(2)} {regs.operator[]#5:not.itm(3)} {regs.operator[]#5:not.itm(4)} {regs.operator[]#5:not.itm(5)} {regs.operator[]#5:not.itm(6)} {regs.operator[]#5:not.itm(7)} {regs.operator[]#5:not.itm(8)} {regs.operator[]#5:not.itm(9)} -attr xrf 42423 -attr oid 142 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {slc(regs.regs(0).sva)#6.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#6.itm} 10 {slc(regs.regs(0).sva)#6.itm(0)} {slc(regs.regs(0).sva)#6.itm(1)} {slc(regs.regs(0).sva)#6.itm(2)} {slc(regs.regs(0).sva)#6.itm(3)} {slc(regs.regs(0).sva)#6.itm(4)} {slc(regs.regs(0).sva)#6.itm(5)} {slc(regs.regs(0).sva)#6.itm(6)} {slc(regs.regs(0).sva)#6.itm(7)} {slc(regs.regs(0).sva)#6.itm(8)} {slc(regs.regs(0).sva)#6.itm(9)} -attr xrf 42424 -attr oid 143 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {conc#181.itm(0)} -attr vt d
load net {conc#181.itm(1)} -attr vt d
load net {conc#181.itm(2)} -attr vt d
load net {conc#181.itm(3)} -attr vt d
load net {conc#181.itm(4)} -attr vt d
load net {conc#181.itm(5)} -attr vt d
load net {conc#181.itm(6)} -attr vt d
load net {conc#181.itm(7)} -attr vt d
load net {conc#181.itm(8)} -attr vt d
load net {conc#181.itm(9)} -attr vt d
load net {conc#181.itm(10)} -attr vt d
load net {conc#181.itm(11)} -attr vt d
load net {conc#181.itm(12)} -attr vt d
load net {conc#181.itm(13)} -attr vt d
load net {conc#181.itm(14)} -attr vt d
load net {conc#181.itm(15)} -attr vt d
load netBundle {conc#181.itm} 16 {conc#181.itm(0)} {conc#181.itm(1)} {conc#181.itm(2)} {conc#181.itm(3)} {conc#181.itm(4)} {conc#181.itm(5)} {conc#181.itm(6)} {conc#181.itm(7)} {conc#181.itm(8)} {conc#181.itm(9)} {conc#181.itm(10)} {conc#181.itm(11)} {conc#181.itm(12)} {conc#181.itm(13)} {conc#181.itm(14)} {conc#181.itm(15)} -attr xrf 42425 -attr oid 144 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {ACC1:if#2:acc#5.itm(0)} -attr vt d
load net {ACC1:if#2:acc#5.itm(1)} -attr vt d
load net {ACC1:if#2:acc#5.itm(2)} -attr vt d
load net {ACC1:if#2:acc#5.itm(3)} -attr vt d
load net {ACC1:if#2:acc#5.itm(4)} -attr vt d
load net {ACC1:if#2:acc#5.itm(5)} -attr vt d
load net {ACC1:if#2:acc#5.itm(6)} -attr vt d
load net {ACC1:if#2:acc#5.itm(7)} -attr vt d
load net {ACC1:if#2:acc#5.itm(8)} -attr vt d
load net {ACC1:if#2:acc#5.itm(9)} -attr vt d
load net {ACC1:if#2:acc#5.itm(10)} -attr vt d
load net {ACC1:if#2:acc#5.itm(11)} -attr vt d
load net {ACC1:if#2:acc#5.itm(12)} -attr vt d
load net {ACC1:if#2:acc#5.itm(13)} -attr vt d
load net {ACC1:if#2:acc#5.itm(14)} -attr vt d
load netBundle {ACC1:if#2:acc#5.itm} 15 {ACC1:if#2:acc#5.itm(0)} {ACC1:if#2:acc#5.itm(1)} {ACC1:if#2:acc#5.itm(2)} {ACC1:if#2:acc#5.itm(3)} {ACC1:if#2:acc#5.itm(4)} {ACC1:if#2:acc#5.itm(5)} {ACC1:if#2:acc#5.itm(6)} {ACC1:if#2:acc#5.itm(7)} {ACC1:if#2:acc#5.itm(8)} {ACC1:if#2:acc#5.itm(9)} {ACC1:if#2:acc#5.itm(10)} {ACC1:if#2:acc#5.itm(11)} {ACC1:if#2:acc#5.itm(12)} {ACC1:if#2:acc#5.itm(13)} {ACC1:if#2:acc#5.itm(14)} -attr xrf 42426 -attr oid 145 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {slc(regs.regs(2).sva)#6.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#6.itm} 10 {slc(regs.regs(2).sva)#6.itm(0)} {slc(regs.regs(2).sva)#6.itm(1)} {slc(regs.regs(2).sva)#6.itm(2)} {slc(regs.regs(2).sva)#6.itm(3)} {slc(regs.regs(2).sva)#6.itm(4)} {slc(regs.regs(2).sva)#6.itm(5)} {slc(regs.regs(2).sva)#6.itm(6)} {slc(regs.regs(2).sva)#6.itm(7)} {slc(regs.regs(2).sva)#6.itm(8)} {slc(regs.regs(2).sva)#6.itm(9)} -attr xrf 42427 -attr oid 146 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {SHIFT:mux1h#19.itm(0)} -attr vt d
load net {SHIFT:mux1h#19.itm(1)} -attr vt d
load net {SHIFT:mux1h#19.itm(2)} -attr vt d
load net {SHIFT:mux1h#19.itm(3)} -attr vt d
load net {SHIFT:mux1h#19.itm(4)} -attr vt d
load net {SHIFT:mux1h#19.itm(5)} -attr vt d
load net {SHIFT:mux1h#19.itm(6)} -attr vt d
load net {SHIFT:mux1h#19.itm(7)} -attr vt d
load net {SHIFT:mux1h#19.itm(8)} -attr vt d
load net {SHIFT:mux1h#19.itm(9)} -attr vt d
load net {SHIFT:mux1h#19.itm(10)} -attr vt d
load net {SHIFT:mux1h#19.itm(11)} -attr vt d
load net {SHIFT:mux1h#19.itm(12)} -attr vt d
load net {SHIFT:mux1h#19.itm(13)} -attr vt d
load net {SHIFT:mux1h#19.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#19.itm} 15 {SHIFT:mux1h#19.itm(0)} {SHIFT:mux1h#19.itm(1)} {SHIFT:mux1h#19.itm(2)} {SHIFT:mux1h#19.itm(3)} {SHIFT:mux1h#19.itm(4)} {SHIFT:mux1h#19.itm(5)} {SHIFT:mux1h#19.itm(6)} {SHIFT:mux1h#19.itm(7)} {SHIFT:mux1h#19.itm(8)} {SHIFT:mux1h#19.itm(9)} {SHIFT:mux1h#19.itm(10)} {SHIFT:mux1h#19.itm(11)} {SHIFT:mux1h#19.itm(12)} {SHIFT:mux1h#19.itm(13)} {SHIFT:mux1h#19.itm(14)} -attr xrf 42428 -attr oid 147 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {ACC1:if:slc#4.itm(0)} -attr vt d
load net {ACC1:if:slc#4.itm(1)} -attr vt d
load net {ACC1:if:slc#4.itm(2)} -attr vt d
load net {ACC1:if:slc#4.itm(3)} -attr vt d
load net {ACC1:if:slc#4.itm(4)} -attr vt d
load net {ACC1:if:slc#4.itm(5)} -attr vt d
load net {ACC1:if:slc#4.itm(6)} -attr vt d
load net {ACC1:if:slc#4.itm(7)} -attr vt d
load net {ACC1:if:slc#4.itm(8)} -attr vt d
load net {ACC1:if:slc#4.itm(9)} -attr vt d
load net {ACC1:if:slc#4.itm(10)} -attr vt d
load net {ACC1:if:slc#4.itm(11)} -attr vt d
load net {ACC1:if:slc#4.itm(12)} -attr vt d
load net {ACC1:if:slc#4.itm(13)} -attr vt d
load net {ACC1:if:slc#4.itm(14)} -attr vt d
load netBundle {ACC1:if:slc#4.itm} 15 {ACC1:if:slc#4.itm(0)} {ACC1:if:slc#4.itm(1)} {ACC1:if:slc#4.itm(2)} {ACC1:if:slc#4.itm(3)} {ACC1:if:slc#4.itm(4)} {ACC1:if:slc#4.itm(5)} {ACC1:if:slc#4.itm(6)} {ACC1:if:slc#4.itm(7)} {ACC1:if:slc#4.itm(8)} {ACC1:if:slc#4.itm(9)} {ACC1:if:slc#4.itm(10)} {ACC1:if:slc#4.itm(11)} {ACC1:if:slc#4.itm(12)} {ACC1:if:slc#4.itm(13)} {ACC1:if:slc#4.itm(14)} -attr xrf 42429 -attr oid 148 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(0)} -attr vt d
load net {ACC1:if:acc#35.itm(1)} -attr vt d
load net {ACC1:if:acc#35.itm(2)} -attr vt d
load net {ACC1:if:acc#35.itm(3)} -attr vt d
load net {ACC1:if:acc#35.itm(4)} -attr vt d
load net {ACC1:if:acc#35.itm(5)} -attr vt d
load net {ACC1:if:acc#35.itm(6)} -attr vt d
load net {ACC1:if:acc#35.itm(7)} -attr vt d
load net {ACC1:if:acc#35.itm(8)} -attr vt d
load net {ACC1:if:acc#35.itm(9)} -attr vt d
load net {ACC1:if:acc#35.itm(10)} -attr vt d
load net {ACC1:if:acc#35.itm(11)} -attr vt d
load net {ACC1:if:acc#35.itm(12)} -attr vt d
load net {ACC1:if:acc#35.itm(13)} -attr vt d
load net {ACC1:if:acc#35.itm(14)} -attr vt d
load net {ACC1:if:acc#35.itm(15)} -attr vt d
load netBundle {ACC1:if:acc#35.itm} 16 {ACC1:if:acc#35.itm(0)} {ACC1:if:acc#35.itm(1)} {ACC1:if:acc#35.itm(2)} {ACC1:if:acc#35.itm(3)} {ACC1:if:acc#35.itm(4)} {ACC1:if:acc#35.itm(5)} {ACC1:if:acc#35.itm(6)} {ACC1:if:acc#35.itm(7)} {ACC1:if:acc#35.itm(8)} {ACC1:if:acc#35.itm(9)} {ACC1:if:acc#35.itm(10)} {ACC1:if:acc#35.itm(11)} {ACC1:if:acc#35.itm(12)} {ACC1:if:acc#35.itm(13)} {ACC1:if:acc#35.itm(14)} {ACC1:if:acc#35.itm(15)} -attr xrf 42430 -attr oid 149 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {conc#182.itm(0)} -attr vt d
load net {conc#182.itm(1)} -attr vt d
load net {conc#182.itm(2)} -attr vt d
load net {conc#182.itm(3)} -attr vt d
load net {conc#182.itm(4)} -attr vt d
load net {conc#182.itm(5)} -attr vt d
load net {conc#182.itm(6)} -attr vt d
load net {conc#182.itm(7)} -attr vt d
load net {conc#182.itm(8)} -attr vt d
load net {conc#182.itm(9)} -attr vt d
load net {conc#182.itm(10)} -attr vt d
load net {conc#182.itm(11)} -attr vt d
load netBundle {conc#182.itm} 12 {conc#182.itm(0)} {conc#182.itm(1)} {conc#182.itm(2)} {conc#182.itm(3)} {conc#182.itm(4)} {conc#182.itm(5)} {conc#182.itm(6)} {conc#182.itm(7)} {conc#182.itm(8)} {conc#182.itm(9)} {conc#182.itm(10)} {conc#182.itm(11)} -attr xrf 42431 -attr oid 150 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(0)} -attr vt d
load net {regs.operator[]#4:not.itm(1)} -attr vt d
load net {regs.operator[]#4:not.itm(2)} -attr vt d
load net {regs.operator[]#4:not.itm(3)} -attr vt d
load net {regs.operator[]#4:not.itm(4)} -attr vt d
load net {regs.operator[]#4:not.itm(5)} -attr vt d
load net {regs.operator[]#4:not.itm(6)} -attr vt d
load net {regs.operator[]#4:not.itm(7)} -attr vt d
load net {regs.operator[]#4:not.itm(8)} -attr vt d
load net {regs.operator[]#4:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#4:not.itm} 10 {regs.operator[]#4:not.itm(0)} {regs.operator[]#4:not.itm(1)} {regs.operator[]#4:not.itm(2)} {regs.operator[]#4:not.itm(3)} {regs.operator[]#4:not.itm(4)} {regs.operator[]#4:not.itm(5)} {regs.operator[]#4:not.itm(6)} {regs.operator[]#4:not.itm(7)} {regs.operator[]#4:not.itm(8)} {regs.operator[]#4:not.itm(9)} -attr xrf 42432 -attr oid 151 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {slc(regs.regs(0).sva)#7.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#7.itm} 10 {slc(regs.regs(0).sva)#7.itm(0)} {slc(regs.regs(0).sva)#7.itm(1)} {slc(regs.regs(0).sva)#7.itm(2)} {slc(regs.regs(0).sva)#7.itm(3)} {slc(regs.regs(0).sva)#7.itm(4)} {slc(regs.regs(0).sva)#7.itm(5)} {slc(regs.regs(0).sva)#7.itm(6)} {slc(regs.regs(0).sva)#7.itm(7)} {slc(regs.regs(0).sva)#7.itm(8)} {slc(regs.regs(0).sva)#7.itm(9)} -attr xrf 42433 -attr oid 152 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {conc#183.itm(0)} -attr vt d
load net {conc#183.itm(1)} -attr vt d
load net {conc#183.itm(2)} -attr vt d
load net {conc#183.itm(3)} -attr vt d
load net {conc#183.itm(4)} -attr vt d
load net {conc#183.itm(5)} -attr vt d
load net {conc#183.itm(6)} -attr vt d
load net {conc#183.itm(7)} -attr vt d
load net {conc#183.itm(8)} -attr vt d
load net {conc#183.itm(9)} -attr vt d
load net {conc#183.itm(10)} -attr vt d
load net {conc#183.itm(11)} -attr vt d
load net {conc#183.itm(12)} -attr vt d
load net {conc#183.itm(13)} -attr vt d
load net {conc#183.itm(14)} -attr vt d
load net {conc#183.itm(15)} -attr vt d
load netBundle {conc#183.itm} 16 {conc#183.itm(0)} {conc#183.itm(1)} {conc#183.itm(2)} {conc#183.itm(3)} {conc#183.itm(4)} {conc#183.itm(5)} {conc#183.itm(6)} {conc#183.itm(7)} {conc#183.itm(8)} {conc#183.itm(9)} {conc#183.itm(10)} {conc#183.itm(11)} {conc#183.itm(12)} {conc#183.itm(13)} {conc#183.itm(14)} {conc#183.itm(15)} -attr xrf 42434 -attr oid 153 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {ACC1:if#2:acc#4.itm(0)} -attr vt d
load net {ACC1:if#2:acc#4.itm(1)} -attr vt d
load net {ACC1:if#2:acc#4.itm(2)} -attr vt d
load net {ACC1:if#2:acc#4.itm(3)} -attr vt d
load net {ACC1:if#2:acc#4.itm(4)} -attr vt d
load net {ACC1:if#2:acc#4.itm(5)} -attr vt d
load net {ACC1:if#2:acc#4.itm(6)} -attr vt d
load net {ACC1:if#2:acc#4.itm(7)} -attr vt d
load net {ACC1:if#2:acc#4.itm(8)} -attr vt d
load net {ACC1:if#2:acc#4.itm(9)} -attr vt d
load net {ACC1:if#2:acc#4.itm(10)} -attr vt d
load net {ACC1:if#2:acc#4.itm(11)} -attr vt d
load net {ACC1:if#2:acc#4.itm(12)} -attr vt d
load net {ACC1:if#2:acc#4.itm(13)} -attr vt d
load net {ACC1:if#2:acc#4.itm(14)} -attr vt d
load netBundle {ACC1:if#2:acc#4.itm} 15 {ACC1:if#2:acc#4.itm(0)} {ACC1:if#2:acc#4.itm(1)} {ACC1:if#2:acc#4.itm(2)} {ACC1:if#2:acc#4.itm(3)} {ACC1:if#2:acc#4.itm(4)} {ACC1:if#2:acc#4.itm(5)} {ACC1:if#2:acc#4.itm(6)} {ACC1:if#2:acc#4.itm(7)} {ACC1:if#2:acc#4.itm(8)} {ACC1:if#2:acc#4.itm(9)} {ACC1:if#2:acc#4.itm(10)} {ACC1:if#2:acc#4.itm(11)} {ACC1:if#2:acc#4.itm(12)} {ACC1:if#2:acc#4.itm(13)} {ACC1:if#2:acc#4.itm(14)} -attr xrf 42435 -attr oid 154 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {slc(regs.regs(2).sva)#7.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#7.itm} 10 {slc(regs.regs(2).sva)#7.itm(0)} {slc(regs.regs(2).sva)#7.itm(1)} {slc(regs.regs(2).sva)#7.itm(2)} {slc(regs.regs(2).sva)#7.itm(3)} {slc(regs.regs(2).sva)#7.itm(4)} {slc(regs.regs(2).sva)#7.itm(5)} {slc(regs.regs(2).sva)#7.itm(6)} {slc(regs.regs(2).sva)#7.itm(7)} {slc(regs.regs(2).sva)#7.itm(8)} {slc(regs.regs(2).sva)#7.itm(9)} -attr xrf 42436 -attr oid 155 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {SHIFT:mux1h#18.itm(0)} -attr vt d
load net {SHIFT:mux1h#18.itm(1)} -attr vt d
load net {SHIFT:mux1h#18.itm(2)} -attr vt d
load net {SHIFT:mux1h#18.itm(3)} -attr vt d
load net {SHIFT:mux1h#18.itm(4)} -attr vt d
load net {SHIFT:mux1h#18.itm(5)} -attr vt d
load net {SHIFT:mux1h#18.itm(6)} -attr vt d
load net {SHIFT:mux1h#18.itm(7)} -attr vt d
load net {SHIFT:mux1h#18.itm(8)} -attr vt d
load net {SHIFT:mux1h#18.itm(9)} -attr vt d
load net {SHIFT:mux1h#18.itm(10)} -attr vt d
load net {SHIFT:mux1h#18.itm(11)} -attr vt d
load net {SHIFT:mux1h#18.itm(12)} -attr vt d
load net {SHIFT:mux1h#18.itm(13)} -attr vt d
load net {SHIFT:mux1h#18.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#18.itm} 15 {SHIFT:mux1h#18.itm(0)} {SHIFT:mux1h#18.itm(1)} {SHIFT:mux1h#18.itm(2)} {SHIFT:mux1h#18.itm(3)} {SHIFT:mux1h#18.itm(4)} {SHIFT:mux1h#18.itm(5)} {SHIFT:mux1h#18.itm(6)} {SHIFT:mux1h#18.itm(7)} {SHIFT:mux1h#18.itm(8)} {SHIFT:mux1h#18.itm(9)} {SHIFT:mux1h#18.itm(10)} {SHIFT:mux1h#18.itm(11)} {SHIFT:mux1h#18.itm(12)} {SHIFT:mux1h#18.itm(13)} {SHIFT:mux1h#18.itm(14)} -attr xrf 42437 -attr oid 156 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {ACC1:if:slc#3.itm(0)} -attr vt d
load net {ACC1:if:slc#3.itm(1)} -attr vt d
load net {ACC1:if:slc#3.itm(2)} -attr vt d
load net {ACC1:if:slc#3.itm(3)} -attr vt d
load net {ACC1:if:slc#3.itm(4)} -attr vt d
load net {ACC1:if:slc#3.itm(5)} -attr vt d
load net {ACC1:if:slc#3.itm(6)} -attr vt d
load net {ACC1:if:slc#3.itm(7)} -attr vt d
load net {ACC1:if:slc#3.itm(8)} -attr vt d
load net {ACC1:if:slc#3.itm(9)} -attr vt d
load net {ACC1:if:slc#3.itm(10)} -attr vt d
load net {ACC1:if:slc#3.itm(11)} -attr vt d
load net {ACC1:if:slc#3.itm(12)} -attr vt d
load net {ACC1:if:slc#3.itm(13)} -attr vt d
load net {ACC1:if:slc#3.itm(14)} -attr vt d
load netBundle {ACC1:if:slc#3.itm} 15 {ACC1:if:slc#3.itm(0)} {ACC1:if:slc#3.itm(1)} {ACC1:if:slc#3.itm(2)} {ACC1:if:slc#3.itm(3)} {ACC1:if:slc#3.itm(4)} {ACC1:if:slc#3.itm(5)} {ACC1:if:slc#3.itm(6)} {ACC1:if:slc#3.itm(7)} {ACC1:if:slc#3.itm(8)} {ACC1:if:slc#3.itm(9)} {ACC1:if:slc#3.itm(10)} {ACC1:if:slc#3.itm(11)} {ACC1:if:slc#3.itm(12)} {ACC1:if:slc#3.itm(13)} {ACC1:if:slc#3.itm(14)} -attr xrf 42438 -attr oid 157 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(0)} -attr vt d
load net {ACC1:if:acc#34.itm(1)} -attr vt d
load net {ACC1:if:acc#34.itm(2)} -attr vt d
load net {ACC1:if:acc#34.itm(3)} -attr vt d
load net {ACC1:if:acc#34.itm(4)} -attr vt d
load net {ACC1:if:acc#34.itm(5)} -attr vt d
load net {ACC1:if:acc#34.itm(6)} -attr vt d
load net {ACC1:if:acc#34.itm(7)} -attr vt d
load net {ACC1:if:acc#34.itm(8)} -attr vt d
load net {ACC1:if:acc#34.itm(9)} -attr vt d
load net {ACC1:if:acc#34.itm(10)} -attr vt d
load net {ACC1:if:acc#34.itm(11)} -attr vt d
load net {ACC1:if:acc#34.itm(12)} -attr vt d
load net {ACC1:if:acc#34.itm(13)} -attr vt d
load net {ACC1:if:acc#34.itm(14)} -attr vt d
load net {ACC1:if:acc#34.itm(15)} -attr vt d
load netBundle {ACC1:if:acc#34.itm} 16 {ACC1:if:acc#34.itm(0)} {ACC1:if:acc#34.itm(1)} {ACC1:if:acc#34.itm(2)} {ACC1:if:acc#34.itm(3)} {ACC1:if:acc#34.itm(4)} {ACC1:if:acc#34.itm(5)} {ACC1:if:acc#34.itm(6)} {ACC1:if:acc#34.itm(7)} {ACC1:if:acc#34.itm(8)} {ACC1:if:acc#34.itm(9)} {ACC1:if:acc#34.itm(10)} {ACC1:if:acc#34.itm(11)} {ACC1:if:acc#34.itm(12)} {ACC1:if:acc#34.itm(13)} {ACC1:if:acc#34.itm(14)} {ACC1:if:acc#34.itm(15)} -attr xrf 42439 -attr oid 158 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {conc#184.itm(0)} -attr vt d
load net {conc#184.itm(1)} -attr vt d
load net {conc#184.itm(2)} -attr vt d
load net {conc#184.itm(3)} -attr vt d
load net {conc#184.itm(4)} -attr vt d
load net {conc#184.itm(5)} -attr vt d
load net {conc#184.itm(6)} -attr vt d
load net {conc#184.itm(7)} -attr vt d
load net {conc#184.itm(8)} -attr vt d
load net {conc#184.itm(9)} -attr vt d
load net {conc#184.itm(10)} -attr vt d
load net {conc#184.itm(11)} -attr vt d
load netBundle {conc#184.itm} 12 {conc#184.itm(0)} {conc#184.itm(1)} {conc#184.itm(2)} {conc#184.itm(3)} {conc#184.itm(4)} {conc#184.itm(5)} {conc#184.itm(6)} {conc#184.itm(7)} {conc#184.itm(8)} {conc#184.itm(9)} {conc#184.itm(10)} {conc#184.itm(11)} -attr xrf 42440 -attr oid 159 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(0)} -attr vt d
load net {regs.operator[]#3:not.itm(1)} -attr vt d
load net {regs.operator[]#3:not.itm(2)} -attr vt d
load net {regs.operator[]#3:not.itm(3)} -attr vt d
load net {regs.operator[]#3:not.itm(4)} -attr vt d
load net {regs.operator[]#3:not.itm(5)} -attr vt d
load net {regs.operator[]#3:not.itm(6)} -attr vt d
load net {regs.operator[]#3:not.itm(7)} -attr vt d
load net {regs.operator[]#3:not.itm(8)} -attr vt d
load net {regs.operator[]#3:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#3:not.itm} 10 {regs.operator[]#3:not.itm(0)} {regs.operator[]#3:not.itm(1)} {regs.operator[]#3:not.itm(2)} {regs.operator[]#3:not.itm(3)} {regs.operator[]#3:not.itm(4)} {regs.operator[]#3:not.itm(5)} {regs.operator[]#3:not.itm(6)} {regs.operator[]#3:not.itm(7)} {regs.operator[]#3:not.itm(8)} {regs.operator[]#3:not.itm(9)} -attr xrf 42441 -attr oid 160 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {slc(regs.regs(0).sva)#8.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#8.itm} 10 {slc(regs.regs(0).sva)#8.itm(0)} {slc(regs.regs(0).sva)#8.itm(1)} {slc(regs.regs(0).sva)#8.itm(2)} {slc(regs.regs(0).sva)#8.itm(3)} {slc(regs.regs(0).sva)#8.itm(4)} {slc(regs.regs(0).sva)#8.itm(5)} {slc(regs.regs(0).sva)#8.itm(6)} {slc(regs.regs(0).sva)#8.itm(7)} {slc(regs.regs(0).sva)#8.itm(8)} {slc(regs.regs(0).sva)#8.itm(9)} -attr xrf 42442 -attr oid 161 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {conc#185.itm(0)} -attr vt d
load net {conc#185.itm(1)} -attr vt d
load net {conc#185.itm(2)} -attr vt d
load net {conc#185.itm(3)} -attr vt d
load net {conc#185.itm(4)} -attr vt d
load net {conc#185.itm(5)} -attr vt d
load net {conc#185.itm(6)} -attr vt d
load net {conc#185.itm(7)} -attr vt d
load net {conc#185.itm(8)} -attr vt d
load net {conc#185.itm(9)} -attr vt d
load net {conc#185.itm(10)} -attr vt d
load net {conc#185.itm(11)} -attr vt d
load net {conc#185.itm(12)} -attr vt d
load net {conc#185.itm(13)} -attr vt d
load net {conc#185.itm(14)} -attr vt d
load net {conc#185.itm(15)} -attr vt d
load netBundle {conc#185.itm} 16 {conc#185.itm(0)} {conc#185.itm(1)} {conc#185.itm(2)} {conc#185.itm(3)} {conc#185.itm(4)} {conc#185.itm(5)} {conc#185.itm(6)} {conc#185.itm(7)} {conc#185.itm(8)} {conc#185.itm(9)} {conc#185.itm(10)} {conc#185.itm(11)} {conc#185.itm(12)} {conc#185.itm(13)} {conc#185.itm(14)} {conc#185.itm(15)} -attr xrf 42443 -attr oid 162 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {ACC1:if#2:acc#3.itm(0)} -attr vt d
load net {ACC1:if#2:acc#3.itm(1)} -attr vt d
load net {ACC1:if#2:acc#3.itm(2)} -attr vt d
load net {ACC1:if#2:acc#3.itm(3)} -attr vt d
load net {ACC1:if#2:acc#3.itm(4)} -attr vt d
load net {ACC1:if#2:acc#3.itm(5)} -attr vt d
load net {ACC1:if#2:acc#3.itm(6)} -attr vt d
load net {ACC1:if#2:acc#3.itm(7)} -attr vt d
load net {ACC1:if#2:acc#3.itm(8)} -attr vt d
load net {ACC1:if#2:acc#3.itm(9)} -attr vt d
load net {ACC1:if#2:acc#3.itm(10)} -attr vt d
load net {ACC1:if#2:acc#3.itm(11)} -attr vt d
load net {ACC1:if#2:acc#3.itm(12)} -attr vt d
load net {ACC1:if#2:acc#3.itm(13)} -attr vt d
load net {ACC1:if#2:acc#3.itm(14)} -attr vt d
load netBundle {ACC1:if#2:acc#3.itm} 15 {ACC1:if#2:acc#3.itm(0)} {ACC1:if#2:acc#3.itm(1)} {ACC1:if#2:acc#3.itm(2)} {ACC1:if#2:acc#3.itm(3)} {ACC1:if#2:acc#3.itm(4)} {ACC1:if#2:acc#3.itm(5)} {ACC1:if#2:acc#3.itm(6)} {ACC1:if#2:acc#3.itm(7)} {ACC1:if#2:acc#3.itm(8)} {ACC1:if#2:acc#3.itm(9)} {ACC1:if#2:acc#3.itm(10)} {ACC1:if#2:acc#3.itm(11)} {ACC1:if#2:acc#3.itm(12)} {ACC1:if#2:acc#3.itm(13)} {ACC1:if#2:acc#3.itm(14)} -attr xrf 42444 -attr oid 163 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {slc(regs.regs(2).sva)#8.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#8.itm} 10 {slc(regs.regs(2).sva)#8.itm(0)} {slc(regs.regs(2).sva)#8.itm(1)} {slc(regs.regs(2).sva)#8.itm(2)} {slc(regs.regs(2).sva)#8.itm(3)} {slc(regs.regs(2).sva)#8.itm(4)} {slc(regs.regs(2).sva)#8.itm(5)} {slc(regs.regs(2).sva)#8.itm(6)} {slc(regs.regs(2).sva)#8.itm(7)} {slc(regs.regs(2).sva)#8.itm(8)} {slc(regs.regs(2).sva)#8.itm(9)} -attr xrf 42445 -attr oid 164 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {mux#8.itm(0)} -attr vt d
load net {mux#8.itm(1)} -attr vt d
load netBundle {mux#8.itm} 2 {mux#8.itm(0)} {mux#8.itm(1)} -attr xrf 42446 -attr oid 165 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load net {mux#9.itm(6)} -attr vt d
load net {mux#9.itm(7)} -attr vt d
load net {mux#9.itm(8)} -attr vt d
load net {mux#9.itm(9)} -attr vt d
load net {mux#9.itm(10)} -attr vt d
load net {mux#9.itm(11)} -attr vt d
load net {mux#9.itm(12)} -attr vt d
load net {mux#9.itm(13)} -attr vt d
load net {mux#9.itm(14)} -attr vt d
load net {mux#9.itm(15)} -attr vt d
load netBundle {mux#9.itm} 16 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} {mux#9.itm(6)} {mux#9.itm(7)} {mux#9.itm(8)} {mux#9.itm(9)} {mux#9.itm(10)} {mux#9.itm(11)} {mux#9.itm(12)} {mux#9.itm(13)} {mux#9.itm(14)} {mux#9.itm(15)} -attr xrf 42447 -attr oid 166 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#10.itm(0)} -attr vt d
load net {mux#10.itm(1)} -attr vt d
load net {mux#10.itm(2)} -attr vt d
load net {mux#10.itm(3)} -attr vt d
load net {mux#10.itm(4)} -attr vt d
load net {mux#10.itm(5)} -attr vt d
load net {mux#10.itm(6)} -attr vt d
load net {mux#10.itm(7)} -attr vt d
load net {mux#10.itm(8)} -attr vt d
load net {mux#10.itm(9)} -attr vt d
load net {mux#10.itm(10)} -attr vt d
load net {mux#10.itm(11)} -attr vt d
load net {mux#10.itm(12)} -attr vt d
load net {mux#10.itm(13)} -attr vt d
load net {mux#10.itm(14)} -attr vt d
load net {mux#10.itm(15)} -attr vt d
load netBundle {mux#10.itm} 16 {mux#10.itm(0)} {mux#10.itm(1)} {mux#10.itm(2)} {mux#10.itm(3)} {mux#10.itm(4)} {mux#10.itm(5)} {mux#10.itm(6)} {mux#10.itm(7)} {mux#10.itm(8)} {mux#10.itm(9)} {mux#10.itm(10)} {mux#10.itm(11)} {mux#10.itm(12)} {mux#10.itm(13)} {mux#10.itm(14)} {mux#10.itm(15)} -attr xrf 42448 -attr oid 167 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load net {mux#11.itm(2)} -attr vt d
load net {mux#11.itm(3)} -attr vt d
load net {mux#11.itm(4)} -attr vt d
load net {mux#11.itm(5)} -attr vt d
load net {mux#11.itm(6)} -attr vt d
load net {mux#11.itm(7)} -attr vt d
load net {mux#11.itm(8)} -attr vt d
load net {mux#11.itm(9)} -attr vt d
load net {mux#11.itm(10)} -attr vt d
load net {mux#11.itm(11)} -attr vt d
load net {mux#11.itm(12)} -attr vt d
load net {mux#11.itm(13)} -attr vt d
load net {mux#11.itm(14)} -attr vt d
load net {mux#11.itm(15)} -attr vt d
load netBundle {mux#11.itm} 16 {mux#11.itm(0)} {mux#11.itm(1)} {mux#11.itm(2)} {mux#11.itm(3)} {mux#11.itm(4)} {mux#11.itm(5)} {mux#11.itm(6)} {mux#11.itm(7)} {mux#11.itm(8)} {mux#11.itm(9)} {mux#11.itm(10)} {mux#11.itm(11)} {mux#11.itm(12)} {mux#11.itm(13)} {mux#11.itm(14)} {mux#11.itm(15)} -attr xrf 42449 -attr oid 168 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {SHIFT:mux1h#16.itm(0)} -attr vt d
load net {SHIFT:mux1h#16.itm(1)} -attr vt d
load net {SHIFT:mux1h#16.itm(2)} -attr vt d
load net {SHIFT:mux1h#16.itm(3)} -attr vt d
load net {SHIFT:mux1h#16.itm(4)} -attr vt d
load net {SHIFT:mux1h#16.itm(5)} -attr vt d
load net {SHIFT:mux1h#16.itm(6)} -attr vt d
load net {SHIFT:mux1h#16.itm(7)} -attr vt d
load net {SHIFT:mux1h#16.itm(8)} -attr vt d
load net {SHIFT:mux1h#16.itm(9)} -attr vt d
load net {SHIFT:mux1h#16.itm(10)} -attr vt d
load net {SHIFT:mux1h#16.itm(11)} -attr vt d
load net {SHIFT:mux1h#16.itm(12)} -attr vt d
load net {SHIFT:mux1h#16.itm(13)} -attr vt d
load net {SHIFT:mux1h#16.itm(14)} -attr vt d
load net {SHIFT:mux1h#16.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#16.itm} 16 {SHIFT:mux1h#16.itm(0)} {SHIFT:mux1h#16.itm(1)} {SHIFT:mux1h#16.itm(2)} {SHIFT:mux1h#16.itm(3)} {SHIFT:mux1h#16.itm(4)} {SHIFT:mux1h#16.itm(5)} {SHIFT:mux1h#16.itm(6)} {SHIFT:mux1h#16.itm(7)} {SHIFT:mux1h#16.itm(8)} {SHIFT:mux1h#16.itm(9)} {SHIFT:mux1h#16.itm(10)} {SHIFT:mux1h#16.itm(11)} {SHIFT:mux1h#16.itm(12)} {SHIFT:mux1h#16.itm(13)} {SHIFT:mux1h#16.itm(14)} {SHIFT:mux1h#16.itm(15)} -attr xrf 42450 -attr oid 169 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {ACC1:if:slc#8.itm(0)} -attr vt d
load net {ACC1:if:slc#8.itm(1)} -attr vt d
load net {ACC1:if:slc#8.itm(2)} -attr vt d
load net {ACC1:if:slc#8.itm(3)} -attr vt d
load net {ACC1:if:slc#8.itm(4)} -attr vt d
load net {ACC1:if:slc#8.itm(5)} -attr vt d
load net {ACC1:if:slc#8.itm(6)} -attr vt d
load net {ACC1:if:slc#8.itm(7)} -attr vt d
load net {ACC1:if:slc#8.itm(8)} -attr vt d
load net {ACC1:if:slc#8.itm(9)} -attr vt d
load net {ACC1:if:slc#8.itm(10)} -attr vt d
load net {ACC1:if:slc#8.itm(11)} -attr vt d
load net {ACC1:if:slc#8.itm(12)} -attr vt d
load net {ACC1:if:slc#8.itm(13)} -attr vt d
load net {ACC1:if:slc#8.itm(14)} -attr vt d
load net {ACC1:if:slc#8.itm(15)} -attr vt d
load netBundle {ACC1:if:slc#8.itm} 16 {ACC1:if:slc#8.itm(0)} {ACC1:if:slc#8.itm(1)} {ACC1:if:slc#8.itm(2)} {ACC1:if:slc#8.itm(3)} {ACC1:if:slc#8.itm(4)} {ACC1:if:slc#8.itm(5)} {ACC1:if:slc#8.itm(6)} {ACC1:if:slc#8.itm(7)} {ACC1:if:slc#8.itm(8)} {ACC1:if:slc#8.itm(9)} {ACC1:if:slc#8.itm(10)} {ACC1:if:slc#8.itm(11)} {ACC1:if:slc#8.itm(12)} {ACC1:if:slc#8.itm(13)} {ACC1:if:slc#8.itm(14)} {ACC1:if:slc#8.itm(15)} -attr xrf 42451 -attr oid 170 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(0)} -attr vt d
load net {ACC1:if:acc#39.itm(1)} -attr vt d
load net {ACC1:if:acc#39.itm(2)} -attr vt d
load net {ACC1:if:acc#39.itm(3)} -attr vt d
load net {ACC1:if:acc#39.itm(4)} -attr vt d
load net {ACC1:if:acc#39.itm(5)} -attr vt d
load net {ACC1:if:acc#39.itm(6)} -attr vt d
load net {ACC1:if:acc#39.itm(7)} -attr vt d
load net {ACC1:if:acc#39.itm(8)} -attr vt d
load net {ACC1:if:acc#39.itm(9)} -attr vt d
load net {ACC1:if:acc#39.itm(10)} -attr vt d
load net {ACC1:if:acc#39.itm(11)} -attr vt d
load net {ACC1:if:acc#39.itm(12)} -attr vt d
load net {ACC1:if:acc#39.itm(13)} -attr vt d
load net {ACC1:if:acc#39.itm(14)} -attr vt d
load net {ACC1:if:acc#39.itm(15)} -attr vt d
load net {ACC1:if:acc#39.itm(16)} -attr vt d
load netBundle {ACC1:if:acc#39.itm} 17 {ACC1:if:acc#39.itm(0)} {ACC1:if:acc#39.itm(1)} {ACC1:if:acc#39.itm(2)} {ACC1:if:acc#39.itm(3)} {ACC1:if:acc#39.itm(4)} {ACC1:if:acc#39.itm(5)} {ACC1:if:acc#39.itm(6)} {ACC1:if:acc#39.itm(7)} {ACC1:if:acc#39.itm(8)} {ACC1:if:acc#39.itm(9)} {ACC1:if:acc#39.itm(10)} {ACC1:if:acc#39.itm(11)} {ACC1:if:acc#39.itm(12)} {ACC1:if:acc#39.itm(13)} {ACC1:if:acc#39.itm(14)} {ACC1:if:acc#39.itm(15)} {ACC1:if:acc#39.itm(16)} -attr xrf 42452 -attr oid 171 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {conc#186.itm(0)} -attr vt d
load net {conc#186.itm(1)} -attr vt d
load net {conc#186.itm(2)} -attr vt d
load net {conc#186.itm(3)} -attr vt d
load net {conc#186.itm(4)} -attr vt d
load net {conc#186.itm(5)} -attr vt d
load net {conc#186.itm(6)} -attr vt d
load net {conc#186.itm(7)} -attr vt d
load net {conc#186.itm(8)} -attr vt d
load net {conc#186.itm(9)} -attr vt d
load net {conc#186.itm(10)} -attr vt d
load net {conc#186.itm(11)} -attr vt d
load netBundle {conc#186.itm} 12 {conc#186.itm(0)} {conc#186.itm(1)} {conc#186.itm(2)} {conc#186.itm(3)} {conc#186.itm(4)} {conc#186.itm(5)} {conc#186.itm(6)} {conc#186.itm(7)} {conc#186.itm(8)} {conc#186.itm(9)} {conc#186.itm(10)} {conc#186.itm(11)} -attr xrf 42453 -attr oid 172 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(0)} -attr vt d
load net {regs.operator[]#8:not.itm(1)} -attr vt d
load net {regs.operator[]#8:not.itm(2)} -attr vt d
load net {regs.operator[]#8:not.itm(3)} -attr vt d
load net {regs.operator[]#8:not.itm(4)} -attr vt d
load net {regs.operator[]#8:not.itm(5)} -attr vt d
load net {regs.operator[]#8:not.itm(6)} -attr vt d
load net {regs.operator[]#8:not.itm(7)} -attr vt d
load net {regs.operator[]#8:not.itm(8)} -attr vt d
load net {regs.operator[]#8:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#8:not.itm} 10 {regs.operator[]#8:not.itm(0)} {regs.operator[]#8:not.itm(1)} {regs.operator[]#8:not.itm(2)} {regs.operator[]#8:not.itm(3)} {regs.operator[]#8:not.itm(4)} {regs.operator[]#8:not.itm(5)} {regs.operator[]#8:not.itm(6)} {regs.operator[]#8:not.itm(7)} {regs.operator[]#8:not.itm(8)} {regs.operator[]#8:not.itm(9)} -attr xrf 42454 -attr oid 173 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {slc(regs.regs(0).sva).itm(0)} -attr vt d
load net {slc(regs.regs(0).sva).itm(1)} -attr vt d
load net {slc(regs.regs(0).sva).itm(2)} -attr vt d
load net {slc(regs.regs(0).sva).itm(3)} -attr vt d
load net {slc(regs.regs(0).sva).itm(4)} -attr vt d
load net {slc(regs.regs(0).sva).itm(5)} -attr vt d
load net {slc(regs.regs(0).sva).itm(6)} -attr vt d
load net {slc(regs.regs(0).sva).itm(7)} -attr vt d
load net {slc(regs.regs(0).sva).itm(8)} -attr vt d
load net {slc(regs.regs(0).sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva).itm} 10 {slc(regs.regs(0).sva).itm(0)} {slc(regs.regs(0).sva).itm(1)} {slc(regs.regs(0).sva).itm(2)} {slc(regs.regs(0).sva).itm(3)} {slc(regs.regs(0).sva).itm(4)} {slc(regs.regs(0).sva).itm(5)} {slc(regs.regs(0).sva).itm(6)} {slc(regs.regs(0).sva).itm(7)} {slc(regs.regs(0).sva).itm(8)} {slc(regs.regs(0).sva).itm(9)} -attr xrf 42455 -attr oid 174 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {conc#187.itm(0)} -attr vt d
load net {conc#187.itm(1)} -attr vt d
load net {conc#187.itm(2)} -attr vt d
load net {conc#187.itm(3)} -attr vt d
load net {conc#187.itm(4)} -attr vt d
load net {conc#187.itm(5)} -attr vt d
load net {conc#187.itm(6)} -attr vt d
load net {conc#187.itm(7)} -attr vt d
load net {conc#187.itm(8)} -attr vt d
load net {conc#187.itm(9)} -attr vt d
load net {conc#187.itm(10)} -attr vt d
load net {conc#187.itm(11)} -attr vt d
load net {conc#187.itm(12)} -attr vt d
load net {conc#187.itm(13)} -attr vt d
load net {conc#187.itm(14)} -attr vt d
load net {conc#187.itm(15)} -attr vt d
load net {conc#187.itm(16)} -attr vt d
load netBundle {conc#187.itm} 17 {conc#187.itm(0)} {conc#187.itm(1)} {conc#187.itm(2)} {conc#187.itm(3)} {conc#187.itm(4)} {conc#187.itm(5)} {conc#187.itm(6)} {conc#187.itm(7)} {conc#187.itm(8)} {conc#187.itm(9)} {conc#187.itm(10)} {conc#187.itm(11)} {conc#187.itm(12)} {conc#187.itm(13)} {conc#187.itm(14)} {conc#187.itm(15)} {conc#187.itm(16)} -attr xrf 42456 -attr oid 175 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {ACC1:if#2:acc#8.itm(0)} -attr vt d
load net {ACC1:if#2:acc#8.itm(1)} -attr vt d
load net {ACC1:if#2:acc#8.itm(2)} -attr vt d
load net {ACC1:if#2:acc#8.itm(3)} -attr vt d
load net {ACC1:if#2:acc#8.itm(4)} -attr vt d
load net {ACC1:if#2:acc#8.itm(5)} -attr vt d
load net {ACC1:if#2:acc#8.itm(6)} -attr vt d
load net {ACC1:if#2:acc#8.itm(7)} -attr vt d
load net {ACC1:if#2:acc#8.itm(8)} -attr vt d
load net {ACC1:if#2:acc#8.itm(9)} -attr vt d
load net {ACC1:if#2:acc#8.itm(10)} -attr vt d
load net {ACC1:if#2:acc#8.itm(11)} -attr vt d
load net {ACC1:if#2:acc#8.itm(12)} -attr vt d
load net {ACC1:if#2:acc#8.itm(13)} -attr vt d
load net {ACC1:if#2:acc#8.itm(14)} -attr vt d
load net {ACC1:if#2:acc#8.itm(15)} -attr vt d
load netBundle {ACC1:if#2:acc#8.itm} 16 {ACC1:if#2:acc#8.itm(0)} {ACC1:if#2:acc#8.itm(1)} {ACC1:if#2:acc#8.itm(2)} {ACC1:if#2:acc#8.itm(3)} {ACC1:if#2:acc#8.itm(4)} {ACC1:if#2:acc#8.itm(5)} {ACC1:if#2:acc#8.itm(6)} {ACC1:if#2:acc#8.itm(7)} {ACC1:if#2:acc#8.itm(8)} {ACC1:if#2:acc#8.itm(9)} {ACC1:if#2:acc#8.itm(10)} {ACC1:if#2:acc#8.itm(11)} {ACC1:if#2:acc#8.itm(12)} {ACC1:if#2:acc#8.itm(13)} {ACC1:if#2:acc#8.itm(14)} {ACC1:if#2:acc#8.itm(15)} -attr xrf 42457 -attr oid 176 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {slc(regs.regs(2).sva).itm(0)} -attr vt d
load net {slc(regs.regs(2).sva).itm(1)} -attr vt d
load net {slc(regs.regs(2).sva).itm(2)} -attr vt d
load net {slc(regs.regs(2).sva).itm(3)} -attr vt d
load net {slc(regs.regs(2).sva).itm(4)} -attr vt d
load net {slc(regs.regs(2).sva).itm(5)} -attr vt d
load net {slc(regs.regs(2).sva).itm(6)} -attr vt d
load net {slc(regs.regs(2).sva).itm(7)} -attr vt d
load net {slc(regs.regs(2).sva).itm(8)} -attr vt d
load net {slc(regs.regs(2).sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva).itm} 10 {slc(regs.regs(2).sva).itm(0)} {slc(regs.regs(2).sva).itm(1)} {slc(regs.regs(2).sva).itm(2)} {slc(regs.regs(2).sva).itm(3)} {slc(regs.regs(2).sva).itm(4)} {slc(regs.regs(2).sva).itm(5)} {slc(regs.regs(2).sva).itm(6)} {slc(regs.regs(2).sva).itm(7)} {slc(regs.regs(2).sva).itm(8)} {slc(regs.regs(2).sva).itm(9)} -attr xrf 42458 -attr oid 177 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {SHIFT:mux1h#15.itm(0)} -attr vt d
load net {SHIFT:mux1h#15.itm(1)} -attr vt d
load net {SHIFT:mux1h#15.itm(2)} -attr vt d
load net {SHIFT:mux1h#15.itm(3)} -attr vt d
load net {SHIFT:mux1h#15.itm(4)} -attr vt d
load net {SHIFT:mux1h#15.itm(5)} -attr vt d
load net {SHIFT:mux1h#15.itm(6)} -attr vt d
load net {SHIFT:mux1h#15.itm(7)} -attr vt d
load net {SHIFT:mux1h#15.itm(8)} -attr vt d
load net {SHIFT:mux1h#15.itm(9)} -attr vt d
load net {SHIFT:mux1h#15.itm(10)} -attr vt d
load net {SHIFT:mux1h#15.itm(11)} -attr vt d
load net {SHIFT:mux1h#15.itm(12)} -attr vt d
load net {SHIFT:mux1h#15.itm(13)} -attr vt d
load net {SHIFT:mux1h#15.itm(14)} -attr vt d
load net {SHIFT:mux1h#15.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#15.itm} 16 {SHIFT:mux1h#15.itm(0)} {SHIFT:mux1h#15.itm(1)} {SHIFT:mux1h#15.itm(2)} {SHIFT:mux1h#15.itm(3)} {SHIFT:mux1h#15.itm(4)} {SHIFT:mux1h#15.itm(5)} {SHIFT:mux1h#15.itm(6)} {SHIFT:mux1h#15.itm(7)} {SHIFT:mux1h#15.itm(8)} {SHIFT:mux1h#15.itm(9)} {SHIFT:mux1h#15.itm(10)} {SHIFT:mux1h#15.itm(11)} {SHIFT:mux1h#15.itm(12)} {SHIFT:mux1h#15.itm(13)} {SHIFT:mux1h#15.itm(14)} {SHIFT:mux1h#15.itm(15)} -attr xrf 42459 -attr oid 178 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {ACC1:if:slc#2.itm(0)} -attr vt d
load net {ACC1:if:slc#2.itm(1)} -attr vt d
load net {ACC1:if:slc#2.itm(2)} -attr vt d
load net {ACC1:if:slc#2.itm(3)} -attr vt d
load net {ACC1:if:slc#2.itm(4)} -attr vt d
load net {ACC1:if:slc#2.itm(5)} -attr vt d
load net {ACC1:if:slc#2.itm(6)} -attr vt d
load net {ACC1:if:slc#2.itm(7)} -attr vt d
load net {ACC1:if:slc#2.itm(8)} -attr vt d
load net {ACC1:if:slc#2.itm(9)} -attr vt d
load net {ACC1:if:slc#2.itm(10)} -attr vt d
load net {ACC1:if:slc#2.itm(11)} -attr vt d
load net {ACC1:if:slc#2.itm(12)} -attr vt d
load net {ACC1:if:slc#2.itm(13)} -attr vt d
load net {ACC1:if:slc#2.itm(14)} -attr vt d
load net {ACC1:if:slc#2.itm(15)} -attr vt d
load netBundle {ACC1:if:slc#2.itm} 16 {ACC1:if:slc#2.itm(0)} {ACC1:if:slc#2.itm(1)} {ACC1:if:slc#2.itm(2)} {ACC1:if:slc#2.itm(3)} {ACC1:if:slc#2.itm(4)} {ACC1:if:slc#2.itm(5)} {ACC1:if:slc#2.itm(6)} {ACC1:if:slc#2.itm(7)} {ACC1:if:slc#2.itm(8)} {ACC1:if:slc#2.itm(9)} {ACC1:if:slc#2.itm(10)} {ACC1:if:slc#2.itm(11)} {ACC1:if:slc#2.itm(12)} {ACC1:if:slc#2.itm(13)} {ACC1:if:slc#2.itm(14)} {ACC1:if:slc#2.itm(15)} -attr xrf 42460 -attr oid 179 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(0)} -attr vt d
load net {ACC1:if:acc#33.itm(1)} -attr vt d
load net {ACC1:if:acc#33.itm(2)} -attr vt d
load net {ACC1:if:acc#33.itm(3)} -attr vt d
load net {ACC1:if:acc#33.itm(4)} -attr vt d
load net {ACC1:if:acc#33.itm(5)} -attr vt d
load net {ACC1:if:acc#33.itm(6)} -attr vt d
load net {ACC1:if:acc#33.itm(7)} -attr vt d
load net {ACC1:if:acc#33.itm(8)} -attr vt d
load net {ACC1:if:acc#33.itm(9)} -attr vt d
load net {ACC1:if:acc#33.itm(10)} -attr vt d
load net {ACC1:if:acc#33.itm(11)} -attr vt d
load net {ACC1:if:acc#33.itm(12)} -attr vt d
load net {ACC1:if:acc#33.itm(13)} -attr vt d
load net {ACC1:if:acc#33.itm(14)} -attr vt d
load net {ACC1:if:acc#33.itm(15)} -attr vt d
load net {ACC1:if:acc#33.itm(16)} -attr vt d
load netBundle {ACC1:if:acc#33.itm} 17 {ACC1:if:acc#33.itm(0)} {ACC1:if:acc#33.itm(1)} {ACC1:if:acc#33.itm(2)} {ACC1:if:acc#33.itm(3)} {ACC1:if:acc#33.itm(4)} {ACC1:if:acc#33.itm(5)} {ACC1:if:acc#33.itm(6)} {ACC1:if:acc#33.itm(7)} {ACC1:if:acc#33.itm(8)} {ACC1:if:acc#33.itm(9)} {ACC1:if:acc#33.itm(10)} {ACC1:if:acc#33.itm(11)} {ACC1:if:acc#33.itm(12)} {ACC1:if:acc#33.itm(13)} {ACC1:if:acc#33.itm(14)} {ACC1:if:acc#33.itm(15)} {ACC1:if:acc#33.itm(16)} -attr xrf 42461 -attr oid 180 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {conc#188.itm(0)} -attr vt d
load net {conc#188.itm(1)} -attr vt d
load net {conc#188.itm(2)} -attr vt d
load net {conc#188.itm(3)} -attr vt d
load net {conc#188.itm(4)} -attr vt d
load net {conc#188.itm(5)} -attr vt d
load net {conc#188.itm(6)} -attr vt d
load net {conc#188.itm(7)} -attr vt d
load net {conc#188.itm(8)} -attr vt d
load net {conc#188.itm(9)} -attr vt d
load net {conc#188.itm(10)} -attr vt d
load net {conc#188.itm(11)} -attr vt d
load netBundle {conc#188.itm} 12 {conc#188.itm(0)} {conc#188.itm(1)} {conc#188.itm(2)} {conc#188.itm(3)} {conc#188.itm(4)} {conc#188.itm(5)} {conc#188.itm(6)} {conc#188.itm(7)} {conc#188.itm(8)} {conc#188.itm(9)} {conc#188.itm(10)} {conc#188.itm(11)} -attr xrf 42462 -attr oid 181 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(0)} -attr vt d
load net {regs.operator[]#29:not#1.itm(1)} -attr vt d
load net {regs.operator[]#29:not#1.itm(2)} -attr vt d
load net {regs.operator[]#29:not#1.itm(3)} -attr vt d
load net {regs.operator[]#29:not#1.itm(4)} -attr vt d
load net {regs.operator[]#29:not#1.itm(5)} -attr vt d
load net {regs.operator[]#29:not#1.itm(6)} -attr vt d
load net {regs.operator[]#29:not#1.itm(7)} -attr vt d
load net {regs.operator[]#29:not#1.itm(8)} -attr vt d
load net {regs.operator[]#29:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#29:not#1.itm} 10 {regs.operator[]#29:not#1.itm(0)} {regs.operator[]#29:not#1.itm(1)} {regs.operator[]#29:not#1.itm(2)} {regs.operator[]#29:not#1.itm(3)} {regs.operator[]#29:not#1.itm(4)} {regs.operator[]#29:not#1.itm(5)} {regs.operator[]#29:not#1.itm(6)} {regs.operator[]#29:not#1.itm(7)} {regs.operator[]#29:not#1.itm(8)} {regs.operator[]#29:not#1.itm(9)} -attr xrf 42463 -attr oid 182 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {slc(regs.regs(0).sva)#3.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#3.itm} 10 {slc(regs.regs(0).sva)#3.itm(0)} {slc(regs.regs(0).sva)#3.itm(1)} {slc(regs.regs(0).sva)#3.itm(2)} {slc(regs.regs(0).sva)#3.itm(3)} {slc(regs.regs(0).sva)#3.itm(4)} {slc(regs.regs(0).sva)#3.itm(5)} {slc(regs.regs(0).sva)#3.itm(6)} {slc(regs.regs(0).sva)#3.itm(7)} {slc(regs.regs(0).sva)#3.itm(8)} {slc(regs.regs(0).sva)#3.itm(9)} -attr xrf 42464 -attr oid 183 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {conc#189.itm(0)} -attr vt d
load net {conc#189.itm(1)} -attr vt d
load net {conc#189.itm(2)} -attr vt d
load net {conc#189.itm(3)} -attr vt d
load net {conc#189.itm(4)} -attr vt d
load net {conc#189.itm(5)} -attr vt d
load net {conc#189.itm(6)} -attr vt d
load net {conc#189.itm(7)} -attr vt d
load net {conc#189.itm(8)} -attr vt d
load net {conc#189.itm(9)} -attr vt d
load net {conc#189.itm(10)} -attr vt d
load net {conc#189.itm(11)} -attr vt d
load net {conc#189.itm(12)} -attr vt d
load net {conc#189.itm(13)} -attr vt d
load net {conc#189.itm(14)} -attr vt d
load net {conc#189.itm(15)} -attr vt d
load net {conc#189.itm(16)} -attr vt d
load netBundle {conc#189.itm} 17 {conc#189.itm(0)} {conc#189.itm(1)} {conc#189.itm(2)} {conc#189.itm(3)} {conc#189.itm(4)} {conc#189.itm(5)} {conc#189.itm(6)} {conc#189.itm(7)} {conc#189.itm(8)} {conc#189.itm(9)} {conc#189.itm(10)} {conc#189.itm(11)} {conc#189.itm(12)} {conc#189.itm(13)} {conc#189.itm(14)} {conc#189.itm(15)} {conc#189.itm(16)} -attr xrf 42465 -attr oid 184 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {ACC1:if#2:acc#2.itm(0)} -attr vt d
load net {ACC1:if#2:acc#2.itm(1)} -attr vt d
load net {ACC1:if#2:acc#2.itm(2)} -attr vt d
load net {ACC1:if#2:acc#2.itm(3)} -attr vt d
load net {ACC1:if#2:acc#2.itm(4)} -attr vt d
load net {ACC1:if#2:acc#2.itm(5)} -attr vt d
load net {ACC1:if#2:acc#2.itm(6)} -attr vt d
load net {ACC1:if#2:acc#2.itm(7)} -attr vt d
load net {ACC1:if#2:acc#2.itm(8)} -attr vt d
load net {ACC1:if#2:acc#2.itm(9)} -attr vt d
load net {ACC1:if#2:acc#2.itm(10)} -attr vt d
load net {ACC1:if#2:acc#2.itm(11)} -attr vt d
load net {ACC1:if#2:acc#2.itm(12)} -attr vt d
load net {ACC1:if#2:acc#2.itm(13)} -attr vt d
load net {ACC1:if#2:acc#2.itm(14)} -attr vt d
load net {ACC1:if#2:acc#2.itm(15)} -attr vt d
load netBundle {ACC1:if#2:acc#2.itm} 16 {ACC1:if#2:acc#2.itm(0)} {ACC1:if#2:acc#2.itm(1)} {ACC1:if#2:acc#2.itm(2)} {ACC1:if#2:acc#2.itm(3)} {ACC1:if#2:acc#2.itm(4)} {ACC1:if#2:acc#2.itm(5)} {ACC1:if#2:acc#2.itm(6)} {ACC1:if#2:acc#2.itm(7)} {ACC1:if#2:acc#2.itm(8)} {ACC1:if#2:acc#2.itm(9)} {ACC1:if#2:acc#2.itm(10)} {ACC1:if#2:acc#2.itm(11)} {ACC1:if#2:acc#2.itm(12)} {ACC1:if#2:acc#2.itm(13)} {ACC1:if#2:acc#2.itm(14)} {ACC1:if#2:acc#2.itm(15)} -attr xrf 42466 -attr oid 185 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {slc(regs.regs(2).sva)#3.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#3.itm} 10 {slc(regs.regs(2).sva)#3.itm(0)} {slc(regs.regs(2).sva)#3.itm(1)} {slc(regs.regs(2).sva)#3.itm(2)} {slc(regs.regs(2).sva)#3.itm(3)} {slc(regs.regs(2).sva)#3.itm(4)} {slc(regs.regs(2).sva)#3.itm(5)} {slc(regs.regs(2).sva)#3.itm(6)} {slc(regs.regs(2).sva)#3.itm(7)} {slc(regs.regs(2).sva)#3.itm(8)} {slc(regs.regs(2).sva)#3.itm(9)} -attr xrf 42467 -attr oid 186 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {SHIFT:mux1h#14.itm(0)} -attr vt d
load net {SHIFT:mux1h#14.itm(1)} -attr vt d
load net {SHIFT:mux1h#14.itm(2)} -attr vt d
load net {SHIFT:mux1h#14.itm(3)} -attr vt d
load net {SHIFT:mux1h#14.itm(4)} -attr vt d
load net {SHIFT:mux1h#14.itm(5)} -attr vt d
load net {SHIFT:mux1h#14.itm(6)} -attr vt d
load net {SHIFT:mux1h#14.itm(7)} -attr vt d
load net {SHIFT:mux1h#14.itm(8)} -attr vt d
load net {SHIFT:mux1h#14.itm(9)} -attr vt d
load net {SHIFT:mux1h#14.itm(10)} -attr vt d
load net {SHIFT:mux1h#14.itm(11)} -attr vt d
load net {SHIFT:mux1h#14.itm(12)} -attr vt d
load net {SHIFT:mux1h#14.itm(13)} -attr vt d
load net {SHIFT:mux1h#14.itm(14)} -attr vt d
load net {SHIFT:mux1h#14.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#14.itm} 16 {SHIFT:mux1h#14.itm(0)} {SHIFT:mux1h#14.itm(1)} {SHIFT:mux1h#14.itm(2)} {SHIFT:mux1h#14.itm(3)} {SHIFT:mux1h#14.itm(4)} {SHIFT:mux1h#14.itm(5)} {SHIFT:mux1h#14.itm(6)} {SHIFT:mux1h#14.itm(7)} {SHIFT:mux1h#14.itm(8)} {SHIFT:mux1h#14.itm(9)} {SHIFT:mux1h#14.itm(10)} {SHIFT:mux1h#14.itm(11)} {SHIFT:mux1h#14.itm(12)} {SHIFT:mux1h#14.itm(13)} {SHIFT:mux1h#14.itm(14)} {SHIFT:mux1h#14.itm(15)} -attr xrf 42468 -attr oid 187 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {ACC1:if:slc#7.itm(0)} -attr vt d
load net {ACC1:if:slc#7.itm(1)} -attr vt d
load net {ACC1:if:slc#7.itm(2)} -attr vt d
load net {ACC1:if:slc#7.itm(3)} -attr vt d
load net {ACC1:if:slc#7.itm(4)} -attr vt d
load net {ACC1:if:slc#7.itm(5)} -attr vt d
load net {ACC1:if:slc#7.itm(6)} -attr vt d
load net {ACC1:if:slc#7.itm(7)} -attr vt d
load net {ACC1:if:slc#7.itm(8)} -attr vt d
load net {ACC1:if:slc#7.itm(9)} -attr vt d
load net {ACC1:if:slc#7.itm(10)} -attr vt d
load net {ACC1:if:slc#7.itm(11)} -attr vt d
load net {ACC1:if:slc#7.itm(12)} -attr vt d
load net {ACC1:if:slc#7.itm(13)} -attr vt d
load net {ACC1:if:slc#7.itm(14)} -attr vt d
load net {ACC1:if:slc#7.itm(15)} -attr vt d
load netBundle {ACC1:if:slc#7.itm} 16 {ACC1:if:slc#7.itm(0)} {ACC1:if:slc#7.itm(1)} {ACC1:if:slc#7.itm(2)} {ACC1:if:slc#7.itm(3)} {ACC1:if:slc#7.itm(4)} {ACC1:if:slc#7.itm(5)} {ACC1:if:slc#7.itm(6)} {ACC1:if:slc#7.itm(7)} {ACC1:if:slc#7.itm(8)} {ACC1:if:slc#7.itm(9)} {ACC1:if:slc#7.itm(10)} {ACC1:if:slc#7.itm(11)} {ACC1:if:slc#7.itm(12)} {ACC1:if:slc#7.itm(13)} {ACC1:if:slc#7.itm(14)} {ACC1:if:slc#7.itm(15)} -attr xrf 42469 -attr oid 188 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(0)} -attr vt d
load net {ACC1:if:acc#38.itm(1)} -attr vt d
load net {ACC1:if:acc#38.itm(2)} -attr vt d
load net {ACC1:if:acc#38.itm(3)} -attr vt d
load net {ACC1:if:acc#38.itm(4)} -attr vt d
load net {ACC1:if:acc#38.itm(5)} -attr vt d
load net {ACC1:if:acc#38.itm(6)} -attr vt d
load net {ACC1:if:acc#38.itm(7)} -attr vt d
load net {ACC1:if:acc#38.itm(8)} -attr vt d
load net {ACC1:if:acc#38.itm(9)} -attr vt d
load net {ACC1:if:acc#38.itm(10)} -attr vt d
load net {ACC1:if:acc#38.itm(11)} -attr vt d
load net {ACC1:if:acc#38.itm(12)} -attr vt d
load net {ACC1:if:acc#38.itm(13)} -attr vt d
load net {ACC1:if:acc#38.itm(14)} -attr vt d
load net {ACC1:if:acc#38.itm(15)} -attr vt d
load net {ACC1:if:acc#38.itm(16)} -attr vt d
load netBundle {ACC1:if:acc#38.itm} 17 {ACC1:if:acc#38.itm(0)} {ACC1:if:acc#38.itm(1)} {ACC1:if:acc#38.itm(2)} {ACC1:if:acc#38.itm(3)} {ACC1:if:acc#38.itm(4)} {ACC1:if:acc#38.itm(5)} {ACC1:if:acc#38.itm(6)} {ACC1:if:acc#38.itm(7)} {ACC1:if:acc#38.itm(8)} {ACC1:if:acc#38.itm(9)} {ACC1:if:acc#38.itm(10)} {ACC1:if:acc#38.itm(11)} {ACC1:if:acc#38.itm(12)} {ACC1:if:acc#38.itm(13)} {ACC1:if:acc#38.itm(14)} {ACC1:if:acc#38.itm(15)} {ACC1:if:acc#38.itm(16)} -attr xrf 42470 -attr oid 189 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {conc#190.itm(0)} -attr vt d
load net {conc#190.itm(1)} -attr vt d
load net {conc#190.itm(2)} -attr vt d
load net {conc#190.itm(3)} -attr vt d
load net {conc#190.itm(4)} -attr vt d
load net {conc#190.itm(5)} -attr vt d
load net {conc#190.itm(6)} -attr vt d
load net {conc#190.itm(7)} -attr vt d
load net {conc#190.itm(8)} -attr vt d
load net {conc#190.itm(9)} -attr vt d
load net {conc#190.itm(10)} -attr vt d
load net {conc#190.itm(11)} -attr vt d
load netBundle {conc#190.itm} 12 {conc#190.itm(0)} {conc#190.itm(1)} {conc#190.itm(2)} {conc#190.itm(3)} {conc#190.itm(4)} {conc#190.itm(5)} {conc#190.itm(6)} {conc#190.itm(7)} {conc#190.itm(8)} {conc#190.itm(9)} {conc#190.itm(10)} {conc#190.itm(11)} -attr xrf 42471 -attr oid 190 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(0)} -attr vt d
load net {regs.operator[]#7:not.itm(1)} -attr vt d
load net {regs.operator[]#7:not.itm(2)} -attr vt d
load net {regs.operator[]#7:not.itm(3)} -attr vt d
load net {regs.operator[]#7:not.itm(4)} -attr vt d
load net {regs.operator[]#7:not.itm(5)} -attr vt d
load net {regs.operator[]#7:not.itm(6)} -attr vt d
load net {regs.operator[]#7:not.itm(7)} -attr vt d
load net {regs.operator[]#7:not.itm(8)} -attr vt d
load net {regs.operator[]#7:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#7:not.itm} 10 {regs.operator[]#7:not.itm(0)} {regs.operator[]#7:not.itm(1)} {regs.operator[]#7:not.itm(2)} {regs.operator[]#7:not.itm(3)} {regs.operator[]#7:not.itm(4)} {regs.operator[]#7:not.itm(5)} {regs.operator[]#7:not.itm(6)} {regs.operator[]#7:not.itm(7)} {regs.operator[]#7:not.itm(8)} {regs.operator[]#7:not.itm(9)} -attr xrf 42472 -attr oid 191 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {slc(regs.regs(0).sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#1.itm} 10 {slc(regs.regs(0).sva)#1.itm(0)} {slc(regs.regs(0).sva)#1.itm(1)} {slc(regs.regs(0).sva)#1.itm(2)} {slc(regs.regs(0).sva)#1.itm(3)} {slc(regs.regs(0).sva)#1.itm(4)} {slc(regs.regs(0).sva)#1.itm(5)} {slc(regs.regs(0).sva)#1.itm(6)} {slc(regs.regs(0).sva)#1.itm(7)} {slc(regs.regs(0).sva)#1.itm(8)} {slc(regs.regs(0).sva)#1.itm(9)} -attr xrf 42473 -attr oid 192 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {conc#191.itm(0)} -attr vt d
load net {conc#191.itm(1)} -attr vt d
load net {conc#191.itm(2)} -attr vt d
load net {conc#191.itm(3)} -attr vt d
load net {conc#191.itm(4)} -attr vt d
load net {conc#191.itm(5)} -attr vt d
load net {conc#191.itm(6)} -attr vt d
load net {conc#191.itm(7)} -attr vt d
load net {conc#191.itm(8)} -attr vt d
load net {conc#191.itm(9)} -attr vt d
load net {conc#191.itm(10)} -attr vt d
load net {conc#191.itm(11)} -attr vt d
load net {conc#191.itm(12)} -attr vt d
load net {conc#191.itm(13)} -attr vt d
load net {conc#191.itm(14)} -attr vt d
load net {conc#191.itm(15)} -attr vt d
load net {conc#191.itm(16)} -attr vt d
load netBundle {conc#191.itm} 17 {conc#191.itm(0)} {conc#191.itm(1)} {conc#191.itm(2)} {conc#191.itm(3)} {conc#191.itm(4)} {conc#191.itm(5)} {conc#191.itm(6)} {conc#191.itm(7)} {conc#191.itm(8)} {conc#191.itm(9)} {conc#191.itm(10)} {conc#191.itm(11)} {conc#191.itm(12)} {conc#191.itm(13)} {conc#191.itm(14)} {conc#191.itm(15)} {conc#191.itm(16)} -attr xrf 42474 -attr oid 193 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {ACC1:if#2:acc#7.itm(0)} -attr vt d
load net {ACC1:if#2:acc#7.itm(1)} -attr vt d
load net {ACC1:if#2:acc#7.itm(2)} -attr vt d
load net {ACC1:if#2:acc#7.itm(3)} -attr vt d
load net {ACC1:if#2:acc#7.itm(4)} -attr vt d
load net {ACC1:if#2:acc#7.itm(5)} -attr vt d
load net {ACC1:if#2:acc#7.itm(6)} -attr vt d
load net {ACC1:if#2:acc#7.itm(7)} -attr vt d
load net {ACC1:if#2:acc#7.itm(8)} -attr vt d
load net {ACC1:if#2:acc#7.itm(9)} -attr vt d
load net {ACC1:if#2:acc#7.itm(10)} -attr vt d
load net {ACC1:if#2:acc#7.itm(11)} -attr vt d
load net {ACC1:if#2:acc#7.itm(12)} -attr vt d
load net {ACC1:if#2:acc#7.itm(13)} -attr vt d
load net {ACC1:if#2:acc#7.itm(14)} -attr vt d
load net {ACC1:if#2:acc#7.itm(15)} -attr vt d
load netBundle {ACC1:if#2:acc#7.itm} 16 {ACC1:if#2:acc#7.itm(0)} {ACC1:if#2:acc#7.itm(1)} {ACC1:if#2:acc#7.itm(2)} {ACC1:if#2:acc#7.itm(3)} {ACC1:if#2:acc#7.itm(4)} {ACC1:if#2:acc#7.itm(5)} {ACC1:if#2:acc#7.itm(6)} {ACC1:if#2:acc#7.itm(7)} {ACC1:if#2:acc#7.itm(8)} {ACC1:if#2:acc#7.itm(9)} {ACC1:if#2:acc#7.itm(10)} {ACC1:if#2:acc#7.itm(11)} {ACC1:if#2:acc#7.itm(12)} {ACC1:if#2:acc#7.itm(13)} {ACC1:if#2:acc#7.itm(14)} {ACC1:if#2:acc#7.itm(15)} -attr xrf 42475 -attr oid 194 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {slc(regs.regs(2).sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#1.itm} 10 {slc(regs.regs(2).sva)#1.itm(0)} {slc(regs.regs(2).sva)#1.itm(1)} {slc(regs.regs(2).sva)#1.itm(2)} {slc(regs.regs(2).sva)#1.itm(3)} {slc(regs.regs(2).sva)#1.itm(4)} {slc(regs.regs(2).sva)#1.itm(5)} {slc(regs.regs(2).sva)#1.itm(6)} {slc(regs.regs(2).sva)#1.itm(7)} {slc(regs.regs(2).sva)#1.itm(8)} {slc(regs.regs(2).sva)#1.itm(9)} -attr xrf 42476 -attr oid 195 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {SHIFT:mux1h#13.itm(0)} -attr vt d
load net {SHIFT:mux1h#13.itm(1)} -attr vt d
load net {SHIFT:mux1h#13.itm(2)} -attr vt d
load net {SHIFT:mux1h#13.itm(3)} -attr vt d
load net {SHIFT:mux1h#13.itm(4)} -attr vt d
load net {SHIFT:mux1h#13.itm(5)} -attr vt d
load net {SHIFT:mux1h#13.itm(6)} -attr vt d
load net {SHIFT:mux1h#13.itm(7)} -attr vt d
load net {SHIFT:mux1h#13.itm(8)} -attr vt d
load net {SHIFT:mux1h#13.itm(9)} -attr vt d
load net {SHIFT:mux1h#13.itm(10)} -attr vt d
load net {SHIFT:mux1h#13.itm(11)} -attr vt d
load net {SHIFT:mux1h#13.itm(12)} -attr vt d
load net {SHIFT:mux1h#13.itm(13)} -attr vt d
load net {SHIFT:mux1h#13.itm(14)} -attr vt d
load net {SHIFT:mux1h#13.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#13.itm} 16 {SHIFT:mux1h#13.itm(0)} {SHIFT:mux1h#13.itm(1)} {SHIFT:mux1h#13.itm(2)} {SHIFT:mux1h#13.itm(3)} {SHIFT:mux1h#13.itm(4)} {SHIFT:mux1h#13.itm(5)} {SHIFT:mux1h#13.itm(6)} {SHIFT:mux1h#13.itm(7)} {SHIFT:mux1h#13.itm(8)} {SHIFT:mux1h#13.itm(9)} {SHIFT:mux1h#13.itm(10)} {SHIFT:mux1h#13.itm(11)} {SHIFT:mux1h#13.itm(12)} {SHIFT:mux1h#13.itm(13)} {SHIFT:mux1h#13.itm(14)} {SHIFT:mux1h#13.itm(15)} -attr xrf 42477 -attr oid 196 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {ACC1:if:slc#1.itm(0)} -attr vt d
load net {ACC1:if:slc#1.itm(1)} -attr vt d
load net {ACC1:if:slc#1.itm(2)} -attr vt d
load net {ACC1:if:slc#1.itm(3)} -attr vt d
load net {ACC1:if:slc#1.itm(4)} -attr vt d
load net {ACC1:if:slc#1.itm(5)} -attr vt d
load net {ACC1:if:slc#1.itm(6)} -attr vt d
load net {ACC1:if:slc#1.itm(7)} -attr vt d
load net {ACC1:if:slc#1.itm(8)} -attr vt d
load net {ACC1:if:slc#1.itm(9)} -attr vt d
load net {ACC1:if:slc#1.itm(10)} -attr vt d
load net {ACC1:if:slc#1.itm(11)} -attr vt d
load net {ACC1:if:slc#1.itm(12)} -attr vt d
load net {ACC1:if:slc#1.itm(13)} -attr vt d
load net {ACC1:if:slc#1.itm(14)} -attr vt d
load net {ACC1:if:slc#1.itm(15)} -attr vt d
load netBundle {ACC1:if:slc#1.itm} 16 {ACC1:if:slc#1.itm(0)} {ACC1:if:slc#1.itm(1)} {ACC1:if:slc#1.itm(2)} {ACC1:if:slc#1.itm(3)} {ACC1:if:slc#1.itm(4)} {ACC1:if:slc#1.itm(5)} {ACC1:if:slc#1.itm(6)} {ACC1:if:slc#1.itm(7)} {ACC1:if:slc#1.itm(8)} {ACC1:if:slc#1.itm(9)} {ACC1:if:slc#1.itm(10)} {ACC1:if:slc#1.itm(11)} {ACC1:if:slc#1.itm(12)} {ACC1:if:slc#1.itm(13)} {ACC1:if:slc#1.itm(14)} {ACC1:if:slc#1.itm(15)} -attr xrf 42478 -attr oid 197 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(0)} -attr vt d
load net {ACC1:if:acc.itm(1)} -attr vt d
load net {ACC1:if:acc.itm(2)} -attr vt d
load net {ACC1:if:acc.itm(3)} -attr vt d
load net {ACC1:if:acc.itm(4)} -attr vt d
load net {ACC1:if:acc.itm(5)} -attr vt d
load net {ACC1:if:acc.itm(6)} -attr vt d
load net {ACC1:if:acc.itm(7)} -attr vt d
load net {ACC1:if:acc.itm(8)} -attr vt d
load net {ACC1:if:acc.itm(9)} -attr vt d
load net {ACC1:if:acc.itm(10)} -attr vt d
load net {ACC1:if:acc.itm(11)} -attr vt d
load net {ACC1:if:acc.itm(12)} -attr vt d
load net {ACC1:if:acc.itm(13)} -attr vt d
load net {ACC1:if:acc.itm(14)} -attr vt d
load net {ACC1:if:acc.itm(15)} -attr vt d
load net {ACC1:if:acc.itm(16)} -attr vt d
load netBundle {ACC1:if:acc.itm} 17 {ACC1:if:acc.itm(0)} {ACC1:if:acc.itm(1)} {ACC1:if:acc.itm(2)} {ACC1:if:acc.itm(3)} {ACC1:if:acc.itm(4)} {ACC1:if:acc.itm(5)} {ACC1:if:acc.itm(6)} {ACC1:if:acc.itm(7)} {ACC1:if:acc.itm(8)} {ACC1:if:acc.itm(9)} {ACC1:if:acc.itm(10)} {ACC1:if:acc.itm(11)} {ACC1:if:acc.itm(12)} {ACC1:if:acc.itm(13)} {ACC1:if:acc.itm(14)} {ACC1:if:acc.itm(15)} {ACC1:if:acc.itm(16)} -attr xrf 42479 -attr oid 198 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {conc#192.itm(0)} -attr vt d
load net {conc#192.itm(1)} -attr vt d
load net {conc#192.itm(2)} -attr vt d
load net {conc#192.itm(3)} -attr vt d
load net {conc#192.itm(4)} -attr vt d
load net {conc#192.itm(5)} -attr vt d
load net {conc#192.itm(6)} -attr vt d
load net {conc#192.itm(7)} -attr vt d
load net {conc#192.itm(8)} -attr vt d
load net {conc#192.itm(9)} -attr vt d
load net {conc#192.itm(10)} -attr vt d
load net {conc#192.itm(11)} -attr vt d
load netBundle {conc#192.itm} 12 {conc#192.itm(0)} {conc#192.itm(1)} {conc#192.itm(2)} {conc#192.itm(3)} {conc#192.itm(4)} {conc#192.itm(5)} {conc#192.itm(6)} {conc#192.itm(7)} {conc#192.itm(8)} {conc#192.itm(9)} {conc#192.itm(10)} {conc#192.itm(11)} -attr xrf 42480 -attr oid 199 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(0)} -attr vt d
load net {regs.operator[]#28:not#1.itm(1)} -attr vt d
load net {regs.operator[]#28:not#1.itm(2)} -attr vt d
load net {regs.operator[]#28:not#1.itm(3)} -attr vt d
load net {regs.operator[]#28:not#1.itm(4)} -attr vt d
load net {regs.operator[]#28:not#1.itm(5)} -attr vt d
load net {regs.operator[]#28:not#1.itm(6)} -attr vt d
load net {regs.operator[]#28:not#1.itm(7)} -attr vt d
load net {regs.operator[]#28:not#1.itm(8)} -attr vt d
load net {regs.operator[]#28:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#28:not#1.itm} 10 {regs.operator[]#28:not#1.itm(0)} {regs.operator[]#28:not#1.itm(1)} {regs.operator[]#28:not#1.itm(2)} {regs.operator[]#28:not#1.itm(3)} {regs.operator[]#28:not#1.itm(4)} {regs.operator[]#28:not#1.itm(5)} {regs.operator[]#28:not#1.itm(6)} {regs.operator[]#28:not#1.itm(7)} {regs.operator[]#28:not#1.itm(8)} {regs.operator[]#28:not#1.itm(9)} -attr xrf 42481 -attr oid 200 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {slc(regs.regs(0).sva)#4.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#4.itm} 10 {slc(regs.regs(0).sva)#4.itm(0)} {slc(regs.regs(0).sva)#4.itm(1)} {slc(regs.regs(0).sva)#4.itm(2)} {slc(regs.regs(0).sva)#4.itm(3)} {slc(regs.regs(0).sva)#4.itm(4)} {slc(regs.regs(0).sva)#4.itm(5)} {slc(regs.regs(0).sva)#4.itm(6)} {slc(regs.regs(0).sva)#4.itm(7)} {slc(regs.regs(0).sva)#4.itm(8)} {slc(regs.regs(0).sva)#4.itm(9)} -attr xrf 42482 -attr oid 201 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {conc#193.itm(0)} -attr vt d
load net {conc#193.itm(1)} -attr vt d
load net {conc#193.itm(2)} -attr vt d
load net {conc#193.itm(3)} -attr vt d
load net {conc#193.itm(4)} -attr vt d
load net {conc#193.itm(5)} -attr vt d
load net {conc#193.itm(6)} -attr vt d
load net {conc#193.itm(7)} -attr vt d
load net {conc#193.itm(8)} -attr vt d
load net {conc#193.itm(9)} -attr vt d
load net {conc#193.itm(10)} -attr vt d
load net {conc#193.itm(11)} -attr vt d
load net {conc#193.itm(12)} -attr vt d
load net {conc#193.itm(13)} -attr vt d
load net {conc#193.itm(14)} -attr vt d
load net {conc#193.itm(15)} -attr vt d
load net {conc#193.itm(16)} -attr vt d
load netBundle {conc#193.itm} 17 {conc#193.itm(0)} {conc#193.itm(1)} {conc#193.itm(2)} {conc#193.itm(3)} {conc#193.itm(4)} {conc#193.itm(5)} {conc#193.itm(6)} {conc#193.itm(7)} {conc#193.itm(8)} {conc#193.itm(9)} {conc#193.itm(10)} {conc#193.itm(11)} {conc#193.itm(12)} {conc#193.itm(13)} {conc#193.itm(14)} {conc#193.itm(15)} {conc#193.itm(16)} -attr xrf 42483 -attr oid 202 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {ACC1:if#2:acc#1.itm(0)} -attr vt d
load net {ACC1:if#2:acc#1.itm(1)} -attr vt d
load net {ACC1:if#2:acc#1.itm(2)} -attr vt d
load net {ACC1:if#2:acc#1.itm(3)} -attr vt d
load net {ACC1:if#2:acc#1.itm(4)} -attr vt d
load net {ACC1:if#2:acc#1.itm(5)} -attr vt d
load net {ACC1:if#2:acc#1.itm(6)} -attr vt d
load net {ACC1:if#2:acc#1.itm(7)} -attr vt d
load net {ACC1:if#2:acc#1.itm(8)} -attr vt d
load net {ACC1:if#2:acc#1.itm(9)} -attr vt d
load net {ACC1:if#2:acc#1.itm(10)} -attr vt d
load net {ACC1:if#2:acc#1.itm(11)} -attr vt d
load net {ACC1:if#2:acc#1.itm(12)} -attr vt d
load net {ACC1:if#2:acc#1.itm(13)} -attr vt d
load net {ACC1:if#2:acc#1.itm(14)} -attr vt d
load net {ACC1:if#2:acc#1.itm(15)} -attr vt d
load netBundle {ACC1:if#2:acc#1.itm} 16 {ACC1:if#2:acc#1.itm(0)} {ACC1:if#2:acc#1.itm(1)} {ACC1:if#2:acc#1.itm(2)} {ACC1:if#2:acc#1.itm(3)} {ACC1:if#2:acc#1.itm(4)} {ACC1:if#2:acc#1.itm(5)} {ACC1:if#2:acc#1.itm(6)} {ACC1:if#2:acc#1.itm(7)} {ACC1:if#2:acc#1.itm(8)} {ACC1:if#2:acc#1.itm(9)} {ACC1:if#2:acc#1.itm(10)} {ACC1:if#2:acc#1.itm(11)} {ACC1:if#2:acc#1.itm(12)} {ACC1:if#2:acc#1.itm(13)} {ACC1:if#2:acc#1.itm(14)} {ACC1:if#2:acc#1.itm(15)} -attr xrf 42484 -attr oid 203 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {slc(regs.regs(2).sva)#4.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#4.itm} 10 {slc(regs.regs(2).sva)#4.itm(0)} {slc(regs.regs(2).sva)#4.itm(1)} {slc(regs.regs(2).sva)#4.itm(2)} {slc(regs.regs(2).sva)#4.itm(3)} {slc(regs.regs(2).sva)#4.itm(4)} {slc(regs.regs(2).sva)#4.itm(5)} {slc(regs.regs(2).sva)#4.itm(6)} {slc(regs.regs(2).sva)#4.itm(7)} {slc(regs.regs(2).sva)#4.itm(8)} {slc(regs.regs(2).sva)#4.itm(9)} -attr xrf 42485 -attr oid 204 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {SHIFT:mux1h#12.itm(0)} -attr vt d
load net {SHIFT:mux1h#12.itm(1)} -attr vt d
load net {SHIFT:mux1h#12.itm(2)} -attr vt d
load net {SHIFT:mux1h#12.itm(3)} -attr vt d
load net {SHIFT:mux1h#12.itm(4)} -attr vt d
load net {SHIFT:mux1h#12.itm(5)} -attr vt d
load net {SHIFT:mux1h#12.itm(6)} -attr vt d
load net {SHIFT:mux1h#12.itm(7)} -attr vt d
load net {SHIFT:mux1h#12.itm(8)} -attr vt d
load net {SHIFT:mux1h#12.itm(9)} -attr vt d
load net {SHIFT:mux1h#12.itm(10)} -attr vt d
load net {SHIFT:mux1h#12.itm(11)} -attr vt d
load net {SHIFT:mux1h#12.itm(12)} -attr vt d
load net {SHIFT:mux1h#12.itm(13)} -attr vt d
load net {SHIFT:mux1h#12.itm(14)} -attr vt d
load net {SHIFT:mux1h#12.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#12.itm} 16 {SHIFT:mux1h#12.itm(0)} {SHIFT:mux1h#12.itm(1)} {SHIFT:mux1h#12.itm(2)} {SHIFT:mux1h#12.itm(3)} {SHIFT:mux1h#12.itm(4)} {SHIFT:mux1h#12.itm(5)} {SHIFT:mux1h#12.itm(6)} {SHIFT:mux1h#12.itm(7)} {SHIFT:mux1h#12.itm(8)} {SHIFT:mux1h#12.itm(9)} {SHIFT:mux1h#12.itm(10)} {SHIFT:mux1h#12.itm(11)} {SHIFT:mux1h#12.itm(12)} {SHIFT:mux1h#12.itm(13)} {SHIFT:mux1h#12.itm(14)} {SHIFT:mux1h#12.itm(15)} -attr xrf 42486 -attr oid 205 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {ACC1:if:slc#6.itm(0)} -attr vt d
load net {ACC1:if:slc#6.itm(1)} -attr vt d
load net {ACC1:if:slc#6.itm(2)} -attr vt d
load net {ACC1:if:slc#6.itm(3)} -attr vt d
load net {ACC1:if:slc#6.itm(4)} -attr vt d
load net {ACC1:if:slc#6.itm(5)} -attr vt d
load net {ACC1:if:slc#6.itm(6)} -attr vt d
load net {ACC1:if:slc#6.itm(7)} -attr vt d
load net {ACC1:if:slc#6.itm(8)} -attr vt d
load net {ACC1:if:slc#6.itm(9)} -attr vt d
load net {ACC1:if:slc#6.itm(10)} -attr vt d
load net {ACC1:if:slc#6.itm(11)} -attr vt d
load net {ACC1:if:slc#6.itm(12)} -attr vt d
load net {ACC1:if:slc#6.itm(13)} -attr vt d
load net {ACC1:if:slc#6.itm(14)} -attr vt d
load net {ACC1:if:slc#6.itm(15)} -attr vt d
load netBundle {ACC1:if:slc#6.itm} 16 {ACC1:if:slc#6.itm(0)} {ACC1:if:slc#6.itm(1)} {ACC1:if:slc#6.itm(2)} {ACC1:if:slc#6.itm(3)} {ACC1:if:slc#6.itm(4)} {ACC1:if:slc#6.itm(5)} {ACC1:if:slc#6.itm(6)} {ACC1:if:slc#6.itm(7)} {ACC1:if:slc#6.itm(8)} {ACC1:if:slc#6.itm(9)} {ACC1:if:slc#6.itm(10)} {ACC1:if:slc#6.itm(11)} {ACC1:if:slc#6.itm(12)} {ACC1:if:slc#6.itm(13)} {ACC1:if:slc#6.itm(14)} {ACC1:if:slc#6.itm(15)} -attr xrf 42487 -attr oid 206 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(0)} -attr vt d
load net {ACC1:if:acc#37.itm(1)} -attr vt d
load net {ACC1:if:acc#37.itm(2)} -attr vt d
load net {ACC1:if:acc#37.itm(3)} -attr vt d
load net {ACC1:if:acc#37.itm(4)} -attr vt d
load net {ACC1:if:acc#37.itm(5)} -attr vt d
load net {ACC1:if:acc#37.itm(6)} -attr vt d
load net {ACC1:if:acc#37.itm(7)} -attr vt d
load net {ACC1:if:acc#37.itm(8)} -attr vt d
load net {ACC1:if:acc#37.itm(9)} -attr vt d
load net {ACC1:if:acc#37.itm(10)} -attr vt d
load net {ACC1:if:acc#37.itm(11)} -attr vt d
load net {ACC1:if:acc#37.itm(12)} -attr vt d
load net {ACC1:if:acc#37.itm(13)} -attr vt d
load net {ACC1:if:acc#37.itm(14)} -attr vt d
load net {ACC1:if:acc#37.itm(15)} -attr vt d
load net {ACC1:if:acc#37.itm(16)} -attr vt d
load netBundle {ACC1:if:acc#37.itm} 17 {ACC1:if:acc#37.itm(0)} {ACC1:if:acc#37.itm(1)} {ACC1:if:acc#37.itm(2)} {ACC1:if:acc#37.itm(3)} {ACC1:if:acc#37.itm(4)} {ACC1:if:acc#37.itm(5)} {ACC1:if:acc#37.itm(6)} {ACC1:if:acc#37.itm(7)} {ACC1:if:acc#37.itm(8)} {ACC1:if:acc#37.itm(9)} {ACC1:if:acc#37.itm(10)} {ACC1:if:acc#37.itm(11)} {ACC1:if:acc#37.itm(12)} {ACC1:if:acc#37.itm(13)} {ACC1:if:acc#37.itm(14)} {ACC1:if:acc#37.itm(15)} {ACC1:if:acc#37.itm(16)} -attr xrf 42488 -attr oid 207 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {conc#194.itm(0)} -attr vt d
load net {conc#194.itm(1)} -attr vt d
load net {conc#194.itm(2)} -attr vt d
load net {conc#194.itm(3)} -attr vt d
load net {conc#194.itm(4)} -attr vt d
load net {conc#194.itm(5)} -attr vt d
load net {conc#194.itm(6)} -attr vt d
load net {conc#194.itm(7)} -attr vt d
load net {conc#194.itm(8)} -attr vt d
load net {conc#194.itm(9)} -attr vt d
load net {conc#194.itm(10)} -attr vt d
load net {conc#194.itm(11)} -attr vt d
load netBundle {conc#194.itm} 12 {conc#194.itm(0)} {conc#194.itm(1)} {conc#194.itm(2)} {conc#194.itm(3)} {conc#194.itm(4)} {conc#194.itm(5)} {conc#194.itm(6)} {conc#194.itm(7)} {conc#194.itm(8)} {conc#194.itm(9)} {conc#194.itm(10)} {conc#194.itm(11)} -attr xrf 42489 -attr oid 208 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(0)} -attr vt d
load net {regs.operator[]#6:not.itm(1)} -attr vt d
load net {regs.operator[]#6:not.itm(2)} -attr vt d
load net {regs.operator[]#6:not.itm(3)} -attr vt d
load net {regs.operator[]#6:not.itm(4)} -attr vt d
load net {regs.operator[]#6:not.itm(5)} -attr vt d
load net {regs.operator[]#6:not.itm(6)} -attr vt d
load net {regs.operator[]#6:not.itm(7)} -attr vt d
load net {regs.operator[]#6:not.itm(8)} -attr vt d
load net {regs.operator[]#6:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#6:not.itm} 10 {regs.operator[]#6:not.itm(0)} {regs.operator[]#6:not.itm(1)} {regs.operator[]#6:not.itm(2)} {regs.operator[]#6:not.itm(3)} {regs.operator[]#6:not.itm(4)} {regs.operator[]#6:not.itm(5)} {regs.operator[]#6:not.itm(6)} {regs.operator[]#6:not.itm(7)} {regs.operator[]#6:not.itm(8)} {regs.operator[]#6:not.itm(9)} -attr xrf 42490 -attr oid 209 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {slc(regs.regs(0).sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#2.itm} 10 {slc(regs.regs(0).sva)#2.itm(0)} {slc(regs.regs(0).sva)#2.itm(1)} {slc(regs.regs(0).sva)#2.itm(2)} {slc(regs.regs(0).sva)#2.itm(3)} {slc(regs.regs(0).sva)#2.itm(4)} {slc(regs.regs(0).sva)#2.itm(5)} {slc(regs.regs(0).sva)#2.itm(6)} {slc(regs.regs(0).sva)#2.itm(7)} {slc(regs.regs(0).sva)#2.itm(8)} {slc(regs.regs(0).sva)#2.itm(9)} -attr xrf 42491 -attr oid 210 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {conc#195.itm(0)} -attr vt d
load net {conc#195.itm(1)} -attr vt d
load net {conc#195.itm(2)} -attr vt d
load net {conc#195.itm(3)} -attr vt d
load net {conc#195.itm(4)} -attr vt d
load net {conc#195.itm(5)} -attr vt d
load net {conc#195.itm(6)} -attr vt d
load net {conc#195.itm(7)} -attr vt d
load net {conc#195.itm(8)} -attr vt d
load net {conc#195.itm(9)} -attr vt d
load net {conc#195.itm(10)} -attr vt d
load net {conc#195.itm(11)} -attr vt d
load net {conc#195.itm(12)} -attr vt d
load net {conc#195.itm(13)} -attr vt d
load net {conc#195.itm(14)} -attr vt d
load net {conc#195.itm(15)} -attr vt d
load net {conc#195.itm(16)} -attr vt d
load netBundle {conc#195.itm} 17 {conc#195.itm(0)} {conc#195.itm(1)} {conc#195.itm(2)} {conc#195.itm(3)} {conc#195.itm(4)} {conc#195.itm(5)} {conc#195.itm(6)} {conc#195.itm(7)} {conc#195.itm(8)} {conc#195.itm(9)} {conc#195.itm(10)} {conc#195.itm(11)} {conc#195.itm(12)} {conc#195.itm(13)} {conc#195.itm(14)} {conc#195.itm(15)} {conc#195.itm(16)} -attr xrf 42492 -attr oid 211 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {ACC1:if#2:acc#6.itm(0)} -attr vt d
load net {ACC1:if#2:acc#6.itm(1)} -attr vt d
load net {ACC1:if#2:acc#6.itm(2)} -attr vt d
load net {ACC1:if#2:acc#6.itm(3)} -attr vt d
load net {ACC1:if#2:acc#6.itm(4)} -attr vt d
load net {ACC1:if#2:acc#6.itm(5)} -attr vt d
load net {ACC1:if#2:acc#6.itm(6)} -attr vt d
load net {ACC1:if#2:acc#6.itm(7)} -attr vt d
load net {ACC1:if#2:acc#6.itm(8)} -attr vt d
load net {ACC1:if#2:acc#6.itm(9)} -attr vt d
load net {ACC1:if#2:acc#6.itm(10)} -attr vt d
load net {ACC1:if#2:acc#6.itm(11)} -attr vt d
load net {ACC1:if#2:acc#6.itm(12)} -attr vt d
load net {ACC1:if#2:acc#6.itm(13)} -attr vt d
load net {ACC1:if#2:acc#6.itm(14)} -attr vt d
load net {ACC1:if#2:acc#6.itm(15)} -attr vt d
load netBundle {ACC1:if#2:acc#6.itm} 16 {ACC1:if#2:acc#6.itm(0)} {ACC1:if#2:acc#6.itm(1)} {ACC1:if#2:acc#6.itm(2)} {ACC1:if#2:acc#6.itm(3)} {ACC1:if#2:acc#6.itm(4)} {ACC1:if#2:acc#6.itm(5)} {ACC1:if#2:acc#6.itm(6)} {ACC1:if#2:acc#6.itm(7)} {ACC1:if#2:acc#6.itm(8)} {ACC1:if#2:acc#6.itm(9)} {ACC1:if#2:acc#6.itm(10)} {ACC1:if#2:acc#6.itm(11)} {ACC1:if#2:acc#6.itm(12)} {ACC1:if#2:acc#6.itm(13)} {ACC1:if#2:acc#6.itm(14)} {ACC1:if#2:acc#6.itm(15)} -attr xrf 42493 -attr oid 212 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {slc(regs.regs(2).sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#2.itm} 10 {slc(regs.regs(2).sva)#2.itm(0)} {slc(regs.regs(2).sva)#2.itm(1)} {slc(regs.regs(2).sva)#2.itm(2)} {slc(regs.regs(2).sva)#2.itm(3)} {slc(regs.regs(2).sva)#2.itm(4)} {slc(regs.regs(2).sva)#2.itm(5)} {slc(regs.regs(2).sva)#2.itm(6)} {slc(regs.regs(2).sva)#2.itm(7)} {slc(regs.regs(2).sva)#2.itm(8)} {slc(regs.regs(2).sva)#2.itm(9)} -attr xrf 42494 -attr oid 213 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {SHIFT:mux1h#11.itm(0)} -attr vt d
load net {SHIFT:mux1h#11.itm(1)} -attr vt d
load net {SHIFT:mux1h#11.itm(2)} -attr vt d
load net {SHIFT:mux1h#11.itm(3)} -attr vt d
load net {SHIFT:mux1h#11.itm(4)} -attr vt d
load net {SHIFT:mux1h#11.itm(5)} -attr vt d
load net {SHIFT:mux1h#11.itm(6)} -attr vt d
load net {SHIFT:mux1h#11.itm(7)} -attr vt d
load net {SHIFT:mux1h#11.itm(8)} -attr vt d
load net {SHIFT:mux1h#11.itm(9)} -attr vt d
load net {SHIFT:mux1h#11.itm(10)} -attr vt d
load net {SHIFT:mux1h#11.itm(11)} -attr vt d
load net {SHIFT:mux1h#11.itm(12)} -attr vt d
load net {SHIFT:mux1h#11.itm(13)} -attr vt d
load net {SHIFT:mux1h#11.itm(14)} -attr vt d
load net {SHIFT:mux1h#11.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#11.itm} 16 {SHIFT:mux1h#11.itm(0)} {SHIFT:mux1h#11.itm(1)} {SHIFT:mux1h#11.itm(2)} {SHIFT:mux1h#11.itm(3)} {SHIFT:mux1h#11.itm(4)} {SHIFT:mux1h#11.itm(5)} {SHIFT:mux1h#11.itm(6)} {SHIFT:mux1h#11.itm(7)} {SHIFT:mux1h#11.itm(8)} {SHIFT:mux1h#11.itm(9)} {SHIFT:mux1h#11.itm(10)} {SHIFT:mux1h#11.itm(11)} {SHIFT:mux1h#11.itm(12)} {SHIFT:mux1h#11.itm(13)} {SHIFT:mux1h#11.itm(14)} {SHIFT:mux1h#11.itm(15)} -attr xrf 42495 -attr oid 214 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {ACC1:if:slc.itm(0)} -attr vt d
load net {ACC1:if:slc.itm(1)} -attr vt d
load net {ACC1:if:slc.itm(2)} -attr vt d
load net {ACC1:if:slc.itm(3)} -attr vt d
load net {ACC1:if:slc.itm(4)} -attr vt d
load net {ACC1:if:slc.itm(5)} -attr vt d
load net {ACC1:if:slc.itm(6)} -attr vt d
load net {ACC1:if:slc.itm(7)} -attr vt d
load net {ACC1:if:slc.itm(8)} -attr vt d
load net {ACC1:if:slc.itm(9)} -attr vt d
load net {ACC1:if:slc.itm(10)} -attr vt d
load net {ACC1:if:slc.itm(11)} -attr vt d
load net {ACC1:if:slc.itm(12)} -attr vt d
load net {ACC1:if:slc.itm(13)} -attr vt d
load net {ACC1:if:slc.itm(14)} -attr vt d
load net {ACC1:if:slc.itm(15)} -attr vt d
load netBundle {ACC1:if:slc.itm} 16 {ACC1:if:slc.itm(0)} {ACC1:if:slc.itm(1)} {ACC1:if:slc.itm(2)} {ACC1:if:slc.itm(3)} {ACC1:if:slc.itm(4)} {ACC1:if:slc.itm(5)} {ACC1:if:slc.itm(6)} {ACC1:if:slc.itm(7)} {ACC1:if:slc.itm(8)} {ACC1:if:slc.itm(9)} {ACC1:if:slc.itm(10)} {ACC1:if:slc.itm(11)} {ACC1:if:slc.itm(12)} {ACC1:if:slc.itm(13)} {ACC1:if:slc.itm(14)} {ACC1:if:slc.itm(15)} -attr xrf 42496 -attr oid 215 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(0)} -attr vt d
load net {ACC1:if:acc#32.itm(1)} -attr vt d
load net {ACC1:if:acc#32.itm(2)} -attr vt d
load net {ACC1:if:acc#32.itm(3)} -attr vt d
load net {ACC1:if:acc#32.itm(4)} -attr vt d
load net {ACC1:if:acc#32.itm(5)} -attr vt d
load net {ACC1:if:acc#32.itm(6)} -attr vt d
load net {ACC1:if:acc#32.itm(7)} -attr vt d
load net {ACC1:if:acc#32.itm(8)} -attr vt d
load net {ACC1:if:acc#32.itm(9)} -attr vt d
load net {ACC1:if:acc#32.itm(10)} -attr vt d
load net {ACC1:if:acc#32.itm(11)} -attr vt d
load net {ACC1:if:acc#32.itm(12)} -attr vt d
load net {ACC1:if:acc#32.itm(13)} -attr vt d
load net {ACC1:if:acc#32.itm(14)} -attr vt d
load net {ACC1:if:acc#32.itm(15)} -attr vt d
load net {ACC1:if:acc#32.itm(16)} -attr vt d
load netBundle {ACC1:if:acc#32.itm} 17 {ACC1:if:acc#32.itm(0)} {ACC1:if:acc#32.itm(1)} {ACC1:if:acc#32.itm(2)} {ACC1:if:acc#32.itm(3)} {ACC1:if:acc#32.itm(4)} {ACC1:if:acc#32.itm(5)} {ACC1:if:acc#32.itm(6)} {ACC1:if:acc#32.itm(7)} {ACC1:if:acc#32.itm(8)} {ACC1:if:acc#32.itm(9)} {ACC1:if:acc#32.itm(10)} {ACC1:if:acc#32.itm(11)} {ACC1:if:acc#32.itm(12)} {ACC1:if:acc#32.itm(13)} {ACC1:if:acc#32.itm(14)} {ACC1:if:acc#32.itm(15)} {ACC1:if:acc#32.itm(16)} -attr xrf 42497 -attr oid 216 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {conc#196.itm(0)} -attr vt d
load net {conc#196.itm(1)} -attr vt d
load net {conc#196.itm(2)} -attr vt d
load net {conc#196.itm(3)} -attr vt d
load net {conc#196.itm(4)} -attr vt d
load net {conc#196.itm(5)} -attr vt d
load net {conc#196.itm(6)} -attr vt d
load net {conc#196.itm(7)} -attr vt d
load net {conc#196.itm(8)} -attr vt d
load net {conc#196.itm(9)} -attr vt d
load net {conc#196.itm(10)} -attr vt d
load net {conc#196.itm(11)} -attr vt d
load netBundle {conc#196.itm} 12 {conc#196.itm(0)} {conc#196.itm(1)} {conc#196.itm(2)} {conc#196.itm(3)} {conc#196.itm(4)} {conc#196.itm(5)} {conc#196.itm(6)} {conc#196.itm(7)} {conc#196.itm(8)} {conc#196.itm(9)} {conc#196.itm(10)} {conc#196.itm(11)} -attr xrf 42498 -attr oid 217 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(0)} -attr vt d
load net {regs.operator[]#27:not#1.itm(1)} -attr vt d
load net {regs.operator[]#27:not#1.itm(2)} -attr vt d
load net {regs.operator[]#27:not#1.itm(3)} -attr vt d
load net {regs.operator[]#27:not#1.itm(4)} -attr vt d
load net {regs.operator[]#27:not#1.itm(5)} -attr vt d
load net {regs.operator[]#27:not#1.itm(6)} -attr vt d
load net {regs.operator[]#27:not#1.itm(7)} -attr vt d
load net {regs.operator[]#27:not#1.itm(8)} -attr vt d
load net {regs.operator[]#27:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#27:not#1.itm} 10 {regs.operator[]#27:not#1.itm(0)} {regs.operator[]#27:not#1.itm(1)} {regs.operator[]#27:not#1.itm(2)} {regs.operator[]#27:not#1.itm(3)} {regs.operator[]#27:not#1.itm(4)} {regs.operator[]#27:not#1.itm(5)} {regs.operator[]#27:not#1.itm(6)} {regs.operator[]#27:not#1.itm(7)} {regs.operator[]#27:not#1.itm(8)} {regs.operator[]#27:not#1.itm(9)} -attr xrf 42499 -attr oid 218 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {slc(regs.regs(0).sva)#5.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#5.itm} 10 {slc(regs.regs(0).sva)#5.itm(0)} {slc(regs.regs(0).sva)#5.itm(1)} {slc(regs.regs(0).sva)#5.itm(2)} {slc(regs.regs(0).sva)#5.itm(3)} {slc(regs.regs(0).sva)#5.itm(4)} {slc(regs.regs(0).sva)#5.itm(5)} {slc(regs.regs(0).sva)#5.itm(6)} {slc(regs.regs(0).sva)#5.itm(7)} {slc(regs.regs(0).sva)#5.itm(8)} {slc(regs.regs(0).sva)#5.itm(9)} -attr xrf 42500 -attr oid 219 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {conc#197.itm(0)} -attr vt d
load net {conc#197.itm(1)} -attr vt d
load net {conc#197.itm(2)} -attr vt d
load net {conc#197.itm(3)} -attr vt d
load net {conc#197.itm(4)} -attr vt d
load net {conc#197.itm(5)} -attr vt d
load net {conc#197.itm(6)} -attr vt d
load net {conc#197.itm(7)} -attr vt d
load net {conc#197.itm(8)} -attr vt d
load net {conc#197.itm(9)} -attr vt d
load net {conc#197.itm(10)} -attr vt d
load net {conc#197.itm(11)} -attr vt d
load net {conc#197.itm(12)} -attr vt d
load net {conc#197.itm(13)} -attr vt d
load net {conc#197.itm(14)} -attr vt d
load net {conc#197.itm(15)} -attr vt d
load net {conc#197.itm(16)} -attr vt d
load netBundle {conc#197.itm} 17 {conc#197.itm(0)} {conc#197.itm(1)} {conc#197.itm(2)} {conc#197.itm(3)} {conc#197.itm(4)} {conc#197.itm(5)} {conc#197.itm(6)} {conc#197.itm(7)} {conc#197.itm(8)} {conc#197.itm(9)} {conc#197.itm(10)} {conc#197.itm(11)} {conc#197.itm(12)} {conc#197.itm(13)} {conc#197.itm(14)} {conc#197.itm(15)} {conc#197.itm(16)} -attr xrf 42501 -attr oid 220 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {ACC1:if#2:acc.itm(0)} -attr vt d
load net {ACC1:if#2:acc.itm(1)} -attr vt d
load net {ACC1:if#2:acc.itm(2)} -attr vt d
load net {ACC1:if#2:acc.itm(3)} -attr vt d
load net {ACC1:if#2:acc.itm(4)} -attr vt d
load net {ACC1:if#2:acc.itm(5)} -attr vt d
load net {ACC1:if#2:acc.itm(6)} -attr vt d
load net {ACC1:if#2:acc.itm(7)} -attr vt d
load net {ACC1:if#2:acc.itm(8)} -attr vt d
load net {ACC1:if#2:acc.itm(9)} -attr vt d
load net {ACC1:if#2:acc.itm(10)} -attr vt d
load net {ACC1:if#2:acc.itm(11)} -attr vt d
load net {ACC1:if#2:acc.itm(12)} -attr vt d
load net {ACC1:if#2:acc.itm(13)} -attr vt d
load net {ACC1:if#2:acc.itm(14)} -attr vt d
load net {ACC1:if#2:acc.itm(15)} -attr vt d
load netBundle {ACC1:if#2:acc.itm} 16 {ACC1:if#2:acc.itm(0)} {ACC1:if#2:acc.itm(1)} {ACC1:if#2:acc.itm(2)} {ACC1:if#2:acc.itm(3)} {ACC1:if#2:acc.itm(4)} {ACC1:if#2:acc.itm(5)} {ACC1:if#2:acc.itm(6)} {ACC1:if#2:acc.itm(7)} {ACC1:if#2:acc.itm(8)} {ACC1:if#2:acc.itm(9)} {ACC1:if#2:acc.itm(10)} {ACC1:if#2:acc.itm(11)} {ACC1:if#2:acc.itm(12)} {ACC1:if#2:acc.itm(13)} {ACC1:if#2:acc.itm(14)} {ACC1:if#2:acc.itm(15)} -attr xrf 42502 -attr oid 221 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {slc(regs.regs(2).sva)#5.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#5.itm} 10 {slc(regs.regs(2).sva)#5.itm(0)} {slc(regs.regs(2).sva)#5.itm(1)} {slc(regs.regs(2).sva)#5.itm(2)} {slc(regs.regs(2).sva)#5.itm(3)} {slc(regs.regs(2).sva)#5.itm(4)} {slc(regs.regs(2).sva)#5.itm(5)} {slc(regs.regs(2).sva)#5.itm(6)} {slc(regs.regs(2).sva)#5.itm(7)} {slc(regs.regs(2).sva)#5.itm(8)} {slc(regs.regs(2).sva)#5.itm(9)} -attr xrf 42503 -attr oid 222 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {mux#15.itm(0)} -attr vt d
load net {mux#15.itm(1)} -attr vt d
load net {mux#15.itm(2)} -attr vt d
load net {mux#15.itm(3)} -attr vt d
load net {mux#15.itm(4)} -attr vt d
load net {mux#15.itm(5)} -attr vt d
load net {mux#15.itm(6)} -attr vt d
load net {mux#15.itm(7)} -attr vt d
load net {mux#15.itm(8)} -attr vt d
load net {mux#15.itm(9)} -attr vt d
load net {mux#15.itm(10)} -attr vt d
load net {mux#15.itm(11)} -attr vt d
load net {mux#15.itm(12)} -attr vt d
load net {mux#15.itm(13)} -attr vt d
load net {mux#15.itm(14)} -attr vt d
load net {mux#15.itm(15)} -attr vt d
load net {mux#15.itm(16)} -attr vt d
load net {mux#15.itm(17)} -attr vt d
load net {mux#15.itm(18)} -attr vt d
load net {mux#15.itm(19)} -attr vt d
load net {mux#15.itm(20)} -attr vt d
load net {mux#15.itm(21)} -attr vt d
load net {mux#15.itm(22)} -attr vt d
load net {mux#15.itm(23)} -attr vt d
load net {mux#15.itm(24)} -attr vt d
load net {mux#15.itm(25)} -attr vt d
load net {mux#15.itm(26)} -attr vt d
load net {mux#15.itm(27)} -attr vt d
load net {mux#15.itm(28)} -attr vt d
load net {mux#15.itm(29)} -attr vt d
load net {mux#15.itm(30)} -attr vt d
load net {mux#15.itm(31)} -attr vt d
load net {mux#15.itm(32)} -attr vt d
load net {mux#15.itm(33)} -attr vt d
load net {mux#15.itm(34)} -attr vt d
load net {mux#15.itm(35)} -attr vt d
load net {mux#15.itm(36)} -attr vt d
load net {mux#15.itm(37)} -attr vt d
load net {mux#15.itm(38)} -attr vt d
load net {mux#15.itm(39)} -attr vt d
load net {mux#15.itm(40)} -attr vt d
load net {mux#15.itm(41)} -attr vt d
load net {mux#15.itm(42)} -attr vt d
load net {mux#15.itm(43)} -attr vt d
load net {mux#15.itm(44)} -attr vt d
load net {mux#15.itm(45)} -attr vt d
load net {mux#15.itm(46)} -attr vt d
load net {mux#15.itm(47)} -attr vt d
load net {mux#15.itm(48)} -attr vt d
load net {mux#15.itm(49)} -attr vt d
load net {mux#15.itm(50)} -attr vt d
load net {mux#15.itm(51)} -attr vt d
load net {mux#15.itm(52)} -attr vt d
load net {mux#15.itm(53)} -attr vt d
load net {mux#15.itm(54)} -attr vt d
load net {mux#15.itm(55)} -attr vt d
load net {mux#15.itm(56)} -attr vt d
load net {mux#15.itm(57)} -attr vt d
load net {mux#15.itm(58)} -attr vt d
load net {mux#15.itm(59)} -attr vt d
load net {mux#15.itm(60)} -attr vt d
load net {mux#15.itm(61)} -attr vt d
load net {mux#15.itm(62)} -attr vt d
load net {mux#15.itm(63)} -attr vt d
load net {mux#15.itm(64)} -attr vt d
load net {mux#15.itm(65)} -attr vt d
load net {mux#15.itm(66)} -attr vt d
load net {mux#15.itm(67)} -attr vt d
load net {mux#15.itm(68)} -attr vt d
load net {mux#15.itm(69)} -attr vt d
load net {mux#15.itm(70)} -attr vt d
load net {mux#15.itm(71)} -attr vt d
load net {mux#15.itm(72)} -attr vt d
load net {mux#15.itm(73)} -attr vt d
load net {mux#15.itm(74)} -attr vt d
load net {mux#15.itm(75)} -attr vt d
load net {mux#15.itm(76)} -attr vt d
load net {mux#15.itm(77)} -attr vt d
load net {mux#15.itm(78)} -attr vt d
load net {mux#15.itm(79)} -attr vt d
load net {mux#15.itm(80)} -attr vt d
load net {mux#15.itm(81)} -attr vt d
load net {mux#15.itm(82)} -attr vt d
load net {mux#15.itm(83)} -attr vt d
load net {mux#15.itm(84)} -attr vt d
load net {mux#15.itm(85)} -attr vt d
load net {mux#15.itm(86)} -attr vt d
load net {mux#15.itm(87)} -attr vt d
load net {mux#15.itm(88)} -attr vt d
load net {mux#15.itm(89)} -attr vt d
load netBundle {mux#15.itm} 90 {mux#15.itm(0)} {mux#15.itm(1)} {mux#15.itm(2)} {mux#15.itm(3)} {mux#15.itm(4)} {mux#15.itm(5)} {mux#15.itm(6)} {mux#15.itm(7)} {mux#15.itm(8)} {mux#15.itm(9)} {mux#15.itm(10)} {mux#15.itm(11)} {mux#15.itm(12)} {mux#15.itm(13)} {mux#15.itm(14)} {mux#15.itm(15)} {mux#15.itm(16)} {mux#15.itm(17)} {mux#15.itm(18)} {mux#15.itm(19)} {mux#15.itm(20)} {mux#15.itm(21)} {mux#15.itm(22)} {mux#15.itm(23)} {mux#15.itm(24)} {mux#15.itm(25)} {mux#15.itm(26)} {mux#15.itm(27)} {mux#15.itm(28)} {mux#15.itm(29)} {mux#15.itm(30)} {mux#15.itm(31)} {mux#15.itm(32)} {mux#15.itm(33)} {mux#15.itm(34)} {mux#15.itm(35)} {mux#15.itm(36)} {mux#15.itm(37)} {mux#15.itm(38)} {mux#15.itm(39)} {mux#15.itm(40)} {mux#15.itm(41)} {mux#15.itm(42)} {mux#15.itm(43)} {mux#15.itm(44)} {mux#15.itm(45)} {mux#15.itm(46)} {mux#15.itm(47)} {mux#15.itm(48)} {mux#15.itm(49)} {mux#15.itm(50)} {mux#15.itm(51)} {mux#15.itm(52)} {mux#15.itm(53)} {mux#15.itm(54)} {mux#15.itm(55)} {mux#15.itm(56)} {mux#15.itm(57)} {mux#15.itm(58)} {mux#15.itm(59)} {mux#15.itm(60)} {mux#15.itm(61)} {mux#15.itm(62)} {mux#15.itm(63)} {mux#15.itm(64)} {mux#15.itm(65)} {mux#15.itm(66)} {mux#15.itm(67)} {mux#15.itm(68)} {mux#15.itm(69)} {mux#15.itm(70)} {mux#15.itm(71)} {mux#15.itm(72)} {mux#15.itm(73)} {mux#15.itm(74)} {mux#15.itm(75)} {mux#15.itm(76)} {mux#15.itm(77)} {mux#15.itm(78)} {mux#15.itm(79)} {mux#15.itm(80)} {mux#15.itm(81)} {mux#15.itm(82)} {mux#15.itm(83)} {mux#15.itm(84)} {mux#15.itm(85)} {mux#15.itm(86)} {mux#15.itm(87)} {mux#15.itm(88)} {mux#15.itm(89)} -attr xrf 42504 -attr oid 223 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#16.itm(0)} -attr vt d
load net {mux#16.itm(1)} -attr vt d
load net {mux#16.itm(2)} -attr vt d
load net {mux#16.itm(3)} -attr vt d
load net {mux#16.itm(4)} -attr vt d
load net {mux#16.itm(5)} -attr vt d
load net {mux#16.itm(6)} -attr vt d
load net {mux#16.itm(7)} -attr vt d
load net {mux#16.itm(8)} -attr vt d
load net {mux#16.itm(9)} -attr vt d
load net {mux#16.itm(10)} -attr vt d
load net {mux#16.itm(11)} -attr vt d
load net {mux#16.itm(12)} -attr vt d
load net {mux#16.itm(13)} -attr vt d
load net {mux#16.itm(14)} -attr vt d
load net {mux#16.itm(15)} -attr vt d
load net {mux#16.itm(16)} -attr vt d
load net {mux#16.itm(17)} -attr vt d
load net {mux#16.itm(18)} -attr vt d
load net {mux#16.itm(19)} -attr vt d
load net {mux#16.itm(20)} -attr vt d
load net {mux#16.itm(21)} -attr vt d
load net {mux#16.itm(22)} -attr vt d
load net {mux#16.itm(23)} -attr vt d
load net {mux#16.itm(24)} -attr vt d
load net {mux#16.itm(25)} -attr vt d
load net {mux#16.itm(26)} -attr vt d
load net {mux#16.itm(27)} -attr vt d
load net {mux#16.itm(28)} -attr vt d
load net {mux#16.itm(29)} -attr vt d
load net {mux#16.itm(30)} -attr vt d
load net {mux#16.itm(31)} -attr vt d
load net {mux#16.itm(32)} -attr vt d
load net {mux#16.itm(33)} -attr vt d
load net {mux#16.itm(34)} -attr vt d
load net {mux#16.itm(35)} -attr vt d
load net {mux#16.itm(36)} -attr vt d
load net {mux#16.itm(37)} -attr vt d
load net {mux#16.itm(38)} -attr vt d
load net {mux#16.itm(39)} -attr vt d
load net {mux#16.itm(40)} -attr vt d
load net {mux#16.itm(41)} -attr vt d
load net {mux#16.itm(42)} -attr vt d
load net {mux#16.itm(43)} -attr vt d
load net {mux#16.itm(44)} -attr vt d
load net {mux#16.itm(45)} -attr vt d
load net {mux#16.itm(46)} -attr vt d
load net {mux#16.itm(47)} -attr vt d
load net {mux#16.itm(48)} -attr vt d
load net {mux#16.itm(49)} -attr vt d
load net {mux#16.itm(50)} -attr vt d
load net {mux#16.itm(51)} -attr vt d
load net {mux#16.itm(52)} -attr vt d
load net {mux#16.itm(53)} -attr vt d
load net {mux#16.itm(54)} -attr vt d
load net {mux#16.itm(55)} -attr vt d
load net {mux#16.itm(56)} -attr vt d
load net {mux#16.itm(57)} -attr vt d
load net {mux#16.itm(58)} -attr vt d
load net {mux#16.itm(59)} -attr vt d
load net {mux#16.itm(60)} -attr vt d
load net {mux#16.itm(61)} -attr vt d
load net {mux#16.itm(62)} -attr vt d
load net {mux#16.itm(63)} -attr vt d
load net {mux#16.itm(64)} -attr vt d
load net {mux#16.itm(65)} -attr vt d
load net {mux#16.itm(66)} -attr vt d
load net {mux#16.itm(67)} -attr vt d
load net {mux#16.itm(68)} -attr vt d
load net {mux#16.itm(69)} -attr vt d
load net {mux#16.itm(70)} -attr vt d
load net {mux#16.itm(71)} -attr vt d
load net {mux#16.itm(72)} -attr vt d
load net {mux#16.itm(73)} -attr vt d
load net {mux#16.itm(74)} -attr vt d
load net {mux#16.itm(75)} -attr vt d
load net {mux#16.itm(76)} -attr vt d
load net {mux#16.itm(77)} -attr vt d
load net {mux#16.itm(78)} -attr vt d
load net {mux#16.itm(79)} -attr vt d
load net {mux#16.itm(80)} -attr vt d
load net {mux#16.itm(81)} -attr vt d
load net {mux#16.itm(82)} -attr vt d
load net {mux#16.itm(83)} -attr vt d
load net {mux#16.itm(84)} -attr vt d
load net {mux#16.itm(85)} -attr vt d
load net {mux#16.itm(86)} -attr vt d
load net {mux#16.itm(87)} -attr vt d
load net {mux#16.itm(88)} -attr vt d
load net {mux#16.itm(89)} -attr vt d
load netBundle {mux#16.itm} 90 {mux#16.itm(0)} {mux#16.itm(1)} {mux#16.itm(2)} {mux#16.itm(3)} {mux#16.itm(4)} {mux#16.itm(5)} {mux#16.itm(6)} {mux#16.itm(7)} {mux#16.itm(8)} {mux#16.itm(9)} {mux#16.itm(10)} {mux#16.itm(11)} {mux#16.itm(12)} {mux#16.itm(13)} {mux#16.itm(14)} {mux#16.itm(15)} {mux#16.itm(16)} {mux#16.itm(17)} {mux#16.itm(18)} {mux#16.itm(19)} {mux#16.itm(20)} {mux#16.itm(21)} {mux#16.itm(22)} {mux#16.itm(23)} {mux#16.itm(24)} {mux#16.itm(25)} {mux#16.itm(26)} {mux#16.itm(27)} {mux#16.itm(28)} {mux#16.itm(29)} {mux#16.itm(30)} {mux#16.itm(31)} {mux#16.itm(32)} {mux#16.itm(33)} {mux#16.itm(34)} {mux#16.itm(35)} {mux#16.itm(36)} {mux#16.itm(37)} {mux#16.itm(38)} {mux#16.itm(39)} {mux#16.itm(40)} {mux#16.itm(41)} {mux#16.itm(42)} {mux#16.itm(43)} {mux#16.itm(44)} {mux#16.itm(45)} {mux#16.itm(46)} {mux#16.itm(47)} {mux#16.itm(48)} {mux#16.itm(49)} {mux#16.itm(50)} {mux#16.itm(51)} {mux#16.itm(52)} {mux#16.itm(53)} {mux#16.itm(54)} {mux#16.itm(55)} {mux#16.itm(56)} {mux#16.itm(57)} {mux#16.itm(58)} {mux#16.itm(59)} {mux#16.itm(60)} {mux#16.itm(61)} {mux#16.itm(62)} {mux#16.itm(63)} {mux#16.itm(64)} {mux#16.itm(65)} {mux#16.itm(66)} {mux#16.itm(67)} {mux#16.itm(68)} {mux#16.itm(69)} {mux#16.itm(70)} {mux#16.itm(71)} {mux#16.itm(72)} {mux#16.itm(73)} {mux#16.itm(74)} {mux#16.itm(75)} {mux#16.itm(76)} {mux#16.itm(77)} {mux#16.itm(78)} {mux#16.itm(79)} {mux#16.itm(80)} {mux#16.itm(81)} {mux#16.itm(82)} {mux#16.itm(83)} {mux#16.itm(84)} {mux#16.itm(85)} {mux#16.itm(86)} {mux#16.itm(87)} {mux#16.itm(88)} {mux#16.itm(89)} -attr xrf 42505 -attr oid 224 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#17.itm(0)} -attr vt d
load net {mux#17.itm(1)} -attr vt d
load net {mux#17.itm(2)} -attr vt d
load net {mux#17.itm(3)} -attr vt d
load net {mux#17.itm(4)} -attr vt d
load net {mux#17.itm(5)} -attr vt d
load net {mux#17.itm(6)} -attr vt d
load net {mux#17.itm(7)} -attr vt d
load net {mux#17.itm(8)} -attr vt d
load net {mux#17.itm(9)} -attr vt d
load net {mux#17.itm(10)} -attr vt d
load net {mux#17.itm(11)} -attr vt d
load net {mux#17.itm(12)} -attr vt d
load net {mux#17.itm(13)} -attr vt d
load net {mux#17.itm(14)} -attr vt d
load net {mux#17.itm(15)} -attr vt d
load net {mux#17.itm(16)} -attr vt d
load net {mux#17.itm(17)} -attr vt d
load net {mux#17.itm(18)} -attr vt d
load net {mux#17.itm(19)} -attr vt d
load net {mux#17.itm(20)} -attr vt d
load net {mux#17.itm(21)} -attr vt d
load net {mux#17.itm(22)} -attr vt d
load net {mux#17.itm(23)} -attr vt d
load net {mux#17.itm(24)} -attr vt d
load net {mux#17.itm(25)} -attr vt d
load net {mux#17.itm(26)} -attr vt d
load net {mux#17.itm(27)} -attr vt d
load net {mux#17.itm(28)} -attr vt d
load net {mux#17.itm(29)} -attr vt d
load net {mux#17.itm(30)} -attr vt d
load net {mux#17.itm(31)} -attr vt d
load net {mux#17.itm(32)} -attr vt d
load net {mux#17.itm(33)} -attr vt d
load net {mux#17.itm(34)} -attr vt d
load net {mux#17.itm(35)} -attr vt d
load net {mux#17.itm(36)} -attr vt d
load net {mux#17.itm(37)} -attr vt d
load net {mux#17.itm(38)} -attr vt d
load net {mux#17.itm(39)} -attr vt d
load net {mux#17.itm(40)} -attr vt d
load net {mux#17.itm(41)} -attr vt d
load net {mux#17.itm(42)} -attr vt d
load net {mux#17.itm(43)} -attr vt d
load net {mux#17.itm(44)} -attr vt d
load net {mux#17.itm(45)} -attr vt d
load net {mux#17.itm(46)} -attr vt d
load net {mux#17.itm(47)} -attr vt d
load net {mux#17.itm(48)} -attr vt d
load net {mux#17.itm(49)} -attr vt d
load net {mux#17.itm(50)} -attr vt d
load net {mux#17.itm(51)} -attr vt d
load net {mux#17.itm(52)} -attr vt d
load net {mux#17.itm(53)} -attr vt d
load net {mux#17.itm(54)} -attr vt d
load net {mux#17.itm(55)} -attr vt d
load net {mux#17.itm(56)} -attr vt d
load net {mux#17.itm(57)} -attr vt d
load net {mux#17.itm(58)} -attr vt d
load net {mux#17.itm(59)} -attr vt d
load net {mux#17.itm(60)} -attr vt d
load net {mux#17.itm(61)} -attr vt d
load net {mux#17.itm(62)} -attr vt d
load net {mux#17.itm(63)} -attr vt d
load net {mux#17.itm(64)} -attr vt d
load net {mux#17.itm(65)} -attr vt d
load net {mux#17.itm(66)} -attr vt d
load net {mux#17.itm(67)} -attr vt d
load net {mux#17.itm(68)} -attr vt d
load net {mux#17.itm(69)} -attr vt d
load net {mux#17.itm(70)} -attr vt d
load net {mux#17.itm(71)} -attr vt d
load net {mux#17.itm(72)} -attr vt d
load net {mux#17.itm(73)} -attr vt d
load net {mux#17.itm(74)} -attr vt d
load net {mux#17.itm(75)} -attr vt d
load net {mux#17.itm(76)} -attr vt d
load net {mux#17.itm(77)} -attr vt d
load net {mux#17.itm(78)} -attr vt d
load net {mux#17.itm(79)} -attr vt d
load net {mux#17.itm(80)} -attr vt d
load net {mux#17.itm(81)} -attr vt d
load net {mux#17.itm(82)} -attr vt d
load net {mux#17.itm(83)} -attr vt d
load net {mux#17.itm(84)} -attr vt d
load net {mux#17.itm(85)} -attr vt d
load net {mux#17.itm(86)} -attr vt d
load net {mux#17.itm(87)} -attr vt d
load net {mux#17.itm(88)} -attr vt d
load net {mux#17.itm(89)} -attr vt d
load netBundle {mux#17.itm} 90 {mux#17.itm(0)} {mux#17.itm(1)} {mux#17.itm(2)} {mux#17.itm(3)} {mux#17.itm(4)} {mux#17.itm(5)} {mux#17.itm(6)} {mux#17.itm(7)} {mux#17.itm(8)} {mux#17.itm(9)} {mux#17.itm(10)} {mux#17.itm(11)} {mux#17.itm(12)} {mux#17.itm(13)} {mux#17.itm(14)} {mux#17.itm(15)} {mux#17.itm(16)} {mux#17.itm(17)} {mux#17.itm(18)} {mux#17.itm(19)} {mux#17.itm(20)} {mux#17.itm(21)} {mux#17.itm(22)} {mux#17.itm(23)} {mux#17.itm(24)} {mux#17.itm(25)} {mux#17.itm(26)} {mux#17.itm(27)} {mux#17.itm(28)} {mux#17.itm(29)} {mux#17.itm(30)} {mux#17.itm(31)} {mux#17.itm(32)} {mux#17.itm(33)} {mux#17.itm(34)} {mux#17.itm(35)} {mux#17.itm(36)} {mux#17.itm(37)} {mux#17.itm(38)} {mux#17.itm(39)} {mux#17.itm(40)} {mux#17.itm(41)} {mux#17.itm(42)} {mux#17.itm(43)} {mux#17.itm(44)} {mux#17.itm(45)} {mux#17.itm(46)} {mux#17.itm(47)} {mux#17.itm(48)} {mux#17.itm(49)} {mux#17.itm(50)} {mux#17.itm(51)} {mux#17.itm(52)} {mux#17.itm(53)} {mux#17.itm(54)} {mux#17.itm(55)} {mux#17.itm(56)} {mux#17.itm(57)} {mux#17.itm(58)} {mux#17.itm(59)} {mux#17.itm(60)} {mux#17.itm(61)} {mux#17.itm(62)} {mux#17.itm(63)} {mux#17.itm(64)} {mux#17.itm(65)} {mux#17.itm(66)} {mux#17.itm(67)} {mux#17.itm(68)} {mux#17.itm(69)} {mux#17.itm(70)} {mux#17.itm(71)} {mux#17.itm(72)} {mux#17.itm(73)} {mux#17.itm(74)} {mux#17.itm(75)} {mux#17.itm(76)} {mux#17.itm(77)} {mux#17.itm(78)} {mux#17.itm(79)} {mux#17.itm(80)} {mux#17.itm(81)} {mux#17.itm(82)} {mux#17.itm(83)} {mux#17.itm(84)} {mux#17.itm(85)} {mux#17.itm(86)} {mux#17.itm(87)} {mux#17.itm(88)} {mux#17.itm(89)} -attr xrf 42506 -attr oid 225 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {abs#3:else:acc.itm(0)} -attr vt d
load net {abs#3:else:acc.itm(1)} -attr vt d
load net {abs#3:else:acc.itm(2)} -attr vt d
load net {abs#3:else:acc.itm(3)} -attr vt d
load net {abs#3:else:acc.itm(4)} -attr vt d
load net {abs#3:else:acc.itm(5)} -attr vt d
load net {abs#3:else:acc.itm(6)} -attr vt d
load net {abs#3:else:acc.itm(7)} -attr vt d
load net {abs#3:else:acc.itm(8)} -attr vt d
load net {abs#3:else:acc.itm(9)} -attr vt d
load net {abs#3:else:acc.itm(10)} -attr vt d
load net {abs#3:else:acc.itm(11)} -attr vt d
load net {abs#3:else:acc.itm(12)} -attr vt d
load net {abs#3:else:acc.itm(13)} -attr vt d
load net {abs#3:else:acc.itm(14)} -attr vt d
load net {abs#3:else:acc.itm(15)} -attr vt d
load netBundle {abs#3:else:acc.itm} 16 {abs#3:else:acc.itm(0)} {abs#3:else:acc.itm(1)} {abs#3:else:acc.itm(2)} {abs#3:else:acc.itm(3)} {abs#3:else:acc.itm(4)} {abs#3:else:acc.itm(5)} {abs#3:else:acc.itm(6)} {abs#3:else:acc.itm(7)} {abs#3:else:acc.itm(8)} {abs#3:else:acc.itm(9)} {abs#3:else:acc.itm(10)} {abs#3:else:acc.itm(11)} {abs#3:else:acc.itm(12)} {abs#3:else:acc.itm(13)} {abs#3:else:acc.itm(14)} {abs#3:else:acc.itm(15)} -attr xrf 42507 -attr oid 226 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:not.itm(0)} -attr vt d
load net {abs#3:else:not.itm(1)} -attr vt d
load net {abs#3:else:not.itm(2)} -attr vt d
load net {abs#3:else:not.itm(3)} -attr vt d
load net {abs#3:else:not.itm(4)} -attr vt d
load net {abs#3:else:not.itm(5)} -attr vt d
load net {abs#3:else:not.itm(6)} -attr vt d
load net {abs#3:else:not.itm(7)} -attr vt d
load net {abs#3:else:not.itm(8)} -attr vt d
load net {abs#3:else:not.itm(9)} -attr vt d
load net {abs#3:else:not.itm(10)} -attr vt d
load net {abs#3:else:not.itm(11)} -attr vt d
load net {abs#3:else:not.itm(12)} -attr vt d
load net {abs#3:else:not.itm(13)} -attr vt d
load net {abs#3:else:not.itm(14)} -attr vt d
load netBundle {abs#3:else:not.itm} 15 {abs#3:else:not.itm(0)} {abs#3:else:not.itm(1)} {abs#3:else:not.itm(2)} {abs#3:else:not.itm(3)} {abs#3:else:not.itm(4)} {abs#3:else:not.itm(5)} {abs#3:else:not.itm(6)} {abs#3:else:not.itm(7)} {abs#3:else:not.itm(8)} {abs#3:else:not.itm(9)} {abs#3:else:not.itm(10)} {abs#3:else:not.itm(11)} {abs#3:else:not.itm(12)} {abs#3:else:not.itm(13)} {abs#3:else:not.itm(14)} -attr xrf 42508 -attr oid 227 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {slc(red1#1.sva).itm(0)} -attr vt d
load net {slc(red1#1.sva).itm(1)} -attr vt d
load net {slc(red1#1.sva).itm(2)} -attr vt d
load net {slc(red1#1.sva).itm(3)} -attr vt d
load net {slc(red1#1.sva).itm(4)} -attr vt d
load net {slc(red1#1.sva).itm(5)} -attr vt d
load net {slc(red1#1.sva).itm(6)} -attr vt d
load net {slc(red1#1.sva).itm(7)} -attr vt d
load net {slc(red1#1.sva).itm(8)} -attr vt d
load net {slc(red1#1.sva).itm(9)} -attr vt d
load net {slc(red1#1.sva).itm(10)} -attr vt d
load net {slc(red1#1.sva).itm(11)} -attr vt d
load net {slc(red1#1.sva).itm(12)} -attr vt d
load net {slc(red1#1.sva).itm(13)} -attr vt d
load net {slc(red1#1.sva).itm(14)} -attr vt d
load netBundle {slc(red1#1.sva).itm} 15 {slc(red1#1.sva).itm(0)} {slc(red1#1.sva).itm(1)} {slc(red1#1.sva).itm(2)} {slc(red1#1.sva).itm(3)} {slc(red1#1.sva).itm(4)} {slc(red1#1.sva).itm(5)} {slc(red1#1.sva).itm(6)} {slc(red1#1.sva).itm(7)} {slc(red1#1.sva).itm(8)} {slc(red1#1.sva).itm(9)} {slc(red1#1.sva).itm(10)} {slc(red1#1.sva).itm(11)} {slc(red1#1.sva).itm(12)} {slc(red1#1.sva).itm(13)} {slc(red1#1.sva).itm(14)} -attr xrf 42509 -attr oid 228 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {conc#198.itm(0)} -attr vt d
load net {conc#198.itm(1)} -attr vt d
load net {conc#198.itm(2)} -attr vt d
load net {conc#198.itm(3)} -attr vt d
load net {conc#198.itm(4)} -attr vt d
load net {conc#198.itm(5)} -attr vt d
load net {conc#198.itm(6)} -attr vt d
load net {conc#198.itm(7)} -attr vt d
load net {conc#198.itm(8)} -attr vt d
load net {conc#198.itm(9)} -attr vt d
load net {conc#198.itm(10)} -attr vt d
load net {conc#198.itm(11)} -attr vt d
load net {conc#198.itm(12)} -attr vt d
load net {conc#198.itm(13)} -attr vt d
load net {conc#198.itm(14)} -attr vt d
load net {conc#198.itm(15)} -attr vt d
load netBundle {conc#198.itm} 16 {conc#198.itm(0)} {conc#198.itm(1)} {conc#198.itm(2)} {conc#198.itm(3)} {conc#198.itm(4)} {conc#198.itm(5)} {conc#198.itm(6)} {conc#198.itm(7)} {conc#198.itm(8)} {conc#198.itm(9)} {conc#198.itm(10)} {conc#198.itm(11)} {conc#198.itm(12)} {conc#198.itm(13)} {conc#198.itm(14)} {conc#198.itm(15)} -attr xrf 42510 -attr oid 229 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {slc(red1#1.sva)#1.itm(0)} -attr vt d
load net {slc(red1#1.sva)#1.itm(1)} -attr vt d
load net {slc(red1#1.sva)#1.itm(2)} -attr vt d
load net {slc(red1#1.sva)#1.itm(3)} -attr vt d
load net {slc(red1#1.sva)#1.itm(4)} -attr vt d
load net {slc(red1#1.sva)#1.itm(5)} -attr vt d
load net {slc(red1#1.sva)#1.itm(6)} -attr vt d
load net {slc(red1#1.sva)#1.itm(7)} -attr vt d
load net {slc(red1#1.sva)#1.itm(8)} -attr vt d
load net {slc(red1#1.sva)#1.itm(9)} -attr vt d
load net {slc(red1#1.sva)#1.itm(10)} -attr vt d
load net {slc(red1#1.sva)#1.itm(11)} -attr vt d
load net {slc(red1#1.sva)#1.itm(12)} -attr vt d
load net {slc(red1#1.sva)#1.itm(13)} -attr vt d
load net {slc(red1#1.sva)#1.itm(14)} -attr vt d
load netBundle {slc(red1#1.sva)#1.itm} 15 {slc(red1#1.sva)#1.itm(0)} {slc(red1#1.sva)#1.itm(1)} {slc(red1#1.sva)#1.itm(2)} {slc(red1#1.sva)#1.itm(3)} {slc(red1#1.sva)#1.itm(4)} {slc(red1#1.sva)#1.itm(5)} {slc(red1#1.sva)#1.itm(6)} {slc(red1#1.sva)#1.itm(7)} {slc(red1#1.sva)#1.itm(8)} {slc(red1#1.sva)#1.itm(9)} {slc(red1#1.sva)#1.itm(10)} {slc(red1#1.sva)#1.itm(11)} {slc(red1#1.sva)#1.itm(12)} {slc(red1#1.sva)#1.itm(13)} {slc(red1#1.sva)#1.itm(14)} -attr xrf 42511 -attr oid 230 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva)#1.itm}
load net {ACC4:conc#1.itm(0)} -attr vt d
load net {ACC4:conc#1.itm(1)} -attr vt d
load net {ACC4:conc#1.itm(2)} -attr vt d
load net {ACC4:conc#1.itm(3)} -attr vt d
load net {ACC4:conc#1.itm(4)} -attr vt d
load net {ACC4:conc#1.itm(5)} -attr vt d
load net {ACC4:conc#1.itm(6)} -attr vt d
load net {ACC4:conc#1.itm(7)} -attr vt d
load net {ACC4:conc#1.itm(8)} -attr vt d
load net {ACC4:conc#1.itm(9)} -attr vt d
load net {ACC4:conc#1.itm(10)} -attr vt d
load net {ACC4:conc#1.itm(11)} -attr vt d
load net {ACC4:conc#1.itm(12)} -attr vt d
load net {ACC4:conc#1.itm(13)} -attr vt d
load net {ACC4:conc#1.itm(14)} -attr vt d
load net {ACC4:conc#1.itm(15)} -attr vt d
load netBundle {ACC4:conc#1.itm} 16 {ACC4:conc#1.itm(0)} {ACC4:conc#1.itm(1)} {ACC4:conc#1.itm(2)} {ACC4:conc#1.itm(3)} {ACC4:conc#1.itm(4)} {ACC4:conc#1.itm(5)} {ACC4:conc#1.itm(6)} {ACC4:conc#1.itm(7)} {ACC4:conc#1.itm(8)} {ACC4:conc#1.itm(9)} {ACC4:conc#1.itm(10)} {ACC4:conc#1.itm(11)} {ACC4:conc#1.itm(12)} {ACC4:conc#1.itm(13)} {ACC4:conc#1.itm(14)} {ACC4:conc#1.itm(15)} -attr xrf 42512 -attr oid 231 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(0)} -attr vt d
load net {ACC4:mux.itm(1)} -attr vt d
load net {ACC4:mux.itm(2)} -attr vt d
load net {ACC4:mux.itm(3)} -attr vt d
load net {ACC4:mux.itm(4)} -attr vt d
load net {ACC4:mux.itm(5)} -attr vt d
load net {ACC4:mux.itm(6)} -attr vt d
load net {ACC4:mux.itm(7)} -attr vt d
load net {ACC4:mux.itm(8)} -attr vt d
load net {ACC4:mux.itm(9)} -attr vt d
load net {ACC4:mux.itm(10)} -attr vt d
load net {ACC4:mux.itm(11)} -attr vt d
load net {ACC4:mux.itm(12)} -attr vt d
load net {ACC4:mux.itm(13)} -attr vt d
load net {ACC4:mux.itm(14)} -attr vt d
load netBundle {ACC4:mux.itm} 15 {ACC4:mux.itm(0)} {ACC4:mux.itm(1)} {ACC4:mux.itm(2)} {ACC4:mux.itm(3)} {ACC4:mux.itm(4)} {ACC4:mux.itm(5)} {ACC4:mux.itm(6)} {ACC4:mux.itm(7)} {ACC4:mux.itm(8)} {ACC4:mux.itm(9)} {ACC4:mux.itm(10)} {ACC4:mux.itm(11)} {ACC4:mux.itm(12)} {ACC4:mux.itm(13)} {ACC4:mux.itm(14)} -attr xrf 42513 -attr oid 232 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {abs#4:else:acc.itm(0)} -attr vt d
load net {abs#4:else:acc.itm(1)} -attr vt d
load net {abs#4:else:acc.itm(2)} -attr vt d
load net {abs#4:else:acc.itm(3)} -attr vt d
load net {abs#4:else:acc.itm(4)} -attr vt d
load net {abs#4:else:acc.itm(5)} -attr vt d
load net {abs#4:else:acc.itm(6)} -attr vt d
load net {abs#4:else:acc.itm(7)} -attr vt d
load net {abs#4:else:acc.itm(8)} -attr vt d
load net {abs#4:else:acc.itm(9)} -attr vt d
load net {abs#4:else:acc.itm(10)} -attr vt d
load net {abs#4:else:acc.itm(11)} -attr vt d
load net {abs#4:else:acc.itm(12)} -attr vt d
load net {abs#4:else:acc.itm(13)} -attr vt d
load net {abs#4:else:acc.itm(14)} -attr vt d
load net {abs#4:else:acc.itm(15)} -attr vt d
load netBundle {abs#4:else:acc.itm} 16 {abs#4:else:acc.itm(0)} {abs#4:else:acc.itm(1)} {abs#4:else:acc.itm(2)} {abs#4:else:acc.itm(3)} {abs#4:else:acc.itm(4)} {abs#4:else:acc.itm(5)} {abs#4:else:acc.itm(6)} {abs#4:else:acc.itm(7)} {abs#4:else:acc.itm(8)} {abs#4:else:acc.itm(9)} {abs#4:else:acc.itm(10)} {abs#4:else:acc.itm(11)} {abs#4:else:acc.itm(12)} {abs#4:else:acc.itm(13)} {abs#4:else:acc.itm(14)} {abs#4:else:acc.itm(15)} -attr xrf 42514 -attr oid 233 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:not.itm(0)} -attr vt d
load net {abs#4:else:not.itm(1)} -attr vt d
load net {abs#4:else:not.itm(2)} -attr vt d
load net {abs#4:else:not.itm(3)} -attr vt d
load net {abs#4:else:not.itm(4)} -attr vt d
load net {abs#4:else:not.itm(5)} -attr vt d
load net {abs#4:else:not.itm(6)} -attr vt d
load net {abs#4:else:not.itm(7)} -attr vt d
load net {abs#4:else:not.itm(8)} -attr vt d
load net {abs#4:else:not.itm(9)} -attr vt d
load net {abs#4:else:not.itm(10)} -attr vt d
load net {abs#4:else:not.itm(11)} -attr vt d
load net {abs#4:else:not.itm(12)} -attr vt d
load net {abs#4:else:not.itm(13)} -attr vt d
load net {abs#4:else:not.itm(14)} -attr vt d
load netBundle {abs#4:else:not.itm} 15 {abs#4:else:not.itm(0)} {abs#4:else:not.itm(1)} {abs#4:else:not.itm(2)} {abs#4:else:not.itm(3)} {abs#4:else:not.itm(4)} {abs#4:else:not.itm(5)} {abs#4:else:not.itm(6)} {abs#4:else:not.itm(7)} {abs#4:else:not.itm(8)} {abs#4:else:not.itm(9)} {abs#4:else:not.itm(10)} {abs#4:else:not.itm(11)} {abs#4:else:not.itm(12)} {abs#4:else:not.itm(13)} {abs#4:else:not.itm(14)} -attr xrf 42515 -attr oid 234 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {slc(green1#1.sva).itm(0)} -attr vt d
load net {slc(green1#1.sva).itm(1)} -attr vt d
load net {slc(green1#1.sva).itm(2)} -attr vt d
load net {slc(green1#1.sva).itm(3)} -attr vt d
load net {slc(green1#1.sva).itm(4)} -attr vt d
load net {slc(green1#1.sva).itm(5)} -attr vt d
load net {slc(green1#1.sva).itm(6)} -attr vt d
load net {slc(green1#1.sva).itm(7)} -attr vt d
load net {slc(green1#1.sva).itm(8)} -attr vt d
load net {slc(green1#1.sva).itm(9)} -attr vt d
load net {slc(green1#1.sva).itm(10)} -attr vt d
load net {slc(green1#1.sva).itm(11)} -attr vt d
load net {slc(green1#1.sva).itm(12)} -attr vt d
load net {slc(green1#1.sva).itm(13)} -attr vt d
load net {slc(green1#1.sva).itm(14)} -attr vt d
load netBundle {slc(green1#1.sva).itm} 15 {slc(green1#1.sva).itm(0)} {slc(green1#1.sva).itm(1)} {slc(green1#1.sva).itm(2)} {slc(green1#1.sva).itm(3)} {slc(green1#1.sva).itm(4)} {slc(green1#1.sva).itm(5)} {slc(green1#1.sva).itm(6)} {slc(green1#1.sva).itm(7)} {slc(green1#1.sva).itm(8)} {slc(green1#1.sva).itm(9)} {slc(green1#1.sva).itm(10)} {slc(green1#1.sva).itm(11)} {slc(green1#1.sva).itm(12)} {slc(green1#1.sva).itm(13)} {slc(green1#1.sva).itm(14)} -attr xrf 42516 -attr oid 235 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {conc#199.itm(0)} -attr vt d
load net {conc#199.itm(1)} -attr vt d
load net {conc#199.itm(2)} -attr vt d
load net {conc#199.itm(3)} -attr vt d
load net {conc#199.itm(4)} -attr vt d
load net {conc#199.itm(5)} -attr vt d
load net {conc#199.itm(6)} -attr vt d
load net {conc#199.itm(7)} -attr vt d
load net {conc#199.itm(8)} -attr vt d
load net {conc#199.itm(9)} -attr vt d
load net {conc#199.itm(10)} -attr vt d
load net {conc#199.itm(11)} -attr vt d
load net {conc#199.itm(12)} -attr vt d
load net {conc#199.itm(13)} -attr vt d
load net {conc#199.itm(14)} -attr vt d
load net {conc#199.itm(15)} -attr vt d
load netBundle {conc#199.itm} 16 {conc#199.itm(0)} {conc#199.itm(1)} {conc#199.itm(2)} {conc#199.itm(3)} {conc#199.itm(4)} {conc#199.itm(5)} {conc#199.itm(6)} {conc#199.itm(7)} {conc#199.itm(8)} {conc#199.itm(9)} {conc#199.itm(10)} {conc#199.itm(11)} {conc#199.itm(12)} {conc#199.itm(13)} {conc#199.itm(14)} {conc#199.itm(15)} -attr xrf 42517 -attr oid 236 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {slc(green1#1.sva)#1.itm(0)} -attr vt d
load net {slc(green1#1.sva)#1.itm(1)} -attr vt d
load net {slc(green1#1.sva)#1.itm(2)} -attr vt d
load net {slc(green1#1.sva)#1.itm(3)} -attr vt d
load net {slc(green1#1.sva)#1.itm(4)} -attr vt d
load net {slc(green1#1.sva)#1.itm(5)} -attr vt d
load net {slc(green1#1.sva)#1.itm(6)} -attr vt d
load net {slc(green1#1.sva)#1.itm(7)} -attr vt d
load net {slc(green1#1.sva)#1.itm(8)} -attr vt d
load net {slc(green1#1.sva)#1.itm(9)} -attr vt d
load net {slc(green1#1.sva)#1.itm(10)} -attr vt d
load net {slc(green1#1.sva)#1.itm(11)} -attr vt d
load net {slc(green1#1.sva)#1.itm(12)} -attr vt d
load net {slc(green1#1.sva)#1.itm(13)} -attr vt d
load net {slc(green1#1.sva)#1.itm(14)} -attr vt d
load netBundle {slc(green1#1.sva)#1.itm} 15 {slc(green1#1.sva)#1.itm(0)} {slc(green1#1.sva)#1.itm(1)} {slc(green1#1.sva)#1.itm(2)} {slc(green1#1.sva)#1.itm(3)} {slc(green1#1.sva)#1.itm(4)} {slc(green1#1.sva)#1.itm(5)} {slc(green1#1.sva)#1.itm(6)} {slc(green1#1.sva)#1.itm(7)} {slc(green1#1.sva)#1.itm(8)} {slc(green1#1.sva)#1.itm(9)} {slc(green1#1.sva)#1.itm(10)} {slc(green1#1.sva)#1.itm(11)} {slc(green1#1.sva)#1.itm(12)} {slc(green1#1.sva)#1.itm(13)} {slc(green1#1.sva)#1.itm(14)} -attr xrf 42518 -attr oid 237 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva)#1.itm}
load net {ACC4:conc#2.itm(0)} -attr vt d
load net {ACC4:conc#2.itm(1)} -attr vt d
load net {ACC4:conc#2.itm(2)} -attr vt d
load net {ACC4:conc#2.itm(3)} -attr vt d
load net {ACC4:conc#2.itm(4)} -attr vt d
load net {ACC4:conc#2.itm(5)} -attr vt d
load net {ACC4:conc#2.itm(6)} -attr vt d
load net {ACC4:conc#2.itm(7)} -attr vt d
load net {ACC4:conc#2.itm(8)} -attr vt d
load net {ACC4:conc#2.itm(9)} -attr vt d
load net {ACC4:conc#2.itm(10)} -attr vt d
load net {ACC4:conc#2.itm(11)} -attr vt d
load net {ACC4:conc#2.itm(12)} -attr vt d
load net {ACC4:conc#2.itm(13)} -attr vt d
load net {ACC4:conc#2.itm(14)} -attr vt d
load net {ACC4:conc#2.itm(15)} -attr vt d
load netBundle {ACC4:conc#2.itm} 16 {ACC4:conc#2.itm(0)} {ACC4:conc#2.itm(1)} {ACC4:conc#2.itm(2)} {ACC4:conc#2.itm(3)} {ACC4:conc#2.itm(4)} {ACC4:conc#2.itm(5)} {ACC4:conc#2.itm(6)} {ACC4:conc#2.itm(7)} {ACC4:conc#2.itm(8)} {ACC4:conc#2.itm(9)} {ACC4:conc#2.itm(10)} {ACC4:conc#2.itm(11)} {ACC4:conc#2.itm(12)} {ACC4:conc#2.itm(13)} {ACC4:conc#2.itm(14)} {ACC4:conc#2.itm(15)} -attr xrf 42519 -attr oid 238 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(0)} -attr vt d
load net {ACC4:mux#13.itm(1)} -attr vt d
load net {ACC4:mux#13.itm(2)} -attr vt d
load net {ACC4:mux#13.itm(3)} -attr vt d
load net {ACC4:mux#13.itm(4)} -attr vt d
load net {ACC4:mux#13.itm(5)} -attr vt d
load net {ACC4:mux#13.itm(6)} -attr vt d
load net {ACC4:mux#13.itm(7)} -attr vt d
load net {ACC4:mux#13.itm(8)} -attr vt d
load net {ACC4:mux#13.itm(9)} -attr vt d
load net {ACC4:mux#13.itm(10)} -attr vt d
load net {ACC4:mux#13.itm(11)} -attr vt d
load net {ACC4:mux#13.itm(12)} -attr vt d
load net {ACC4:mux#13.itm(13)} -attr vt d
load net {ACC4:mux#13.itm(14)} -attr vt d
load netBundle {ACC4:mux#13.itm} 15 {ACC4:mux#13.itm(0)} {ACC4:mux#13.itm(1)} {ACC4:mux#13.itm(2)} {ACC4:mux#13.itm(3)} {ACC4:mux#13.itm(4)} {ACC4:mux#13.itm(5)} {ACC4:mux#13.itm(6)} {ACC4:mux#13.itm(7)} {ACC4:mux#13.itm(8)} {ACC4:mux#13.itm(9)} {ACC4:mux#13.itm(10)} {ACC4:mux#13.itm(11)} {ACC4:mux#13.itm(12)} {ACC4:mux#13.itm(13)} {ACC4:mux#13.itm(14)} -attr xrf 42520 -attr oid 239 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {abs#5:else:acc.itm(0)} -attr vt d
load net {abs#5:else:acc.itm(1)} -attr vt d
load net {abs#5:else:acc.itm(2)} -attr vt d
load net {abs#5:else:acc.itm(3)} -attr vt d
load net {abs#5:else:acc.itm(4)} -attr vt d
load net {abs#5:else:acc.itm(5)} -attr vt d
load net {abs#5:else:acc.itm(6)} -attr vt d
load net {abs#5:else:acc.itm(7)} -attr vt d
load net {abs#5:else:acc.itm(8)} -attr vt d
load net {abs#5:else:acc.itm(9)} -attr vt d
load net {abs#5:else:acc.itm(10)} -attr vt d
load net {abs#5:else:acc.itm(11)} -attr vt d
load net {abs#5:else:acc.itm(12)} -attr vt d
load net {abs#5:else:acc.itm(13)} -attr vt d
load net {abs#5:else:acc.itm(14)} -attr vt d
load net {abs#5:else:acc.itm(15)} -attr vt d
load netBundle {abs#5:else:acc.itm} 16 {abs#5:else:acc.itm(0)} {abs#5:else:acc.itm(1)} {abs#5:else:acc.itm(2)} {abs#5:else:acc.itm(3)} {abs#5:else:acc.itm(4)} {abs#5:else:acc.itm(5)} {abs#5:else:acc.itm(6)} {abs#5:else:acc.itm(7)} {abs#5:else:acc.itm(8)} {abs#5:else:acc.itm(9)} {abs#5:else:acc.itm(10)} {abs#5:else:acc.itm(11)} {abs#5:else:acc.itm(12)} {abs#5:else:acc.itm(13)} {abs#5:else:acc.itm(14)} {abs#5:else:acc.itm(15)} -attr xrf 42521 -attr oid 240 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:not.itm(0)} -attr vt d
load net {abs#5:else:not.itm(1)} -attr vt d
load net {abs#5:else:not.itm(2)} -attr vt d
load net {abs#5:else:not.itm(3)} -attr vt d
load net {abs#5:else:not.itm(4)} -attr vt d
load net {abs#5:else:not.itm(5)} -attr vt d
load net {abs#5:else:not.itm(6)} -attr vt d
load net {abs#5:else:not.itm(7)} -attr vt d
load net {abs#5:else:not.itm(8)} -attr vt d
load net {abs#5:else:not.itm(9)} -attr vt d
load net {abs#5:else:not.itm(10)} -attr vt d
load net {abs#5:else:not.itm(11)} -attr vt d
load net {abs#5:else:not.itm(12)} -attr vt d
load net {abs#5:else:not.itm(13)} -attr vt d
load net {abs#5:else:not.itm(14)} -attr vt d
load netBundle {abs#5:else:not.itm} 15 {abs#5:else:not.itm(0)} {abs#5:else:not.itm(1)} {abs#5:else:not.itm(2)} {abs#5:else:not.itm(3)} {abs#5:else:not.itm(4)} {abs#5:else:not.itm(5)} {abs#5:else:not.itm(6)} {abs#5:else:not.itm(7)} {abs#5:else:not.itm(8)} {abs#5:else:not.itm(9)} {abs#5:else:not.itm(10)} {abs#5:else:not.itm(11)} {abs#5:else:not.itm(12)} {abs#5:else:not.itm(13)} {abs#5:else:not.itm(14)} -attr xrf 42522 -attr oid 241 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {slc(blue1#1.sva).itm(0)} -attr vt d
load net {slc(blue1#1.sva).itm(1)} -attr vt d
load net {slc(blue1#1.sva).itm(2)} -attr vt d
load net {slc(blue1#1.sva).itm(3)} -attr vt d
load net {slc(blue1#1.sva).itm(4)} -attr vt d
load net {slc(blue1#1.sva).itm(5)} -attr vt d
load net {slc(blue1#1.sva).itm(6)} -attr vt d
load net {slc(blue1#1.sva).itm(7)} -attr vt d
load net {slc(blue1#1.sva).itm(8)} -attr vt d
load net {slc(blue1#1.sva).itm(9)} -attr vt d
load net {slc(blue1#1.sva).itm(10)} -attr vt d
load net {slc(blue1#1.sva).itm(11)} -attr vt d
load net {slc(blue1#1.sva).itm(12)} -attr vt d
load net {slc(blue1#1.sva).itm(13)} -attr vt d
load net {slc(blue1#1.sva).itm(14)} -attr vt d
load netBundle {slc(blue1#1.sva).itm} 15 {slc(blue1#1.sva).itm(0)} {slc(blue1#1.sva).itm(1)} {slc(blue1#1.sva).itm(2)} {slc(blue1#1.sva).itm(3)} {slc(blue1#1.sva).itm(4)} {slc(blue1#1.sva).itm(5)} {slc(blue1#1.sva).itm(6)} {slc(blue1#1.sva).itm(7)} {slc(blue1#1.sva).itm(8)} {slc(blue1#1.sva).itm(9)} {slc(blue1#1.sva).itm(10)} {slc(blue1#1.sva).itm(11)} {slc(blue1#1.sva).itm(12)} {slc(blue1#1.sva).itm(13)} {slc(blue1#1.sva).itm(14)} -attr xrf 42523 -attr oid 242 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {conc#200.itm(0)} -attr vt d
load net {conc#200.itm(1)} -attr vt d
load net {conc#200.itm(2)} -attr vt d
load net {conc#200.itm(3)} -attr vt d
load net {conc#200.itm(4)} -attr vt d
load net {conc#200.itm(5)} -attr vt d
load net {conc#200.itm(6)} -attr vt d
load net {conc#200.itm(7)} -attr vt d
load net {conc#200.itm(8)} -attr vt d
load net {conc#200.itm(9)} -attr vt d
load net {conc#200.itm(10)} -attr vt d
load net {conc#200.itm(11)} -attr vt d
load net {conc#200.itm(12)} -attr vt d
load net {conc#200.itm(13)} -attr vt d
load net {conc#200.itm(14)} -attr vt d
load net {conc#200.itm(15)} -attr vt d
load netBundle {conc#200.itm} 16 {conc#200.itm(0)} {conc#200.itm(1)} {conc#200.itm(2)} {conc#200.itm(3)} {conc#200.itm(4)} {conc#200.itm(5)} {conc#200.itm(6)} {conc#200.itm(7)} {conc#200.itm(8)} {conc#200.itm(9)} {conc#200.itm(10)} {conc#200.itm(11)} {conc#200.itm(12)} {conc#200.itm(13)} {conc#200.itm(14)} {conc#200.itm(15)} -attr xrf 42524 -attr oid 243 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {slc(blue1#1.sva)#1.itm(0)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(1)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(2)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(3)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(4)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(5)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(6)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(7)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(8)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(9)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(10)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(11)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(12)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(13)} -attr vt d
load net {slc(blue1#1.sva)#1.itm(14)} -attr vt d
load netBundle {slc(blue1#1.sva)#1.itm} 15 {slc(blue1#1.sva)#1.itm(0)} {slc(blue1#1.sva)#1.itm(1)} {slc(blue1#1.sva)#1.itm(2)} {slc(blue1#1.sva)#1.itm(3)} {slc(blue1#1.sva)#1.itm(4)} {slc(blue1#1.sva)#1.itm(5)} {slc(blue1#1.sva)#1.itm(6)} {slc(blue1#1.sva)#1.itm(7)} {slc(blue1#1.sva)#1.itm(8)} {slc(blue1#1.sva)#1.itm(9)} {slc(blue1#1.sva)#1.itm(10)} {slc(blue1#1.sva)#1.itm(11)} {slc(blue1#1.sva)#1.itm(12)} {slc(blue1#1.sva)#1.itm(13)} {slc(blue1#1.sva)#1.itm(14)} -attr xrf 42525 -attr oid 244 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva)#1.itm}
load net {ACC4:conc#3.itm(0)} -attr vt d
load net {ACC4:conc#3.itm(1)} -attr vt d
load net {ACC4:conc#3.itm(2)} -attr vt d
load net {ACC4:conc#3.itm(3)} -attr vt d
load net {ACC4:conc#3.itm(4)} -attr vt d
load net {ACC4:conc#3.itm(5)} -attr vt d
load net {ACC4:conc#3.itm(6)} -attr vt d
load net {ACC4:conc#3.itm(7)} -attr vt d
load net {ACC4:conc#3.itm(8)} -attr vt d
load net {ACC4:conc#3.itm(9)} -attr vt d
load net {ACC4:conc#3.itm(10)} -attr vt d
load net {ACC4:conc#3.itm(11)} -attr vt d
load net {ACC4:conc#3.itm(12)} -attr vt d
load net {ACC4:conc#3.itm(13)} -attr vt d
load net {ACC4:conc#3.itm(14)} -attr vt d
load net {ACC4:conc#3.itm(15)} -attr vt d
load netBundle {ACC4:conc#3.itm} 16 {ACC4:conc#3.itm(0)} {ACC4:conc#3.itm(1)} {ACC4:conc#3.itm(2)} {ACC4:conc#3.itm(3)} {ACC4:conc#3.itm(4)} {ACC4:conc#3.itm(5)} {ACC4:conc#3.itm(6)} {ACC4:conc#3.itm(7)} {ACC4:conc#3.itm(8)} {ACC4:conc#3.itm(9)} {ACC4:conc#3.itm(10)} {ACC4:conc#3.itm(11)} {ACC4:conc#3.itm(12)} {ACC4:conc#3.itm(13)} {ACC4:conc#3.itm(14)} {ACC4:conc#3.itm(15)} -attr xrf 42526 -attr oid 245 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(0)} -attr vt d
load net {ACC4:mux#14.itm(1)} -attr vt d
load net {ACC4:mux#14.itm(2)} -attr vt d
load net {ACC4:mux#14.itm(3)} -attr vt d
load net {ACC4:mux#14.itm(4)} -attr vt d
load net {ACC4:mux#14.itm(5)} -attr vt d
load net {ACC4:mux#14.itm(6)} -attr vt d
load net {ACC4:mux#14.itm(7)} -attr vt d
load net {ACC4:mux#14.itm(8)} -attr vt d
load net {ACC4:mux#14.itm(9)} -attr vt d
load net {ACC4:mux#14.itm(10)} -attr vt d
load net {ACC4:mux#14.itm(11)} -attr vt d
load net {ACC4:mux#14.itm(12)} -attr vt d
load net {ACC4:mux#14.itm(13)} -attr vt d
load net {ACC4:mux#14.itm(14)} -attr vt d
load netBundle {ACC4:mux#14.itm} 15 {ACC4:mux#14.itm(0)} {ACC4:mux#14.itm(1)} {ACC4:mux#14.itm(2)} {ACC4:mux#14.itm(3)} {ACC4:mux#14.itm(4)} {ACC4:mux#14.itm(5)} {ACC4:mux#14.itm(6)} {ACC4:mux#14.itm(7)} {ACC4:mux#14.itm(8)} {ACC4:mux#14.itm(9)} {ACC4:mux#14.itm(10)} {ACC4:mux#14.itm(11)} {ACC4:mux#14.itm(12)} {ACC4:mux#14.itm(13)} {ACC4:mux#14.itm(14)} -attr xrf 42527 -attr oid 246 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {FRAME:intensity:conc#81.itm(0)} -attr vt d
load net {FRAME:intensity:conc#81.itm(1)} -attr vt d
load net {FRAME:intensity:conc#81.itm(2)} -attr vt d
load net {FRAME:intensity:conc#81.itm(3)} -attr vt d
load net {FRAME:intensity:conc#81.itm(4)} -attr vt d
load net {FRAME:intensity:conc#81.itm(5)} -attr vt d
load net {FRAME:intensity:conc#81.itm(6)} -attr vt d
load net {FRAME:intensity:conc#81.itm(7)} -attr vt d
load net {FRAME:intensity:conc#81.itm(8)} -attr vt d
load net {FRAME:intensity:conc#81.itm(9)} -attr vt d
load netBundle {FRAME:intensity:conc#81.itm} 10 {FRAME:intensity:conc#81.itm(0)} {FRAME:intensity:conc#81.itm(1)} {FRAME:intensity:conc#81.itm(2)} {FRAME:intensity:conc#81.itm(3)} {FRAME:intensity:conc#81.itm(4)} {FRAME:intensity:conc#81.itm(5)} {FRAME:intensity:conc#81.itm(6)} {FRAME:intensity:conc#81.itm(7)} {FRAME:intensity:conc#81.itm(8)} {FRAME:intensity:conc#81.itm(9)} -attr xrf 42528 -attr oid 247 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(0)} -attr vt d
load net {FRAME:intensity:acc#18.itm(1)} -attr vt d
load net {FRAME:intensity:acc#18.itm(2)} -attr vt d
load net {FRAME:intensity:acc#18.itm(3)} -attr vt d
load net {FRAME:intensity:acc#18.itm(4)} -attr vt d
load net {FRAME:intensity:acc#18.itm(5)} -attr vt d
load net {FRAME:intensity:acc#18.itm(6)} -attr vt d
load net {FRAME:intensity:acc#18.itm(7)} -attr vt d
load net {FRAME:intensity:acc#18.itm(8)} -attr vt d
load netBundle {FRAME:intensity:acc#18.itm} 9 {FRAME:intensity:acc#18.itm(0)} {FRAME:intensity:acc#18.itm(1)} {FRAME:intensity:acc#18.itm(2)} {FRAME:intensity:acc#18.itm(3)} {FRAME:intensity:acc#18.itm(4)} {FRAME:intensity:acc#18.itm(5)} {FRAME:intensity:acc#18.itm(6)} {FRAME:intensity:acc#18.itm(7)} {FRAME:intensity:acc#18.itm(8)} -attr xrf 42529 -attr oid 248 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {conc#201.itm(0)} -attr vt d
load net {conc#201.itm(1)} -attr vt d
load net {conc#201.itm(2)} -attr vt d
load net {conc#201.itm(3)} -attr vt d
load net {conc#201.itm(4)} -attr vt d
load net {conc#201.itm(5)} -attr vt d
load net {conc#201.itm(6)} -attr vt d
load net {conc#201.itm(7)} -attr vt d
load netBundle {conc#201.itm} 8 {conc#201.itm(0)} {conc#201.itm(1)} {conc#201.itm(2)} {conc#201.itm(3)} {conc#201.itm(4)} {conc#201.itm(5)} {conc#201.itm(6)} {conc#201.itm(7)} -attr xrf 42530 -attr oid 249 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {FRAME:intensity:exs#12.itm(0)} -attr vt d
load net {FRAME:intensity:exs#12.itm(1)} -attr vt d
load netBundle {FRAME:intensity:exs#12.itm} 2 {FRAME:intensity:exs#12.itm(0)} {FRAME:intensity:exs#12.itm(1)} -attr xrf 42531 -attr oid 250 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:exs#12.itm}
load net {FRAME:intensity:slc#13.itm(0)} -attr vt d
load net {FRAME:intensity:slc#13.itm(1)} -attr vt d
load net {FRAME:intensity:slc#13.itm(2)} -attr vt d
load net {FRAME:intensity:slc#13.itm(3)} -attr vt d
load net {FRAME:intensity:slc#13.itm(4)} -attr vt d
load net {FRAME:intensity:slc#13.itm(5)} -attr vt d
load net {FRAME:intensity:slc#13.itm(6)} -attr vt d
load net {FRAME:intensity:slc#13.itm(7)} -attr vt d
load netBundle {FRAME:intensity:slc#13.itm} 8 {FRAME:intensity:slc#13.itm(0)} {FRAME:intensity:slc#13.itm(1)} {FRAME:intensity:slc#13.itm(2)} {FRAME:intensity:slc#13.itm(3)} {FRAME:intensity:slc#13.itm(4)} {FRAME:intensity:slc#13.itm(5)} {FRAME:intensity:slc#13.itm(6)} {FRAME:intensity:slc#13.itm(7)} -attr xrf 42532 -attr oid 251 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(0)} -attr vt d
load net {FRAME:intensity:acc#14.itm(1)} -attr vt d
load net {FRAME:intensity:acc#14.itm(2)} -attr vt d
load net {FRAME:intensity:acc#14.itm(3)} -attr vt d
load net {FRAME:intensity:acc#14.itm(4)} -attr vt d
load net {FRAME:intensity:acc#14.itm(5)} -attr vt d
load net {FRAME:intensity:acc#14.itm(6)} -attr vt d
load net {FRAME:intensity:acc#14.itm(7)} -attr vt d
load net {FRAME:intensity:acc#14.itm(8)} -attr vt d
load netBundle {FRAME:intensity:acc#14.itm} 9 {FRAME:intensity:acc#14.itm(0)} {FRAME:intensity:acc#14.itm(1)} {FRAME:intensity:acc#14.itm(2)} {FRAME:intensity:acc#14.itm(3)} {FRAME:intensity:acc#14.itm(4)} {FRAME:intensity:acc#14.itm(5)} {FRAME:intensity:acc#14.itm(6)} {FRAME:intensity:acc#14.itm(7)} {FRAME:intensity:acc#14.itm(8)} -attr xrf 42533 -attr oid 252 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {conc#202.itm(0)} -attr vt d
load net {conc#202.itm(1)} -attr vt d
load net {conc#202.itm(2)} -attr vt d
load net {conc#202.itm(3)} -attr vt d
load net {conc#202.itm(4)} -attr vt d
load net {conc#202.itm(5)} -attr vt d
load net {conc#202.itm(6)} -attr vt d
load net {conc#202.itm(7)} -attr vt d
load net {conc#202.itm(8)} -attr vt d
load netBundle {conc#202.itm} 9 {conc#202.itm(0)} {conc#202.itm(1)} {conc#202.itm(2)} {conc#202.itm(3)} {conc#202.itm(4)} {conc#202.itm(5)} {conc#202.itm(6)} {conc#202.itm(7)} {conc#202.itm(8)} -attr xrf 42534 -attr oid 253 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {FRAME:intensity:exs#15.itm(0)} -attr vt d
load net {FRAME:intensity:exs#15.itm(1)} -attr vt d
load netBundle {FRAME:intensity:exs#15.itm} 2 {FRAME:intensity:exs#15.itm(0)} {FRAME:intensity:exs#15.itm(1)} -attr xrf 42535 -attr oid 254 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:exs#15.itm}
load net {FRAME:intensity:conc#77.itm(0)} -attr vt d
load net {FRAME:intensity:conc#77.itm(1)} -attr vt d
load net {FRAME:intensity:conc#77.itm(2)} -attr vt d
load net {FRAME:intensity:conc#77.itm(3)} -attr vt d
load net {FRAME:intensity:conc#77.itm(4)} -attr vt d
load net {FRAME:intensity:conc#77.itm(5)} -attr vt d
load net {FRAME:intensity:conc#77.itm(6)} -attr vt d
load net {FRAME:intensity:conc#77.itm(7)} -attr vt d
load netBundle {FRAME:intensity:conc#77.itm} 8 {FRAME:intensity:conc#77.itm(0)} {FRAME:intensity:conc#77.itm(1)} {FRAME:intensity:conc#77.itm(2)} {FRAME:intensity:conc#77.itm(3)} {FRAME:intensity:conc#77.itm(4)} {FRAME:intensity:conc#77.itm(5)} {FRAME:intensity:conc#77.itm(6)} {FRAME:intensity:conc#77.itm(7)} -attr xrf 42536 -attr oid 255 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:slc#8.itm(0)} -attr vt d
load net {FRAME:intensity:slc#8.itm(1)} -attr vt d
load net {FRAME:intensity:slc#8.itm(2)} -attr vt d
load net {FRAME:intensity:slc#8.itm(3)} -attr vt d
load net {FRAME:intensity:slc#8.itm(4)} -attr vt d
load net {FRAME:intensity:slc#8.itm(5)} -attr vt d
load net {FRAME:intensity:slc#8.itm(6)} -attr vt d
load netBundle {FRAME:intensity:slc#8.itm} 7 {FRAME:intensity:slc#8.itm(0)} {FRAME:intensity:slc#8.itm(1)} {FRAME:intensity:slc#8.itm(2)} {FRAME:intensity:slc#8.itm(3)} {FRAME:intensity:slc#8.itm(4)} {FRAME:intensity:slc#8.itm(5)} {FRAME:intensity:slc#8.itm(6)} -attr xrf 42537 -attr oid 256 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#8.itm}
load net {FRAME:intensity:acc#12.itm(0)} -attr vt d
load net {FRAME:intensity:acc#12.itm(1)} -attr vt d
load net {FRAME:intensity:acc#12.itm(2)} -attr vt d
load net {FRAME:intensity:acc#12.itm(3)} -attr vt d
load net {FRAME:intensity:acc#12.itm(4)} -attr vt d
load net {FRAME:intensity:acc#12.itm(5)} -attr vt d
load net {FRAME:intensity:acc#12.itm(6)} -attr vt d
load net {FRAME:intensity:acc#12.itm(7)} -attr vt d
load netBundle {FRAME:intensity:acc#12.itm} 8 {FRAME:intensity:acc#12.itm(0)} {FRAME:intensity:acc#12.itm(1)} {FRAME:intensity:acc#12.itm(2)} {FRAME:intensity:acc#12.itm(3)} {FRAME:intensity:acc#12.itm(4)} {FRAME:intensity:acc#12.itm(5)} {FRAME:intensity:acc#12.itm(6)} {FRAME:intensity:acc#12.itm(7)} -attr xrf 42538 -attr oid 257 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {conc#203.itm(0)} -attr vt d
load net {conc#203.itm(1)} -attr vt d
load net {conc#203.itm(2)} -attr vt d
load net {conc#203.itm(3)} -attr vt d
load net {conc#203.itm(4)} -attr vt d
load net {conc#203.itm(5)} -attr vt d
load net {conc#203.itm(6)} -attr vt d
load netBundle {conc#203.itm} 7 {conc#203.itm(0)} {conc#203.itm(1)} {conc#203.itm(2)} {conc#203.itm(3)} {conc#203.itm(4)} {conc#203.itm(5)} {conc#203.itm(6)} -attr xrf 42539 -attr oid 258 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {FRAME:intensity:exs#18.itm(0)} -attr vt d
load net {FRAME:intensity:exs#18.itm(1)} -attr vt d
load netBundle {FRAME:intensity:exs#18.itm} 2 {FRAME:intensity:exs#18.itm(0)} {FRAME:intensity:exs#18.itm(1)} -attr xrf 42540 -attr oid 259 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:exs#18.itm}
load net {conc#204.itm(0)} -attr vt d
load net {conc#204.itm(1)} -attr vt d
load net {conc#204.itm(2)} -attr vt d
load net {conc#204.itm(3)} -attr vt d
load net {conc#204.itm(4)} -attr vt d
load net {conc#204.itm(5)} -attr vt d
load netBundle {conc#204.itm} 6 {conc#204.itm(0)} {conc#204.itm(1)} {conc#204.itm(2)} {conc#204.itm(3)} {conc#204.itm(4)} {conc#204.itm(5)} -attr xrf 42541 -attr oid 260 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#204.itm}
load net {conc#205.itm(0)} -attr vt d
load net {conc#205.itm(1)} -attr vt d
load net {conc#205.itm(2)} -attr vt d
load netBundle {conc#205.itm} 3 {conc#205.itm(0)} {conc#205.itm(1)} {conc#205.itm(2)} -attr xrf 42542 -attr oid 261 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {FRAME:intensity:conc#80.itm(0)} -attr vt d
load net {FRAME:intensity:conc#80.itm(1)} -attr vt d
load netBundle {FRAME:intensity:conc#80.itm} 2 {FRAME:intensity:conc#80.itm(0)} {FRAME:intensity:conc#80.itm(1)} -attr xrf 42543 -attr oid 262 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#80.itm}
load net {FRAME:intensity:acc#15.itm(0)} -attr vt d
load net {FRAME:intensity:acc#15.itm(1)} -attr vt d
load net {FRAME:intensity:acc#15.itm(2)} -attr vt d
load net {FRAME:intensity:acc#15.itm(3)} -attr vt d
load net {FRAME:intensity:acc#15.itm(4)} -attr vt d
load net {FRAME:intensity:acc#15.itm(5)} -attr vt d
load net {FRAME:intensity:acc#15.itm(6)} -attr vt d
load net {FRAME:intensity:acc#15.itm(7)} -attr vt d
load net {FRAME:intensity:acc#15.itm(8)} -attr vt d
load net {FRAME:intensity:acc#15.itm(9)} -attr vt d
load netBundle {FRAME:intensity:acc#15.itm} 10 {FRAME:intensity:acc#15.itm(0)} {FRAME:intensity:acc#15.itm(1)} {FRAME:intensity:acc#15.itm(2)} {FRAME:intensity:acc#15.itm(3)} {FRAME:intensity:acc#15.itm(4)} {FRAME:intensity:acc#15.itm(5)} {FRAME:intensity:acc#15.itm(6)} {FRAME:intensity:acc#15.itm(7)} {FRAME:intensity:acc#15.itm(8)} {FRAME:intensity:acc#15.itm(9)} -attr xrf 42544 -attr oid 263 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {conc#206.itm(0)} -attr vt d
load net {conc#206.itm(1)} -attr vt d
load net {conc#206.itm(2)} -attr vt d
load net {conc#206.itm(3)} -attr vt d
load net {conc#206.itm(4)} -attr vt d
load net {conc#206.itm(5)} -attr vt d
load net {conc#206.itm(6)} -attr vt d
load net {conc#206.itm(7)} -attr vt d
load net {conc#206.itm(8)} -attr vt d
load netBundle {conc#206.itm} 9 {conc#206.itm(0)} {conc#206.itm(1)} {conc#206.itm(2)} {conc#206.itm(3)} {conc#206.itm(4)} {conc#206.itm(5)} {conc#206.itm(6)} {conc#206.itm(7)} {conc#206.itm(8)} -attr xrf 42545 -attr oid 264 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:intensity:slc.itm(0)} -attr vt d
load net {FRAME:intensity:slc.itm(1)} -attr vt d
load net {FRAME:intensity:slc.itm(2)} -attr vt d
load net {FRAME:intensity:slc.itm(3)} -attr vt d
load net {FRAME:intensity:slc.itm(4)} -attr vt d
load net {FRAME:intensity:slc.itm(5)} -attr vt d
load net {FRAME:intensity:slc.itm(6)} -attr vt d
load net {FRAME:intensity:slc.itm(7)} -attr vt d
load netBundle {FRAME:intensity:slc.itm} 8 {FRAME:intensity:slc.itm(0)} {FRAME:intensity:slc.itm(1)} {FRAME:intensity:slc.itm(2)} {FRAME:intensity:slc.itm(3)} {FRAME:intensity:slc.itm(4)} {FRAME:intensity:slc.itm(5)} {FRAME:intensity:slc.itm(6)} {FRAME:intensity:slc.itm(7)} -attr xrf 42546 -attr oid 265 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(0)} -attr vt d
load net {FRAME:intensity:acc#13.itm(1)} -attr vt d
load net {FRAME:intensity:acc#13.itm(2)} -attr vt d
load net {FRAME:intensity:acc#13.itm(3)} -attr vt d
load net {FRAME:intensity:acc#13.itm(4)} -attr vt d
load net {FRAME:intensity:acc#13.itm(5)} -attr vt d
load net {FRAME:intensity:acc#13.itm(6)} -attr vt d
load net {FRAME:intensity:acc#13.itm(7)} -attr vt d
load net {FRAME:intensity:acc#13.itm(8)} -attr vt d
load netBundle {FRAME:intensity:acc#13.itm} 9 {FRAME:intensity:acc#13.itm(0)} {FRAME:intensity:acc#13.itm(1)} {FRAME:intensity:acc#13.itm(2)} {FRAME:intensity:acc#13.itm(3)} {FRAME:intensity:acc#13.itm(4)} {FRAME:intensity:acc#13.itm(5)} {FRAME:intensity:acc#13.itm(6)} {FRAME:intensity:acc#13.itm(7)} {FRAME:intensity:acc#13.itm(8)} -attr xrf 42547 -attr oid 266 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {conc#207.itm(0)} -attr vt d
load net {conc#207.itm(1)} -attr vt d
load net {conc#207.itm(2)} -attr vt d
load net {conc#207.itm(3)} -attr vt d
load net {conc#207.itm(4)} -attr vt d
load net {conc#207.itm(5)} -attr vt d
load net {conc#207.itm(6)} -attr vt d
load net {conc#207.itm(7)} -attr vt d
load netBundle {conc#207.itm} 8 {conc#207.itm(0)} {conc#207.itm(1)} {conc#207.itm(2)} {conc#207.itm(3)} {conc#207.itm(4)} {conc#207.itm(5)} {conc#207.itm(6)} {conc#207.itm(7)} -attr xrf 42548 -attr oid 267 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {FRAME:intensity:conc#74.itm(0)} -attr vt d
load net {FRAME:intensity:conc#74.itm(1)} -attr vt d
load net {FRAME:intensity:conc#74.itm(2)} -attr vt d
load net {FRAME:intensity:conc#74.itm(3)} -attr vt d
load net {FRAME:intensity:conc#74.itm(4)} -attr vt d
load net {FRAME:intensity:conc#74.itm(5)} -attr vt d
load net {FRAME:intensity:conc#74.itm(6)} -attr vt d
load netBundle {FRAME:intensity:conc#74.itm} 7 {FRAME:intensity:conc#74.itm(0)} {FRAME:intensity:conc#74.itm(1)} {FRAME:intensity:conc#74.itm(2)} {FRAME:intensity:conc#74.itm(3)} {FRAME:intensity:conc#74.itm(4)} {FRAME:intensity:conc#74.itm(5)} {FRAME:intensity:conc#74.itm(6)} -attr xrf 42549 -attr oid 268 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:slc#9.itm(0)} -attr vt d
load net {FRAME:intensity:slc#9.itm(1)} -attr vt d
load net {FRAME:intensity:slc#9.itm(2)} -attr vt d
load net {FRAME:intensity:slc#9.itm(3)} -attr vt d
load net {FRAME:intensity:slc#9.itm(4)} -attr vt d
load net {FRAME:intensity:slc#9.itm(5)} -attr vt d
load netBundle {FRAME:intensity:slc#9.itm} 6 {FRAME:intensity:slc#9.itm(0)} {FRAME:intensity:slc#9.itm(1)} {FRAME:intensity:slc#9.itm(2)} {FRAME:intensity:slc#9.itm(3)} {FRAME:intensity:slc#9.itm(4)} {FRAME:intensity:slc#9.itm(5)} -attr xrf 42550 -attr oid 269 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#9.itm}
load net {FRAME:intensity:acc#11.itm(0)} -attr vt d
load net {FRAME:intensity:acc#11.itm(1)} -attr vt d
load net {FRAME:intensity:acc#11.itm(2)} -attr vt d
load net {FRAME:intensity:acc#11.itm(3)} -attr vt d
load net {FRAME:intensity:acc#11.itm(4)} -attr vt d
load net {FRAME:intensity:acc#11.itm(5)} -attr vt d
load net {FRAME:intensity:acc#11.itm(6)} -attr vt d
load netBundle {FRAME:intensity:acc#11.itm} 7 {FRAME:intensity:acc#11.itm(0)} {FRAME:intensity:acc#11.itm(1)} {FRAME:intensity:acc#11.itm(2)} {FRAME:intensity:acc#11.itm(3)} {FRAME:intensity:acc#11.itm(4)} {FRAME:intensity:acc#11.itm(5)} {FRAME:intensity:acc#11.itm(6)} -attr xrf 42551 -attr oid 270 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load net {conc#208.itm(0)} -attr vt d
load net {conc#208.itm(1)} -attr vt d
load net {conc#208.itm(2)} -attr vt d
load net {conc#208.itm(3)} -attr vt d
load net {conc#208.itm(4)} -attr vt d
load netBundle {conc#208.itm} 5 {conc#208.itm(0)} {conc#208.itm(1)} {conc#208.itm(2)} {conc#208.itm(3)} {conc#208.itm(4)} -attr xrf 42552 -attr oid 271 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {FRAME:intensity:slc#7.itm(0)} -attr vt d
load net {FRAME:intensity:slc#7.itm(1)} -attr vt d
load net {FRAME:intensity:slc#7.itm(2)} -attr vt d
load net {FRAME:intensity:slc#7.itm(3)} -attr vt d
load netBundle {FRAME:intensity:slc#7.itm} 4 {FRAME:intensity:slc#7.itm(0)} {FRAME:intensity:slc#7.itm(1)} {FRAME:intensity:slc#7.itm(2)} {FRAME:intensity:slc#7.itm(3)} -attr xrf 42553 -attr oid 272 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#7.itm}
load net {FRAME:intensity:acc#10.itm(0)} -attr vt d
load net {FRAME:intensity:acc#10.itm(1)} -attr vt d
load net {FRAME:intensity:acc#10.itm(2)} -attr vt d
load net {FRAME:intensity:acc#10.itm(3)} -attr vt d
load net {FRAME:intensity:acc#10.itm(4)} -attr vt d
load netBundle {FRAME:intensity:acc#10.itm} 5 {FRAME:intensity:acc#10.itm(0)} {FRAME:intensity:acc#10.itm(1)} {FRAME:intensity:acc#10.itm(2)} {FRAME:intensity:acc#10.itm(3)} {FRAME:intensity:acc#10.itm(4)} -attr xrf 42554 -attr oid 273 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#10.itm}
load net {conc#209.itm(0)} -attr vt d
load net {conc#209.itm(1)} -attr vt d
load net {conc#209.itm(2)} -attr vt d
load net {conc#209.itm(3)} -attr vt d
load netBundle {conc#209.itm} 4 {conc#209.itm(0)} {conc#209.itm(1)} {conc#209.itm(2)} {conc#209.itm(3)} -attr xrf 42555 -attr oid 274 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {FRAME:intensity:slc#6.itm(0)} -attr vt d
load net {FRAME:intensity:slc#6.itm(1)} -attr vt d
load net {FRAME:intensity:slc#6.itm(2)} -attr vt d
load netBundle {FRAME:intensity:slc#6.itm} 3 {FRAME:intensity:slc#6.itm(0)} {FRAME:intensity:slc#6.itm(1)} {FRAME:intensity:slc#6.itm(2)} -attr xrf 42556 -attr oid 275 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#6.itm}
load net {FRAME:intensity:acc#9.itm(0)} -attr vt d
load net {FRAME:intensity:acc#9.itm(1)} -attr vt d
load net {FRAME:intensity:acc#9.itm(2)} -attr vt d
load net {FRAME:intensity:acc#9.itm(3)} -attr vt d
load netBundle {FRAME:intensity:acc#9.itm} 4 {FRAME:intensity:acc#9.itm(0)} {FRAME:intensity:acc#9.itm(1)} {FRAME:intensity:acc#9.itm(2)} {FRAME:intensity:acc#9.itm(3)} -attr xrf 42557 -attr oid 276 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#9.itm}
load net {conc#210.itm(0)} -attr vt d
load net {conc#210.itm(1)} -attr vt d
load net {conc#210.itm(2)} -attr vt d
load netBundle {conc#210.itm} 3 {conc#210.itm(0)} {conc#210.itm(1)} {conc#210.itm(2)} -attr xrf 42558 -attr oid 277 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {conc#211.itm(0)} -attr vt d
load net {conc#211.itm(1)} -attr vt d
load net {conc#211.itm(2)} -attr vt d
load netBundle {conc#211.itm} 3 {conc#211.itm(0)} {conc#211.itm(1)} {conc#211.itm(2)} -attr xrf 42559 -attr oid 278 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {FRAME:intensity:conc#69.itm(0)} -attr vt d
load net {FRAME:intensity:conc#69.itm(1)} -attr vt d
load net {FRAME:intensity:conc#69.itm(2)} -attr vt d
load netBundle {FRAME:intensity:conc#69.itm} 3 {FRAME:intensity:conc#69.itm(0)} {FRAME:intensity:conc#69.itm(1)} {FRAME:intensity:conc#69.itm(2)} -attr xrf 42560 -attr oid 279 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#69.itm}
load net {slc(acc#1.psp.sva)#4.itm(0)} -attr vt d
load net {slc(acc#1.psp.sva)#4.itm(1)} -attr vt d
load netBundle {slc(acc#1.psp.sva)#4.itm} 2 {slc(acc#1.psp.sva)#4.itm(0)} {slc(acc#1.psp.sva)#4.itm(1)} -attr xrf 42561 -attr oid 280 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc#1.psp.sva)#4.itm}
load net {FRAME:intensity:conc#71.itm(0)} -attr vt d
load net {FRAME:intensity:conc#71.itm(1)} -attr vt d
load net {FRAME:intensity:conc#71.itm(2)} -attr vt d
load net {FRAME:intensity:conc#71.itm(3)} -attr vt d
load net {FRAME:intensity:conc#71.itm(4)} -attr vt d
load netBundle {FRAME:intensity:conc#71.itm} 5 {FRAME:intensity:conc#71.itm(0)} {FRAME:intensity:conc#71.itm(1)} {FRAME:intensity:conc#71.itm(2)} {FRAME:intensity:conc#71.itm(3)} {FRAME:intensity:conc#71.itm(4)} -attr xrf 42562 -attr oid 281 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#71.itm}
load net {FRAME:intensity:exs#3.itm(0)} -attr vt d
load net {FRAME:intensity:exs#3.itm(1)} -attr vt d
load netBundle {FRAME:intensity:exs#3.itm} 2 {FRAME:intensity:exs#3.itm(0)} {FRAME:intensity:exs#3.itm(1)} -attr xrf 42563 -attr oid 282 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:exs#3.itm}
load net {FRAME:intensity:acc#2.itm(0)} -attr vt d
load net {FRAME:intensity:acc#2.itm(1)} -attr vt d
load net {FRAME:intensity:acc#2.itm(2)} -attr vt d
load net {FRAME:intensity:acc#2.itm(3)} -attr vt d
load net {FRAME:intensity:acc#2.itm(4)} -attr vt d
load net {FRAME:intensity:acc#2.itm(5)} -attr vt d
load net {FRAME:intensity:acc#2.itm(6)} -attr vt d
load net {FRAME:intensity:acc#2.itm(7)} -attr vt d
load net {FRAME:intensity:acc#2.itm(8)} -attr vt d
load net {FRAME:intensity:acc#2.itm(9)} -attr vt d
load net {FRAME:intensity:acc#2.itm(10)} -attr vt d
load netBundle {FRAME:intensity:acc#2.itm} 11 {FRAME:intensity:acc#2.itm(0)} {FRAME:intensity:acc#2.itm(1)} {FRAME:intensity:acc#2.itm(2)} {FRAME:intensity:acc#2.itm(3)} {FRAME:intensity:acc#2.itm(4)} {FRAME:intensity:acc#2.itm(5)} {FRAME:intensity:acc#2.itm(6)} {FRAME:intensity:acc#2.itm(7)} {FRAME:intensity:acc#2.itm(8)} {FRAME:intensity:acc#2.itm(9)} {FRAME:intensity:acc#2.itm(10)} -attr xrf 42564 -attr oid 283 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {or#42.itm(0)} -attr vt d
load net {or#42.itm(1)} -attr vt d
load net {or#42.itm(2)} -attr vt d
load net {or#42.itm(3)} -attr vt d
load net {or#42.itm(4)} -attr vt d
load net {or#42.itm(5)} -attr vt d
load net {or#42.itm(6)} -attr vt d
load net {or#42.itm(7)} -attr vt d
load net {or#42.itm(8)} -attr vt d
load net {or#42.itm(9)} -attr vt d
load netBundle {or#42.itm} 10 {or#42.itm(0)} {or#42.itm(1)} {or#42.itm(2)} {or#42.itm(3)} {or#42.itm(4)} {or#42.itm(5)} {or#42.itm(6)} {or#42.itm(7)} {or#42.itm(8)} {or#42.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {slc(green#3.sva).itm(0)} -attr vt d
load net {slc(green#3.sva).itm(1)} -attr vt d
load net {slc(green#3.sva).itm(2)} -attr vt d
load net {slc(green#3.sva).itm(3)} -attr vt d
load net {slc(green#3.sva).itm(4)} -attr vt d
load net {slc(green#3.sva).itm(5)} -attr vt d
load net {slc(green#3.sva).itm(6)} -attr vt d
load net {slc(green#3.sva).itm(7)} -attr vt d
load net {slc(green#3.sva).itm(8)} -attr vt d
load net {slc(green#3.sva).itm(9)} -attr vt d
load netBundle {slc(green#3.sva).itm} 10 {slc(green#3.sva).itm(0)} {slc(green#3.sva).itm(1)} {slc(green#3.sva).itm(2)} {slc(green#3.sva).itm(3)} {slc(green#3.sva).itm(4)} {slc(green#3.sva).itm(5)} {slc(green#3.sva).itm(6)} {slc(green#3.sva).itm(7)} {slc(green#3.sva).itm(8)} {slc(green#3.sva).itm(9)} -attr xrf 42565 -attr oid 284 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {exs#13.itm(0)} -attr vt d
load net {exs#13.itm(1)} -attr vt d
load net {exs#13.itm(2)} -attr vt d
load net {exs#13.itm(3)} -attr vt d
load net {exs#13.itm(4)} -attr vt d
load net {exs#13.itm(5)} -attr vt d
load net {exs#13.itm(6)} -attr vt d
load net {exs#13.itm(7)} -attr vt d
load net {exs#13.itm(8)} -attr vt d
load net {exs#13.itm(9)} -attr vt d
load netBundle {exs#13.itm} 10 {exs#13.itm(0)} {exs#13.itm(1)} {exs#13.itm(2)} {exs#13.itm(3)} {exs#13.itm(4)} {exs#13.itm(5)} {exs#13.itm(6)} {exs#13.itm(7)} {exs#13.itm(8)} {exs#13.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {conc#212.itm(0)} -attr vt d
load net {conc#212.itm(1)} -attr vt d
load net {conc#212.itm(2)} -attr vt d
load net {conc#212.itm(3)} -attr vt d
load net {conc#212.itm(4)} -attr vt d
load net {conc#212.itm(5)} -attr vt d
load net {conc#212.itm(6)} -attr vt d
load netBundle {conc#212.itm} 7 {conc#212.itm(0)} {conc#212.itm(1)} {conc#212.itm(2)} {conc#212.itm(3)} {conc#212.itm(4)} {conc#212.itm(5)} {conc#212.itm(6)} -attr xrf 42566 -attr oid 285 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:not#8.itm(0)} -attr vt d
load net {FRAME:not#8.itm(1)} -attr vt d
load net {FRAME:not#8.itm(2)} -attr vt d
load net {FRAME:not#8.itm(3)} -attr vt d
load net {FRAME:not#8.itm(4)} -attr vt d
load net {FRAME:not#8.itm(5)} -attr vt d
load netBundle {FRAME:not#8.itm} 6 {FRAME:not#8.itm(0)} {FRAME:not#8.itm(1)} {FRAME:not#8.itm(2)} {FRAME:not#8.itm(3)} {FRAME:not#8.itm(4)} {FRAME:not#8.itm(5)} -attr xrf 42567 -attr oid 286 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load net {slc(green#3.sva)#1.itm(0)} -attr vt d
load net {slc(green#3.sva)#1.itm(1)} -attr vt d
load net {slc(green#3.sva)#1.itm(2)} -attr vt d
load net {slc(green#3.sva)#1.itm(3)} -attr vt d
load net {slc(green#3.sva)#1.itm(4)} -attr vt d
load net {slc(green#3.sva)#1.itm(5)} -attr vt d
load netBundle {slc(green#3.sva)#1.itm} 6 {slc(green#3.sva)#1.itm(0)} {slc(green#3.sva)#1.itm(1)} {slc(green#3.sva)#1.itm(2)} {slc(green#3.sva)#1.itm(3)} {slc(green#3.sva)#1.itm(4)} {slc(green#3.sva)#1.itm(5)} -attr xrf 42568 -attr oid 287 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva)#1.itm}
load net {or#43.itm(0)} -attr vt d
load net {or#43.itm(1)} -attr vt d
load net {or#43.itm(2)} -attr vt d
load net {or#43.itm(3)} -attr vt d
load net {or#43.itm(4)} -attr vt d
load net {or#43.itm(5)} -attr vt d
load net {or#43.itm(6)} -attr vt d
load net {or#43.itm(7)} -attr vt d
load net {or#43.itm(8)} -attr vt d
load net {or#43.itm(9)} -attr vt d
load netBundle {or#43.itm} 10 {or#43.itm(0)} {or#43.itm(1)} {or#43.itm(2)} {or#43.itm(3)} {or#43.itm(4)} {or#43.itm(5)} {or#43.itm(6)} {or#43.itm(7)} {or#43.itm(8)} {or#43.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {slc(blue#3.sva).itm(0)} -attr vt d
load net {slc(blue#3.sva).itm(1)} -attr vt d
load net {slc(blue#3.sva).itm(2)} -attr vt d
load net {slc(blue#3.sva).itm(3)} -attr vt d
load net {slc(blue#3.sva).itm(4)} -attr vt d
load net {slc(blue#3.sva).itm(5)} -attr vt d
load net {slc(blue#3.sva).itm(6)} -attr vt d
load net {slc(blue#3.sva).itm(7)} -attr vt d
load net {slc(blue#3.sva).itm(8)} -attr vt d
load net {slc(blue#3.sva).itm(9)} -attr vt d
load netBundle {slc(blue#3.sva).itm} 10 {slc(blue#3.sva).itm(0)} {slc(blue#3.sva).itm(1)} {slc(blue#3.sva).itm(2)} {slc(blue#3.sva).itm(3)} {slc(blue#3.sva).itm(4)} {slc(blue#3.sva).itm(5)} {slc(blue#3.sva).itm(6)} {slc(blue#3.sva).itm(7)} {slc(blue#3.sva).itm(8)} {slc(blue#3.sva).itm(9)} -attr xrf 42569 -attr oid 288 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {exs#14.itm(0)} -attr vt d
load net {exs#14.itm(1)} -attr vt d
load net {exs#14.itm(2)} -attr vt d
load net {exs#14.itm(3)} -attr vt d
load net {exs#14.itm(4)} -attr vt d
load net {exs#14.itm(5)} -attr vt d
load net {exs#14.itm(6)} -attr vt d
load net {exs#14.itm(7)} -attr vt d
load net {exs#14.itm(8)} -attr vt d
load net {exs#14.itm(9)} -attr vt d
load netBundle {exs#14.itm} 10 {exs#14.itm(0)} {exs#14.itm(1)} {exs#14.itm(2)} {exs#14.itm(3)} {exs#14.itm(4)} {exs#14.itm(5)} {exs#14.itm(6)} {exs#14.itm(7)} {exs#14.itm(8)} {exs#14.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {conc#213.itm(0)} -attr vt d
load net {conc#213.itm(1)} -attr vt d
load net {conc#213.itm(2)} -attr vt d
load net {conc#213.itm(3)} -attr vt d
load net {conc#213.itm(4)} -attr vt d
load net {conc#213.itm(5)} -attr vt d
load net {conc#213.itm(6)} -attr vt d
load netBundle {conc#213.itm} 7 {conc#213.itm(0)} {conc#213.itm(1)} {conc#213.itm(2)} {conc#213.itm(3)} {conc#213.itm(4)} {conc#213.itm(5)} {conc#213.itm(6)} -attr xrf 42570 -attr oid 289 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {FRAME:not#9.itm(0)} -attr vt d
load net {FRAME:not#9.itm(1)} -attr vt d
load net {FRAME:not#9.itm(2)} -attr vt d
load net {FRAME:not#9.itm(3)} -attr vt d
load net {FRAME:not#9.itm(4)} -attr vt d
load net {FRAME:not#9.itm(5)} -attr vt d
load netBundle {FRAME:not#9.itm} 6 {FRAME:not#9.itm(0)} {FRAME:not#9.itm(1)} {FRAME:not#9.itm(2)} {FRAME:not#9.itm(3)} {FRAME:not#9.itm(4)} {FRAME:not#9.itm(5)} -attr xrf 42571 -attr oid 290 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9.itm}
load net {slc(blue#3.sva)#1.itm(0)} -attr vt d
load net {slc(blue#3.sva)#1.itm(1)} -attr vt d
load net {slc(blue#3.sva)#1.itm(2)} -attr vt d
load net {slc(blue#3.sva)#1.itm(3)} -attr vt d
load net {slc(blue#3.sva)#1.itm(4)} -attr vt d
load net {slc(blue#3.sva)#1.itm(5)} -attr vt d
load netBundle {slc(blue#3.sva)#1.itm} 6 {slc(blue#3.sva)#1.itm(0)} {slc(blue#3.sva)#1.itm(1)} {slc(blue#3.sva)#1.itm(2)} {slc(blue#3.sva)#1.itm(3)} {slc(blue#3.sva)#1.itm(4)} {slc(blue#3.sva)#1.itm(5)} -attr xrf 42572 -attr oid 291 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva)#1.itm}
load net {or#44.itm(0)} -attr vt d
load net {or#44.itm(1)} -attr vt d
load net {or#44.itm(2)} -attr vt d
load net {or#44.itm(3)} -attr vt d
load net {or#44.itm(4)} -attr vt d
load net {or#44.itm(5)} -attr vt d
load net {or#44.itm(6)} -attr vt d
load net {or#44.itm(7)} -attr vt d
load net {or#44.itm(8)} -attr vt d
load net {or#44.itm(9)} -attr vt d
load netBundle {or#44.itm} 10 {or#44.itm(0)} {or#44.itm(1)} {or#44.itm(2)} {or#44.itm(3)} {or#44.itm(4)} {or#44.itm(5)} {or#44.itm(6)} {or#44.itm(7)} {or#44.itm(8)} {or#44.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {slc(red#3.sva).itm(0)} -attr vt d
load net {slc(red#3.sva).itm(1)} -attr vt d
load net {slc(red#3.sva).itm(2)} -attr vt d
load net {slc(red#3.sva).itm(3)} -attr vt d
load net {slc(red#3.sva).itm(4)} -attr vt d
load net {slc(red#3.sva).itm(5)} -attr vt d
load net {slc(red#3.sva).itm(6)} -attr vt d
load net {slc(red#3.sva).itm(7)} -attr vt d
load net {slc(red#3.sva).itm(8)} -attr vt d
load net {slc(red#3.sva).itm(9)} -attr vt d
load netBundle {slc(red#3.sva).itm} 10 {slc(red#3.sva).itm(0)} {slc(red#3.sva).itm(1)} {slc(red#3.sva).itm(2)} {slc(red#3.sva).itm(3)} {slc(red#3.sva).itm(4)} {slc(red#3.sva).itm(5)} {slc(red#3.sva).itm(6)} {slc(red#3.sva).itm(7)} {slc(red#3.sva).itm(8)} {slc(red#3.sva).itm(9)} -attr xrf 42573 -attr oid 292 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {exs#15.itm(0)} -attr vt d
load net {exs#15.itm(1)} -attr vt d
load net {exs#15.itm(2)} -attr vt d
load net {exs#15.itm(3)} -attr vt d
load net {exs#15.itm(4)} -attr vt d
load net {exs#15.itm(5)} -attr vt d
load net {exs#15.itm(6)} -attr vt d
load net {exs#15.itm(7)} -attr vt d
load net {exs#15.itm(8)} -attr vt d
load net {exs#15.itm(9)} -attr vt d
load netBundle {exs#15.itm} 10 {exs#15.itm(0)} {exs#15.itm(1)} {exs#15.itm(2)} {exs#15.itm(3)} {exs#15.itm(4)} {exs#15.itm(5)} {exs#15.itm(6)} {exs#15.itm(7)} {exs#15.itm(8)} {exs#15.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {conc#214.itm(0)} -attr vt d
load net {conc#214.itm(1)} -attr vt d
load net {conc#214.itm(2)} -attr vt d
load net {conc#214.itm(3)} -attr vt d
load net {conc#214.itm(4)} -attr vt d
load net {conc#214.itm(5)} -attr vt d
load net {conc#214.itm(6)} -attr vt d
load netBundle {conc#214.itm} 7 {conc#214.itm(0)} {conc#214.itm(1)} {conc#214.itm(2)} {conc#214.itm(3)} {conc#214.itm(4)} {conc#214.itm(5)} {conc#214.itm(6)} -attr xrf 42574 -attr oid 293 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:not#7.itm(0)} -attr vt d
load net {FRAME:not#7.itm(1)} -attr vt d
load net {FRAME:not#7.itm(2)} -attr vt d
load net {FRAME:not#7.itm(3)} -attr vt d
load net {FRAME:not#7.itm(4)} -attr vt d
load net {FRAME:not#7.itm(5)} -attr vt d
load netBundle {FRAME:not#7.itm} 6 {FRAME:not#7.itm(0)} {FRAME:not#7.itm(1)} {FRAME:not#7.itm(2)} {FRAME:not#7.itm(3)} {FRAME:not#7.itm(4)} {FRAME:not#7.itm(5)} -attr xrf 42575 -attr oid 294 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load net {slc(red#3.sva)#1.itm(0)} -attr vt d
load net {slc(red#3.sva)#1.itm(1)} -attr vt d
load net {slc(red#3.sva)#1.itm(2)} -attr vt d
load net {slc(red#3.sva)#1.itm(3)} -attr vt d
load net {slc(red#3.sva)#1.itm(4)} -attr vt d
load net {slc(red#3.sva)#1.itm(5)} -attr vt d
load netBundle {slc(red#3.sva)#1.itm} 6 {slc(red#3.sva)#1.itm(0)} {slc(red#3.sva)#1.itm(1)} {slc(red#3.sva)#1.itm(2)} {slc(red#3.sva)#1.itm(3)} {slc(red#3.sva)#1.itm(4)} {slc(red#3.sva)#1.itm(5)} -attr xrf 42576 -attr oid 295 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva)#1.itm}
load net {FRAME:intensity:acc#8.itm(0)} -attr vt d
load net {FRAME:intensity:acc#8.itm(1)} -attr vt d
load netBundle {FRAME:intensity:acc#8.itm} 2 {FRAME:intensity:acc#8.itm(0)} {FRAME:intensity:acc#8.itm(1)} -attr xrf 42577 -attr oid 296 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#8.itm}
load net {slc(acc#1.psp.sva).itm(0)} -attr vt d
load net {slc(acc#1.psp.sva).itm(1)} -attr vt d
load netBundle {slc(acc#1.psp.sva).itm} 2 {slc(acc#1.psp.sva).itm(0)} {slc(acc#1.psp.sva).itm(1)} -attr xrf 42578 -attr oid 297 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc#1.psp.sva).itm}
load net {FRAME:intensity:slc#5.itm(0)} -attr vt d
load net {FRAME:intensity:slc#5.itm(1)} -attr vt d
load net {FRAME:intensity:slc#5.itm(2)} -attr vt d
load net {FRAME:intensity:slc#5.itm(3)} -attr vt d
load netBundle {FRAME:intensity:slc#5.itm} 4 {FRAME:intensity:slc#5.itm(0)} {FRAME:intensity:slc#5.itm(1)} {FRAME:intensity:slc#5.itm(2)} {FRAME:intensity:slc#5.itm(3)} -attr xrf 42579 -attr oid 298 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#5.itm}
load net {FRAME:intensity:acc#7.itm(0)} -attr vt d
load net {FRAME:intensity:acc#7.itm(1)} -attr vt d
load net {FRAME:intensity:acc#7.itm(2)} -attr vt d
load net {FRAME:intensity:acc#7.itm(3)} -attr vt d
load net {FRAME:intensity:acc#7.itm(4)} -attr vt d
load netBundle {FRAME:intensity:acc#7.itm} 5 {FRAME:intensity:acc#7.itm(0)} {FRAME:intensity:acc#7.itm(1)} {FRAME:intensity:acc#7.itm(2)} {FRAME:intensity:acc#7.itm(3)} {FRAME:intensity:acc#7.itm(4)} -attr xrf 42580 -attr oid 299 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#7.itm}
load net {conc#215.itm(0)} -attr vt d
load net {conc#215.itm(1)} -attr vt d
load net {conc#215.itm(2)} -attr vt d
load net {conc#215.itm(3)} -attr vt d
load netBundle {conc#215.itm} 4 {conc#215.itm(0)} {conc#215.itm(1)} {conc#215.itm(2)} {conc#215.itm(3)} -attr xrf 42581 -attr oid 300 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {FRAME:intensity:slc#4.itm(0)} -attr vt d
load net {FRAME:intensity:slc#4.itm(1)} -attr vt d
load net {FRAME:intensity:slc#4.itm(2)} -attr vt d
load netBundle {FRAME:intensity:slc#4.itm} 3 {FRAME:intensity:slc#4.itm(0)} {FRAME:intensity:slc#4.itm(1)} {FRAME:intensity:slc#4.itm(2)} -attr xrf 42582 -attr oid 301 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#4.itm}
load net {FRAME:intensity:acc#6.itm(0)} -attr vt d
load net {FRAME:intensity:acc#6.itm(1)} -attr vt d
load net {FRAME:intensity:acc#6.itm(2)} -attr vt d
load net {FRAME:intensity:acc#6.itm(3)} -attr vt d
load netBundle {FRAME:intensity:acc#6.itm} 4 {FRAME:intensity:acc#6.itm(0)} {FRAME:intensity:acc#6.itm(1)} {FRAME:intensity:acc#6.itm(2)} {FRAME:intensity:acc#6.itm(3)} -attr xrf 42583 -attr oid 302 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#6.itm}
load net {conc#216.itm(0)} -attr vt d
load net {conc#216.itm(1)} -attr vt d
load net {conc#216.itm(2)} -attr vt d
load netBundle {conc#216.itm} 3 {conc#216.itm(0)} {conc#216.itm(1)} {conc#216.itm(2)} -attr xrf 42584 -attr oid 303 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {FRAME:intensity:slc#2.itm(0)} -attr vt d
load net {FRAME:intensity:slc#2.itm(1)} -attr vt d
load netBundle {FRAME:intensity:slc#2.itm} 2 {FRAME:intensity:slc#2.itm(0)} {FRAME:intensity:slc#2.itm(1)} -attr xrf 42585 -attr oid 304 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#2.itm}
load net {FRAME:intensity:acc#4.itm(0)} -attr vt d
load net {FRAME:intensity:acc#4.itm(1)} -attr vt d
load net {FRAME:intensity:acc#4.itm(2)} -attr vt d
load netBundle {FRAME:intensity:acc#4.itm} 3 {FRAME:intensity:acc#4.itm(0)} {FRAME:intensity:acc#4.itm(1)} {FRAME:intensity:acc#4.itm(2)} -attr xrf 42586 -attr oid 305 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#4.itm}
load net {conc#217.itm(0)} -attr vt d
load net {conc#217.itm(1)} -attr vt d
load netBundle {conc#217.itm} 2 {conc#217.itm(0)} {conc#217.itm(1)} -attr xrf 42587 -attr oid 306 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {FRAME:intensity:conc#58.itm(0)} -attr vt d
load net {FRAME:intensity:conc#58.itm(1)} -attr vt d
load netBundle {FRAME:intensity:conc#58.itm} 2 {FRAME:intensity:conc#58.itm(0)} {FRAME:intensity:conc#58.itm(1)} -attr xrf 42588 -attr oid 307 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#58.itm}
load net {FRAME:intensity:conc#62.itm(0)} -attr vt d
load net {FRAME:intensity:conc#62.itm(1)} -attr vt d
load net {FRAME:intensity:conc#62.itm(2)} -attr vt d
load netBundle {FRAME:intensity:conc#62.itm} 3 {FRAME:intensity:conc#62.itm(0)} {FRAME:intensity:conc#62.itm(1)} {FRAME:intensity:conc#62.itm(2)} -attr xrf 42589 -attr oid 308 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#62.itm}
load net {FRAME:intensity:slc#1.itm(0)} -attr vt d
load net {FRAME:intensity:slc#1.itm(1)} -attr vt d
load netBundle {FRAME:intensity:slc#1.itm} 2 {FRAME:intensity:slc#1.itm(0)} {FRAME:intensity:slc#1.itm(1)} -attr xrf 42590 -attr oid 309 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#1.itm}
load net {FRAME:intensity:acc#3.itm(0)} -attr vt d
load net {FRAME:intensity:acc#3.itm(1)} -attr vt d
load net {FRAME:intensity:acc#3.itm(2)} -attr vt d
load netBundle {FRAME:intensity:acc#3.itm} 3 {FRAME:intensity:acc#3.itm(0)} {FRAME:intensity:acc#3.itm(1)} {FRAME:intensity:acc#3.itm(2)} -attr xrf 42591 -attr oid 310 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#3.itm}
load net {conc#218.itm(0)} -attr vt d
load net {conc#218.itm(1)} -attr vt d
load netBundle {conc#218.itm} 2 {conc#218.itm(0)} {conc#218.itm(1)} -attr xrf 42592 -attr oid 311 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {FRAME:intensity:conc#56.itm(0)} -attr vt d
load net {FRAME:intensity:conc#56.itm(1)} -attr vt d
load netBundle {FRAME:intensity:conc#56.itm} 2 {FRAME:intensity:conc#56.itm(0)} {FRAME:intensity:conc#56.itm(1)} -attr xrf 42593 -attr oid 312 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#56.itm}
load net {FRAME:intensity:conc#64.itm(0)} -attr vt d
load net {FRAME:intensity:conc#64.itm(1)} -attr vt d
load net {FRAME:intensity:conc#64.itm(2)} -attr vt d
load netBundle {FRAME:intensity:conc#64.itm} 3 {FRAME:intensity:conc#64.itm(0)} {FRAME:intensity:conc#64.itm(1)} {FRAME:intensity:conc#64.itm(2)} -attr xrf 42594 -attr oid 313 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#64.itm}
load net {FRAME:intensity:slc#3.itm(0)} -attr vt d
load net {FRAME:intensity:slc#3.itm(1)} -attr vt d
load netBundle {FRAME:intensity:slc#3.itm} 2 {FRAME:intensity:slc#3.itm(0)} {FRAME:intensity:slc#3.itm(1)} -attr xrf 42595 -attr oid 314 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#3.itm}
load net {FRAME:intensity:acc#5.itm(0)} -attr vt d
load net {FRAME:intensity:acc#5.itm(1)} -attr vt d
load net {FRAME:intensity:acc#5.itm(2)} -attr vt d
load netBundle {FRAME:intensity:acc#5.itm} 3 {FRAME:intensity:acc#5.itm(0)} {FRAME:intensity:acc#5.itm(1)} {FRAME:intensity:acc#5.itm(2)} -attr xrf 42596 -attr oid 315 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#5.itm}
load net {conc#219.itm(0)} -attr vt d
load net {conc#219.itm(1)} -attr vt d
load netBundle {conc#219.itm} 2 {conc#219.itm(0)} {conc#219.itm(1)} -attr xrf 42597 -attr oid 316 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {FRAME:intensity:conc#60.itm(0)} -attr vt d
load net {FRAME:intensity:conc#60.itm(1)} -attr vt d
load netBundle {FRAME:intensity:conc#60.itm} 2 {FRAME:intensity:conc#60.itm(0)} {FRAME:intensity:conc#60.itm(1)} -attr xrf 42598 -attr oid 317 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#60.itm}
load net {conc#220.itm(0)} -attr vt d
load net {conc#220.itm(1)} -attr vt d
load net {conc#220.itm(2)} -attr vt d
load net {conc#220.itm(3)} -attr vt d
load netBundle {conc#220.itm} 4 {conc#220.itm(0)} {conc#220.itm(1)} {conc#220.itm(2)} {conc#220.itm(3)} -attr xrf 42599 -attr oid 318 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {FRAME:mux#1.itm(0)} -attr vt d
load net {FRAME:mux#1.itm(1)} -attr vt d
load net {FRAME:mux#1.itm(2)} -attr vt d
load net {FRAME:mux#1.itm(3)} -attr vt d
load net {FRAME:mux#1.itm(4)} -attr vt d
load net {FRAME:mux#1.itm(5)} -attr vt d
load net {FRAME:mux#1.itm(6)} -attr vt d
load net {FRAME:mux#1.itm(7)} -attr vt d
load net {FRAME:mux#1.itm(8)} -attr vt d
load net {FRAME:mux#1.itm(9)} -attr vt d
load net {FRAME:mux#1.itm(10)} -attr vt d
load net {FRAME:mux#1.itm(11)} -attr vt d
load net {FRAME:mux#1.itm(12)} -attr vt d
load net {FRAME:mux#1.itm(13)} -attr vt d
load net {FRAME:mux#1.itm(14)} -attr vt d
load net {FRAME:mux#1.itm(15)} -attr vt d
load netBundle {FRAME:mux#1.itm} 16 {FRAME:mux#1.itm(0)} {FRAME:mux#1.itm(1)} {FRAME:mux#1.itm(2)} {FRAME:mux#1.itm(3)} {FRAME:mux#1.itm(4)} {FRAME:mux#1.itm(5)} {FRAME:mux#1.itm(6)} {FRAME:mux#1.itm(7)} {FRAME:mux#1.itm(8)} {FRAME:mux#1.itm(9)} {FRAME:mux#1.itm(10)} {FRAME:mux#1.itm(11)} {FRAME:mux#1.itm(12)} {FRAME:mux#1.itm(13)} {FRAME:mux#1.itm(14)} {FRAME:mux#1.itm(15)} -attr xrf 42600 -attr oid 319 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:not#5.itm(0)} -attr vt d
load net {FRAME:not#5.itm(1)} -attr vt d
load net {FRAME:not#5.itm(2)} -attr vt d
load net {FRAME:not#5.itm(3)} -attr vt d
load net {FRAME:not#5.itm(4)} -attr vt d
load net {FRAME:not#5.itm(5)} -attr vt d
load netBundle {FRAME:not#5.itm} 6 {FRAME:not#5.itm(0)} {FRAME:not#5.itm(1)} {FRAME:not#5.itm(2)} {FRAME:not#5.itm(3)} {FRAME:not#5.itm(4)} {FRAME:not#5.itm(5)} -attr xrf 42601 -attr oid 320 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(0)} -attr vt d
load net {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(1)} -attr vt d
load net {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(2)} -attr vt d
load net {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(3)} -attr vt d
load net {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(4)} -attr vt d
load net {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(5)} -attr vt d
load netBundle {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm} 6 {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(0)} {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(1)} {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(2)} {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(3)} {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(4)} {slc(abs:abs:return#4.lpi#1.dfm:mx0).itm(5)} -attr xrf 42602 -attr oid 321 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#4.lpi#1.dfm:mx0).itm}
load net {FRAME:mux#2.itm(0)} -attr vt d
load net {FRAME:mux#2.itm(1)} -attr vt d
load net {FRAME:mux#2.itm(2)} -attr vt d
load net {FRAME:mux#2.itm(3)} -attr vt d
load net {FRAME:mux#2.itm(4)} -attr vt d
load net {FRAME:mux#2.itm(5)} -attr vt d
load net {FRAME:mux#2.itm(6)} -attr vt d
load net {FRAME:mux#2.itm(7)} -attr vt d
load net {FRAME:mux#2.itm(8)} -attr vt d
load net {FRAME:mux#2.itm(9)} -attr vt d
load net {FRAME:mux#2.itm(10)} -attr vt d
load net {FRAME:mux#2.itm(11)} -attr vt d
load net {FRAME:mux#2.itm(12)} -attr vt d
load net {FRAME:mux#2.itm(13)} -attr vt d
load net {FRAME:mux#2.itm(14)} -attr vt d
load net {FRAME:mux#2.itm(15)} -attr vt d
load netBundle {FRAME:mux#2.itm} 16 {FRAME:mux#2.itm(0)} {FRAME:mux#2.itm(1)} {FRAME:mux#2.itm(2)} {FRAME:mux#2.itm(3)} {FRAME:mux#2.itm(4)} {FRAME:mux#2.itm(5)} {FRAME:mux#2.itm(6)} {FRAME:mux#2.itm(7)} {FRAME:mux#2.itm(8)} {FRAME:mux#2.itm(9)} {FRAME:mux#2.itm(10)} {FRAME:mux#2.itm(11)} {FRAME:mux#2.itm(12)} {FRAME:mux#2.itm(13)} {FRAME:mux#2.itm(14)} {FRAME:mux#2.itm(15)} -attr xrf 42603 -attr oid 322 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:not#6.itm(0)} -attr vt d
load net {FRAME:not#6.itm(1)} -attr vt d
load net {FRAME:not#6.itm(2)} -attr vt d
load net {FRAME:not#6.itm(3)} -attr vt d
load net {FRAME:not#6.itm(4)} -attr vt d
load net {FRAME:not#6.itm(5)} -attr vt d
load netBundle {FRAME:not#6.itm} 6 {FRAME:not#6.itm(0)} {FRAME:not#6.itm(1)} {FRAME:not#6.itm(2)} {FRAME:not#6.itm(3)} {FRAME:not#6.itm(4)} {FRAME:not#6.itm(5)} -attr xrf 42604 -attr oid 323 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(0)} -attr vt d
load net {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(1)} -attr vt d
load net {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(2)} -attr vt d
load net {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(3)} -attr vt d
load net {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(4)} -attr vt d
load net {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(5)} -attr vt d
load netBundle {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm} 6 {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(0)} {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(1)} {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(2)} {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(3)} {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(4)} {slc(abs:abs:return#5.lpi#1.dfm:mx0).itm(5)} -attr xrf 42605 -attr oid 324 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#5.lpi#1.dfm:mx0).itm}
load net {FRAME:mux.itm(0)} -attr vt d
load net {FRAME:mux.itm(1)} -attr vt d
load net {FRAME:mux.itm(2)} -attr vt d
load net {FRAME:mux.itm(3)} -attr vt d
load net {FRAME:mux.itm(4)} -attr vt d
load net {FRAME:mux.itm(5)} -attr vt d
load net {FRAME:mux.itm(6)} -attr vt d
load net {FRAME:mux.itm(7)} -attr vt d
load net {FRAME:mux.itm(8)} -attr vt d
load net {FRAME:mux.itm(9)} -attr vt d
load net {FRAME:mux.itm(10)} -attr vt d
load net {FRAME:mux.itm(11)} -attr vt d
load net {FRAME:mux.itm(12)} -attr vt d
load net {FRAME:mux.itm(13)} -attr vt d
load net {FRAME:mux.itm(14)} -attr vt d
load net {FRAME:mux.itm(15)} -attr vt d
load netBundle {FRAME:mux.itm} 16 {FRAME:mux.itm(0)} {FRAME:mux.itm(1)} {FRAME:mux.itm(2)} {FRAME:mux.itm(3)} {FRAME:mux.itm(4)} {FRAME:mux.itm(5)} {FRAME:mux.itm(6)} {FRAME:mux.itm(7)} {FRAME:mux.itm(8)} {FRAME:mux.itm(9)} {FRAME:mux.itm(10)} {FRAME:mux.itm(11)} {FRAME:mux.itm(12)} {FRAME:mux.itm(13)} {FRAME:mux.itm(14)} {FRAME:mux.itm(15)} -attr xrf 42606 -attr oid 325 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:not#4.itm(0)} -attr vt d
load net {FRAME:not#4.itm(1)} -attr vt d
load net {FRAME:not#4.itm(2)} -attr vt d
load net {FRAME:not#4.itm(3)} -attr vt d
load net {FRAME:not#4.itm(4)} -attr vt d
load net {FRAME:not#4.itm(5)} -attr vt d
load netBundle {FRAME:not#4.itm} 6 {FRAME:not#4.itm(0)} {FRAME:not#4.itm(1)} {FRAME:not#4.itm(2)} {FRAME:not#4.itm(3)} {FRAME:not#4.itm(4)} {FRAME:not#4.itm(5)} -attr xrf 42607 -attr oid 326 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(0)} -attr vt d
load net {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(1)} -attr vt d
load net {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(2)} -attr vt d
load net {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(3)} -attr vt d
load net {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(4)} -attr vt d
load net {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(5)} -attr vt d
load netBundle {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm} 6 {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(0)} {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(1)} {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(2)} {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(3)} {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(4)} {slc(abs:abs:return#3.lpi#1.dfm:mx0).itm(5)} -attr xrf 42608 -attr oid 327 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#3.lpi#1.dfm:mx0).itm}
load net {ACC2:mux#44.itm(0)} -attr vt d
load net {ACC2:mux#44.itm(1)} -attr vt d
load net {ACC2:mux#44.itm(2)} -attr vt d
load net {ACC2:mux#44.itm(3)} -attr vt d
load net {ACC2:mux#44.itm(4)} -attr vt d
load net {ACC2:mux#44.itm(5)} -attr vt d
load net {ACC2:mux#44.itm(6)} -attr vt d
load net {ACC2:mux#44.itm(7)} -attr vt d
load net {ACC2:mux#44.itm(8)} -attr vt d
load net {ACC2:mux#44.itm(9)} -attr vt d
load net {ACC2:mux#44.itm(10)} -attr vt d
load net {ACC2:mux#44.itm(11)} -attr vt d
load net {ACC2:mux#44.itm(12)} -attr vt d
load net {ACC2:mux#44.itm(13)} -attr vt d
load net {ACC2:mux#44.itm(14)} -attr vt d
load net {ACC2:mux#44.itm(15)} -attr vt d
load netBundle {ACC2:mux#44.itm} 16 {ACC2:mux#44.itm(0)} {ACC2:mux#44.itm(1)} {ACC2:mux#44.itm(2)} {ACC2:mux#44.itm(3)} {ACC2:mux#44.itm(4)} {ACC2:mux#44.itm(5)} {ACC2:mux#44.itm(6)} {ACC2:mux#44.itm(7)} {ACC2:mux#44.itm(8)} {ACC2:mux#44.itm(9)} {ACC2:mux#44.itm(10)} {ACC2:mux#44.itm(11)} {ACC2:mux#44.itm(12)} {ACC2:mux#44.itm(13)} {ACC2:mux#44.itm(14)} {ACC2:mux#44.itm(15)} -attr xrf 42609 -attr oid 328 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {conc#221.itm(0)} -attr vt d
load net {conc#221.itm(1)} -attr vt d
load net {conc#221.itm(2)} -attr vt d
load net {conc#221.itm(3)} -attr vt d
load net {conc#221.itm(4)} -attr vt d
load net {conc#221.itm(5)} -attr vt d
load net {conc#221.itm(6)} -attr vt d
load net {conc#221.itm(7)} -attr vt d
load net {conc#221.itm(8)} -attr vt d
load net {conc#221.itm(9)} -attr vt d
load net {conc#221.itm(10)} -attr vt d
load net {conc#221.itm(11)} -attr vt d
load net {conc#221.itm(12)} -attr vt d
load net {conc#221.itm(13)} -attr vt d
load net {conc#221.itm(14)} -attr vt d
load net {conc#221.itm(15)} -attr vt d
load netBundle {conc#221.itm} 16 {conc#221.itm(0)} {conc#221.itm(1)} {conc#221.itm(2)} {conc#221.itm(3)} {conc#221.itm(4)} {conc#221.itm(5)} {conc#221.itm(6)} {conc#221.itm(7)} {conc#221.itm(8)} {conc#221.itm(9)} {conc#221.itm(10)} {conc#221.itm(11)} {conc#221.itm(12)} {conc#221.itm(13)} {conc#221.itm(14)} {conc#221.itm(15)} -attr xrf 42610 -attr oid 329 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {ACC2:mux#43.itm(0)} -attr vt d
load net {ACC2:mux#43.itm(1)} -attr vt d
load net {ACC2:mux#43.itm(2)} -attr vt d
load net {ACC2:mux#43.itm(3)} -attr vt d
load net {ACC2:mux#43.itm(4)} -attr vt d
load net {ACC2:mux#43.itm(5)} -attr vt d
load net {ACC2:mux#43.itm(6)} -attr vt d
load net {ACC2:mux#43.itm(7)} -attr vt d
load net {ACC2:mux#43.itm(8)} -attr vt d
load net {ACC2:mux#43.itm(9)} -attr vt d
load net {ACC2:mux#43.itm(10)} -attr vt d
load net {ACC2:mux#43.itm(11)} -attr vt d
load net {ACC2:mux#43.itm(12)} -attr vt d
load net {ACC2:mux#43.itm(13)} -attr vt d
load net {ACC2:mux#43.itm(14)} -attr vt d
load net {ACC2:mux#43.itm(15)} -attr vt d
load netBundle {ACC2:mux#43.itm} 16 {ACC2:mux#43.itm(0)} {ACC2:mux#43.itm(1)} {ACC2:mux#43.itm(2)} {ACC2:mux#43.itm(3)} {ACC2:mux#43.itm(4)} {ACC2:mux#43.itm(5)} {ACC2:mux#43.itm(6)} {ACC2:mux#43.itm(7)} {ACC2:mux#43.itm(8)} {ACC2:mux#43.itm(9)} {ACC2:mux#43.itm(10)} {ACC2:mux#43.itm(11)} {ACC2:mux#43.itm(12)} {ACC2:mux#43.itm(13)} {ACC2:mux#43.itm(14)} {ACC2:mux#43.itm(15)} -attr xrf 42611 -attr oid 330 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {conc#222.itm(0)} -attr vt d
load net {conc#222.itm(1)} -attr vt d
load net {conc#222.itm(2)} -attr vt d
load net {conc#222.itm(3)} -attr vt d
load net {conc#222.itm(4)} -attr vt d
load net {conc#222.itm(5)} -attr vt d
load net {conc#222.itm(6)} -attr vt d
load net {conc#222.itm(7)} -attr vt d
load net {conc#222.itm(8)} -attr vt d
load net {conc#222.itm(9)} -attr vt d
load net {conc#222.itm(10)} -attr vt d
load net {conc#222.itm(11)} -attr vt d
load net {conc#222.itm(12)} -attr vt d
load net {conc#222.itm(13)} -attr vt d
load net {conc#222.itm(14)} -attr vt d
load net {conc#222.itm(15)} -attr vt d
load netBundle {conc#222.itm} 16 {conc#222.itm(0)} {conc#222.itm(1)} {conc#222.itm(2)} {conc#222.itm(3)} {conc#222.itm(4)} {conc#222.itm(5)} {conc#222.itm(6)} {conc#222.itm(7)} {conc#222.itm(8)} {conc#222.itm(9)} {conc#222.itm(10)} {conc#222.itm(11)} {conc#222.itm(12)} {conc#222.itm(13)} {conc#222.itm(14)} {conc#222.itm(15)} -attr xrf 42612 -attr oid 331 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {ACC2:mux.itm(0)} -attr vt d
load net {ACC2:mux.itm(1)} -attr vt d
load net {ACC2:mux.itm(2)} -attr vt d
load net {ACC2:mux.itm(3)} -attr vt d
load net {ACC2:mux.itm(4)} -attr vt d
load net {ACC2:mux.itm(5)} -attr vt d
load net {ACC2:mux.itm(6)} -attr vt d
load net {ACC2:mux.itm(7)} -attr vt d
load net {ACC2:mux.itm(8)} -attr vt d
load net {ACC2:mux.itm(9)} -attr vt d
load net {ACC2:mux.itm(10)} -attr vt d
load net {ACC2:mux.itm(11)} -attr vt d
load net {ACC2:mux.itm(12)} -attr vt d
load net {ACC2:mux.itm(13)} -attr vt d
load net {ACC2:mux.itm(14)} -attr vt d
load net {ACC2:mux.itm(15)} -attr vt d
load netBundle {ACC2:mux.itm} 16 {ACC2:mux.itm(0)} {ACC2:mux.itm(1)} {ACC2:mux.itm(2)} {ACC2:mux.itm(3)} {ACC2:mux.itm(4)} {ACC2:mux.itm(5)} {ACC2:mux.itm(6)} {ACC2:mux.itm(7)} {ACC2:mux.itm(8)} {ACC2:mux.itm(9)} {ACC2:mux.itm(10)} {ACC2:mux.itm(11)} {ACC2:mux.itm(12)} {ACC2:mux.itm(13)} {ACC2:mux.itm(14)} {ACC2:mux.itm(15)} -attr xrf 42613 -attr oid 332 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {conc#223.itm(0)} -attr vt d
load net {conc#223.itm(1)} -attr vt d
load net {conc#223.itm(2)} -attr vt d
load net {conc#223.itm(3)} -attr vt d
load net {conc#223.itm(4)} -attr vt d
load net {conc#223.itm(5)} -attr vt d
load net {conc#223.itm(6)} -attr vt d
load net {conc#223.itm(7)} -attr vt d
load net {conc#223.itm(8)} -attr vt d
load net {conc#223.itm(9)} -attr vt d
load net {conc#223.itm(10)} -attr vt d
load net {conc#223.itm(11)} -attr vt d
load net {conc#223.itm(12)} -attr vt d
load net {conc#223.itm(13)} -attr vt d
load net {conc#223.itm(14)} -attr vt d
load net {conc#223.itm(15)} -attr vt d
load netBundle {conc#223.itm} 16 {conc#223.itm(0)} {conc#223.itm(1)} {conc#223.itm(2)} {conc#223.itm(3)} {conc#223.itm(4)} {conc#223.itm(5)} {conc#223.itm(6)} {conc#223.itm(7)} {conc#223.itm(8)} {conc#223.itm(9)} {conc#223.itm(10)} {conc#223.itm(11)} {conc#223.itm(12)} {conc#223.itm(13)} {conc#223.itm(14)} {conc#223.itm(15)} -attr xrf 42614 -attr oid 333 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {exs#16.itm(0)} -attr vt d
load net {exs#16.itm(1)} -attr vt d
load net {exs#16.itm(2)} -attr vt d
load net {exs#16.itm(3)} -attr vt d
load net {exs#16.itm(4)} -attr vt d
load net {exs#16.itm(5)} -attr vt d
load net {exs#16.itm(6)} -attr vt d
load net {exs#16.itm(7)} -attr vt d
load net {exs#16.itm(8)} -attr vt d
load net {exs#16.itm(9)} -attr vt d
load net {exs#16.itm(10)} -attr vt d
load net {exs#16.itm(11)} -attr vt d
load net {exs#16.itm(12)} -attr vt d
load net {exs#16.itm(13)} -attr vt d
load net {exs#16.itm(14)} -attr vt d
load net {exs#16.itm(15)} -attr vt d
load netBundle {exs#16.itm} 16 {exs#16.itm(0)} {exs#16.itm(1)} {exs#16.itm(2)} {exs#16.itm(3)} {exs#16.itm(4)} {exs#16.itm(5)} {exs#16.itm(6)} {exs#16.itm(7)} {exs#16.itm(8)} {exs#16.itm(9)} {exs#16.itm(10)} {exs#16.itm(11)} {exs#16.itm(12)} {exs#16.itm(13)} {exs#16.itm(14)} {exs#16.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {exs#17.itm(0)} -attr vt d
load net {exs#17.itm(1)} -attr vt d
load net {exs#17.itm(2)} -attr vt d
load net {exs#17.itm(3)} -attr vt d
load net {exs#17.itm(4)} -attr vt d
load net {exs#17.itm(5)} -attr vt d
load net {exs#17.itm(6)} -attr vt d
load net {exs#17.itm(7)} -attr vt d
load net {exs#17.itm(8)} -attr vt d
load net {exs#17.itm(9)} -attr vt d
load net {exs#17.itm(10)} -attr vt d
load net {exs#17.itm(11)} -attr vt d
load net {exs#17.itm(12)} -attr vt d
load net {exs#17.itm(13)} -attr vt d
load net {exs#17.itm(14)} -attr vt d
load net {exs#17.itm(15)} -attr vt d
load netBundle {exs#17.itm} 16 {exs#17.itm(0)} {exs#17.itm(1)} {exs#17.itm(2)} {exs#17.itm(3)} {exs#17.itm(4)} {exs#17.itm(5)} {exs#17.itm(6)} {exs#17.itm(7)} {exs#17.itm(8)} {exs#17.itm(9)} {exs#17.itm(10)} {exs#17.itm(11)} {exs#17.itm(12)} {exs#17.itm(13)} {exs#17.itm(14)} {exs#17.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {exs#18.itm(0)} -attr vt d
load net {exs#18.itm(1)} -attr vt d
load net {exs#18.itm(2)} -attr vt d
load net {exs#18.itm(3)} -attr vt d
load net {exs#18.itm(4)} -attr vt d
load net {exs#18.itm(5)} -attr vt d
load net {exs#18.itm(6)} -attr vt d
load net {exs#18.itm(7)} -attr vt d
load net {exs#18.itm(8)} -attr vt d
load net {exs#18.itm(9)} -attr vt d
load net {exs#18.itm(10)} -attr vt d
load net {exs#18.itm(11)} -attr vt d
load net {exs#18.itm(12)} -attr vt d
load net {exs#18.itm(13)} -attr vt d
load net {exs#18.itm(14)} -attr vt d
load netBundle {exs#18.itm} 15 {exs#18.itm(0)} {exs#18.itm(1)} {exs#18.itm(2)} {exs#18.itm(3)} {exs#18.itm(4)} {exs#18.itm(5)} {exs#18.itm(6)} {exs#18.itm(7)} {exs#18.itm(8)} {exs#18.itm(9)} {exs#18.itm(10)} {exs#18.itm(11)} {exs#18.itm(12)} {exs#18.itm(13)} {exs#18.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {exs#19.itm(0)} -attr vt d
load net {exs#19.itm(1)} -attr vt d
load net {exs#19.itm(2)} -attr vt d
load net {exs#19.itm(3)} -attr vt d
load net {exs#19.itm(4)} -attr vt d
load net {exs#19.itm(5)} -attr vt d
load net {exs#19.itm(6)} -attr vt d
load net {exs#19.itm(7)} -attr vt d
load net {exs#19.itm(8)} -attr vt d
load net {exs#19.itm(9)} -attr vt d
load net {exs#19.itm(10)} -attr vt d
load net {exs#19.itm(11)} -attr vt d
load net {exs#19.itm(12)} -attr vt d
load net {exs#19.itm(13)} -attr vt d
load net {exs#19.itm(14)} -attr vt d
load net {exs#19.itm(15)} -attr vt d
load netBundle {exs#19.itm} 16 {exs#19.itm(0)} {exs#19.itm(1)} {exs#19.itm(2)} {exs#19.itm(3)} {exs#19.itm(4)} {exs#19.itm(5)} {exs#19.itm(6)} {exs#19.itm(7)} {exs#19.itm(8)} {exs#19.itm(9)} {exs#19.itm(10)} {exs#19.itm(11)} {exs#19.itm(12)} {exs#19.itm(13)} {exs#19.itm(14)} {exs#19.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {exs#20.itm(0)} -attr vt d
load net {exs#20.itm(1)} -attr vt d
load net {exs#20.itm(2)} -attr vt d
load net {exs#20.itm(3)} -attr vt d
load net {exs#20.itm(4)} -attr vt d
load net {exs#20.itm(5)} -attr vt d
load net {exs#20.itm(6)} -attr vt d
load net {exs#20.itm(7)} -attr vt d
load net {exs#20.itm(8)} -attr vt d
load net {exs#20.itm(9)} -attr vt d
load net {exs#20.itm(10)} -attr vt d
load net {exs#20.itm(11)} -attr vt d
load net {exs#20.itm(12)} -attr vt d
load net {exs#20.itm(13)} -attr vt d
load net {exs#20.itm(14)} -attr vt d
load net {exs#20.itm(15)} -attr vt d
load netBundle {exs#20.itm} 16 {exs#20.itm(0)} {exs#20.itm(1)} {exs#20.itm(2)} {exs#20.itm(3)} {exs#20.itm(4)} {exs#20.itm(5)} {exs#20.itm(6)} {exs#20.itm(7)} {exs#20.itm(8)} {exs#20.itm(9)} {exs#20.itm(10)} {exs#20.itm(11)} {exs#20.itm(12)} {exs#20.itm(13)} {exs#20.itm(14)} {exs#20.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {exs#21.itm(0)} -attr vt d
load net {exs#21.itm(1)} -attr vt d
load net {exs#21.itm(2)} -attr vt d
load net {exs#21.itm(3)} -attr vt d
load net {exs#21.itm(4)} -attr vt d
load net {exs#21.itm(5)} -attr vt d
load net {exs#21.itm(6)} -attr vt d
load net {exs#21.itm(7)} -attr vt d
load net {exs#21.itm(8)} -attr vt d
load net {exs#21.itm(9)} -attr vt d
load net {exs#21.itm(10)} -attr vt d
load net {exs#21.itm(11)} -attr vt d
load net {exs#21.itm(12)} -attr vt d
load net {exs#21.itm(13)} -attr vt d
load net {exs#21.itm(14)} -attr vt d
load net {exs#21.itm(15)} -attr vt d
load netBundle {exs#21.itm} 16 {exs#21.itm(0)} {exs#21.itm(1)} {exs#21.itm(2)} {exs#21.itm(3)} {exs#21.itm(4)} {exs#21.itm(5)} {exs#21.itm(6)} {exs#21.itm(7)} {exs#21.itm(8)} {exs#21.itm(9)} {exs#21.itm(10)} {exs#21.itm(11)} {exs#21.itm(12)} {exs#21.itm(13)} {exs#21.itm(14)} {exs#21.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {exs#22.itm(0)} -attr vt d
load net {exs#22.itm(1)} -attr vt d
load net {exs#22.itm(2)} -attr vt d
load net {exs#22.itm(3)} -attr vt d
load net {exs#22.itm(4)} -attr vt d
load net {exs#22.itm(5)} -attr vt d
load net {exs#22.itm(6)} -attr vt d
load net {exs#22.itm(7)} -attr vt d
load net {exs#22.itm(8)} -attr vt d
load net {exs#22.itm(9)} -attr vt d
load net {exs#22.itm(10)} -attr vt d
load net {exs#22.itm(11)} -attr vt d
load net {exs#22.itm(12)} -attr vt d
load net {exs#22.itm(13)} -attr vt d
load net {exs#22.itm(14)} -attr vt d
load netBundle {exs#22.itm} 15 {exs#22.itm(0)} {exs#22.itm(1)} {exs#22.itm(2)} {exs#22.itm(3)} {exs#22.itm(4)} {exs#22.itm(5)} {exs#22.itm(6)} {exs#22.itm(7)} {exs#22.itm(8)} {exs#22.itm(9)} {exs#22.itm(10)} {exs#22.itm(11)} {exs#22.itm(12)} {exs#22.itm(13)} {exs#22.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {exs#23.itm(0)} -attr vt d
load net {exs#23.itm(1)} -attr vt d
load net {exs#23.itm(2)} -attr vt d
load net {exs#23.itm(3)} -attr vt d
load net {exs#23.itm(4)} -attr vt d
load net {exs#23.itm(5)} -attr vt d
load net {exs#23.itm(6)} -attr vt d
load net {exs#23.itm(7)} -attr vt d
load net {exs#23.itm(8)} -attr vt d
load net {exs#23.itm(9)} -attr vt d
load net {exs#23.itm(10)} -attr vt d
load net {exs#23.itm(11)} -attr vt d
load net {exs#23.itm(12)} -attr vt d
load net {exs#23.itm(13)} -attr vt d
load net {exs#23.itm(14)} -attr vt d
load net {exs#23.itm(15)} -attr vt d
load netBundle {exs#23.itm} 16 {exs#23.itm(0)} {exs#23.itm(1)} {exs#23.itm(2)} {exs#23.itm(3)} {exs#23.itm(4)} {exs#23.itm(5)} {exs#23.itm(6)} {exs#23.itm(7)} {exs#23.itm(8)} {exs#23.itm(9)} {exs#23.itm(10)} {exs#23.itm(11)} {exs#23.itm(12)} {exs#23.itm(13)} {exs#23.itm(14)} {exs#23.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {exs#24.itm(0)} -attr vt d
load net {exs#24.itm(1)} -attr vt d
load net {exs#24.itm(2)} -attr vt d
load net {exs#24.itm(3)} -attr vt d
load net {exs#24.itm(4)} -attr vt d
load net {exs#24.itm(5)} -attr vt d
load net {exs#24.itm(6)} -attr vt d
load net {exs#24.itm(7)} -attr vt d
load net {exs#24.itm(8)} -attr vt d
load net {exs#24.itm(9)} -attr vt d
load net {exs#24.itm(10)} -attr vt d
load net {exs#24.itm(11)} -attr vt d
load net {exs#24.itm(12)} -attr vt d
load net {exs#24.itm(13)} -attr vt d
load net {exs#24.itm(14)} -attr vt d
load net {exs#24.itm(15)} -attr vt d
load netBundle {exs#24.itm} 16 {exs#24.itm(0)} {exs#24.itm(1)} {exs#24.itm(2)} {exs#24.itm(3)} {exs#24.itm(4)} {exs#24.itm(5)} {exs#24.itm(6)} {exs#24.itm(7)} {exs#24.itm(8)} {exs#24.itm(9)} {exs#24.itm(10)} {exs#24.itm(11)} {exs#24.itm(12)} {exs#24.itm(13)} {exs#24.itm(14)} {exs#24.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {exs#25.itm(0)} -attr vt d
load net {exs#25.itm(1)} -attr vt d
load net {exs#25.itm(2)} -attr vt d
load net {exs#25.itm(3)} -attr vt d
load net {exs#25.itm(4)} -attr vt d
load net {exs#25.itm(5)} -attr vt d
load net {exs#25.itm(6)} -attr vt d
load net {exs#25.itm(7)} -attr vt d
load net {exs#25.itm(8)} -attr vt d
load net {exs#25.itm(9)} -attr vt d
load net {exs#25.itm(10)} -attr vt d
load net {exs#25.itm(11)} -attr vt d
load net {exs#25.itm(12)} -attr vt d
load net {exs#25.itm(13)} -attr vt d
load net {exs#25.itm(14)} -attr vt d
load net {exs#25.itm(15)} -attr vt d
load netBundle {exs#25.itm} 16 {exs#25.itm(0)} {exs#25.itm(1)} {exs#25.itm(2)} {exs#25.itm(3)} {exs#25.itm(4)} {exs#25.itm(5)} {exs#25.itm(6)} {exs#25.itm(7)} {exs#25.itm(8)} {exs#25.itm(9)} {exs#25.itm(10)} {exs#25.itm(11)} {exs#25.itm(12)} {exs#25.itm(13)} {exs#25.itm(14)} {exs#25.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {exs#26.itm(0)} -attr vt d
load net {exs#26.itm(1)} -attr vt d
load net {exs#26.itm(2)} -attr vt d
load net {exs#26.itm(3)} -attr vt d
load net {exs#26.itm(4)} -attr vt d
load net {exs#26.itm(5)} -attr vt d
load net {exs#26.itm(6)} -attr vt d
load net {exs#26.itm(7)} -attr vt d
load net {exs#26.itm(8)} -attr vt d
load net {exs#26.itm(9)} -attr vt d
load net {exs#26.itm(10)} -attr vt d
load net {exs#26.itm(11)} -attr vt d
load net {exs#26.itm(12)} -attr vt d
load net {exs#26.itm(13)} -attr vt d
load net {exs#26.itm(14)} -attr vt d
load netBundle {exs#26.itm} 15 {exs#26.itm(0)} {exs#26.itm(1)} {exs#26.itm(2)} {exs#26.itm(3)} {exs#26.itm(4)} {exs#26.itm(5)} {exs#26.itm(6)} {exs#26.itm(7)} {exs#26.itm(8)} {exs#26.itm(9)} {exs#26.itm(10)} {exs#26.itm(11)} {exs#26.itm(12)} {exs#26.itm(13)} {exs#26.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {exs#27.itm(0)} -attr vt d
load net {exs#27.itm(1)} -attr vt d
load net {exs#27.itm(2)} -attr vt d
load net {exs#27.itm(3)} -attr vt d
load net {exs#27.itm(4)} -attr vt d
load net {exs#27.itm(5)} -attr vt d
load net {exs#27.itm(6)} -attr vt d
load net {exs#27.itm(7)} -attr vt d
load net {exs#27.itm(8)} -attr vt d
load net {exs#27.itm(9)} -attr vt d
load net {exs#27.itm(10)} -attr vt d
load net {exs#27.itm(11)} -attr vt d
load net {exs#27.itm(12)} -attr vt d
load net {exs#27.itm(13)} -attr vt d
load net {exs#27.itm(14)} -attr vt d
load net {exs#27.itm(15)} -attr vt d
load netBundle {exs#27.itm} 16 {exs#27.itm(0)} {exs#27.itm(1)} {exs#27.itm(2)} {exs#27.itm(3)} {exs#27.itm(4)} {exs#27.itm(5)} {exs#27.itm(6)} {exs#27.itm(7)} {exs#27.itm(8)} {exs#27.itm(9)} {exs#27.itm(10)} {exs#27.itm(11)} {exs#27.itm(12)} {exs#27.itm(13)} {exs#27.itm(14)} {exs#27.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {FRAME:not#3.itm(0)} -attr vt d
load net {FRAME:not#3.itm(1)} -attr vt d
load net {FRAME:not#3.itm(2)} -attr vt d
load net {FRAME:not#3.itm(3)} -attr vt d
load net {FRAME:not#3.itm(4)} -attr vt d
load net {FRAME:not#3.itm(5)} -attr vt d
load netBundle {FRAME:not#3.itm} 6 {FRAME:not#3.itm(0)} {FRAME:not#3.itm(1)} {FRAME:not#3.itm(2)} {FRAME:not#3.itm(3)} {FRAME:not#3.itm(4)} {FRAME:not#3.itm(5)} -attr xrf 42615 -attr oid 334 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(0)} -attr vt d
load net {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(1)} -attr vt d
load net {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(2)} -attr vt d
load net {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(3)} -attr vt d
load net {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(4)} -attr vt d
load net {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(5)} -attr vt d
load netBundle {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm} 6 {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(0)} {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(1)} {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(2)} {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(3)} {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(4)} {slc(abs:abs:return#2.lpi#1.dfm:mx0).itm(5)} -attr xrf 42616 -attr oid 335 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#2.lpi#1.dfm:mx0).itm}
load net {FRAME:not#2.itm(0)} -attr vt d
load net {FRAME:not#2.itm(1)} -attr vt d
load net {FRAME:not#2.itm(2)} -attr vt d
load net {FRAME:not#2.itm(3)} -attr vt d
load net {FRAME:not#2.itm(4)} -attr vt d
load net {FRAME:not#2.itm(5)} -attr vt d
load netBundle {FRAME:not#2.itm} 6 {FRAME:not#2.itm(0)} {FRAME:not#2.itm(1)} {FRAME:not#2.itm(2)} {FRAME:not#2.itm(3)} {FRAME:not#2.itm(4)} {FRAME:not#2.itm(5)} -attr xrf 42617 -attr oid 336 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(0)} -attr vt d
load net {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(1)} -attr vt d
load net {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(2)} -attr vt d
load net {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(3)} -attr vt d
load net {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(4)} -attr vt d
load net {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(5)} -attr vt d
load netBundle {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm} 6 {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(0)} {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(1)} {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(2)} {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(3)} {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(4)} {slc(abs:abs:return#1.lpi#1.dfm:mx0).itm(5)} -attr xrf 42618 -attr oid 337 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#1.lpi#1.dfm:mx0).itm}
load net {FRAME:not#1.itm(0)} -attr vt d
load net {FRAME:not#1.itm(1)} -attr vt d
load net {FRAME:not#1.itm(2)} -attr vt d
load net {FRAME:not#1.itm(3)} -attr vt d
load net {FRAME:not#1.itm(4)} -attr vt d
load net {FRAME:not#1.itm(5)} -attr vt d
load netBundle {FRAME:not#1.itm} 6 {FRAME:not#1.itm(0)} {FRAME:not#1.itm(1)} {FRAME:not#1.itm(2)} {FRAME:not#1.itm(3)} {FRAME:not#1.itm(4)} {FRAME:not#1.itm(5)} -attr xrf 42619 -attr oid 338 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {slc(abs:abs:return.lpi#1.dfm:mx0).itm(0)} -attr vt d
load net {slc(abs:abs:return.lpi#1.dfm:mx0).itm(1)} -attr vt d
load net {slc(abs:abs:return.lpi#1.dfm:mx0).itm(2)} -attr vt d
load net {slc(abs:abs:return.lpi#1.dfm:mx0).itm(3)} -attr vt d
load net {slc(abs:abs:return.lpi#1.dfm:mx0).itm(4)} -attr vt d
load net {slc(abs:abs:return.lpi#1.dfm:mx0).itm(5)} -attr vt d
load netBundle {slc(abs:abs:return.lpi#1.dfm:mx0).itm} 6 {slc(abs:abs:return.lpi#1.dfm:mx0).itm(0)} {slc(abs:abs:return.lpi#1.dfm:mx0).itm(1)} {slc(abs:abs:return.lpi#1.dfm:mx0).itm(2)} {slc(abs:abs:return.lpi#1.dfm:mx0).itm(3)} {slc(abs:abs:return.lpi#1.dfm:mx0).itm(4)} {slc(abs:abs:return.lpi#1.dfm:mx0).itm(5)} -attr xrf 42620 -attr oid 339 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return.lpi#1.dfm:mx0).itm}
load net {by:conc#7.itm(0)} -attr vt d
load net {by:conc#7.itm(1)} -attr vt d
load net {by:conc#7.itm(2)} -attr vt d
load net {by:conc#7.itm(3)} -attr vt d
load net {by:conc#7.itm(4)} -attr vt d
load net {by:conc#7.itm(5)} -attr vt d
load net {by:conc#7.itm(6)} -attr vt d
load net {by:conc#7.itm(7)} -attr vt d
load net {by:conc#7.itm(8)} -attr vt d
load net {by:conc#7.itm(9)} -attr vt d
load net {by:conc#7.itm(10)} -attr vt d
load net {by:conc#7.itm(11)} -attr vt d
load net {by:conc#7.itm(12)} -attr vt d
load net {by:conc#7.itm(13)} -attr vt d
load net {by:conc#7.itm(14)} -attr vt d
load net {by:conc#7.itm(15)} -attr vt d
load netBundle {by:conc#7.itm} 16 {by:conc#7.itm(0)} {by:conc#7.itm(1)} {by:conc#7.itm(2)} {by:conc#7.itm(3)} {by:conc#7.itm(4)} {by:conc#7.itm(5)} {by:conc#7.itm(6)} {by:conc#7.itm(7)} {by:conc#7.itm(8)} {by:conc#7.itm(9)} {by:conc#7.itm(10)} {by:conc#7.itm(11)} {by:conc#7.itm(12)} {by:conc#7.itm(13)} {by:conc#7.itm(14)} {by:conc#7.itm(15)} -attr xrf 42621 -attr oid 340 -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {slc(regs.regs(0).sva)#13.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#13.itm} 10 {slc(regs.regs(0).sva)#13.itm(0)} {slc(regs.regs(0).sva)#13.itm(1)} {slc(regs.regs(0).sva)#13.itm(2)} {slc(regs.regs(0).sva)#13.itm(3)} {slc(regs.regs(0).sva)#13.itm(4)} {slc(regs.regs(0).sva)#13.itm(5)} {slc(regs.regs(0).sva)#13.itm(6)} {slc(regs.regs(0).sva)#13.itm(7)} {slc(regs.regs(0).sva)#13.itm(8)} {slc(regs.regs(0).sva)#13.itm(9)} -attr xrf 42622 -attr oid 341 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {gy:conc#7.itm(0)} -attr vt d
load net {gy:conc#7.itm(1)} -attr vt d
load net {gy:conc#7.itm(2)} -attr vt d
load net {gy:conc#7.itm(3)} -attr vt d
load net {gy:conc#7.itm(4)} -attr vt d
load net {gy:conc#7.itm(5)} -attr vt d
load net {gy:conc#7.itm(6)} -attr vt d
load net {gy:conc#7.itm(7)} -attr vt d
load net {gy:conc#7.itm(8)} -attr vt d
load net {gy:conc#7.itm(9)} -attr vt d
load net {gy:conc#7.itm(10)} -attr vt d
load net {gy:conc#7.itm(11)} -attr vt d
load net {gy:conc#7.itm(12)} -attr vt d
load net {gy:conc#7.itm(13)} -attr vt d
load net {gy:conc#7.itm(14)} -attr vt d
load net {gy:conc#7.itm(15)} -attr vt d
load netBundle {gy:conc#7.itm} 16 {gy:conc#7.itm(0)} {gy:conc#7.itm(1)} {gy:conc#7.itm(2)} {gy:conc#7.itm(3)} {gy:conc#7.itm(4)} {gy:conc#7.itm(5)} {gy:conc#7.itm(6)} {gy:conc#7.itm(7)} {gy:conc#7.itm(8)} {gy:conc#7.itm(9)} {gy:conc#7.itm(10)} {gy:conc#7.itm(11)} {gy:conc#7.itm(12)} {gy:conc#7.itm(13)} {gy:conc#7.itm(14)} {gy:conc#7.itm(15)} -attr xrf 42623 -attr oid 342 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {slc(regs.regs(0).sva)#9.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#9.itm} 10 {slc(regs.regs(0).sva)#9.itm(0)} {slc(regs.regs(0).sva)#9.itm(1)} {slc(regs.regs(0).sva)#9.itm(2)} {slc(regs.regs(0).sva)#9.itm(3)} {slc(regs.regs(0).sva)#9.itm(4)} {slc(regs.regs(0).sva)#9.itm(5)} {slc(regs.regs(0).sva)#9.itm(6)} {slc(regs.regs(0).sva)#9.itm(7)} {slc(regs.regs(0).sva)#9.itm(8)} {slc(regs.regs(0).sva)#9.itm(9)} -attr xrf 42624 -attr oid 343 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {ry:conc#7.itm(0)} -attr vt d
load net {ry:conc#7.itm(1)} -attr vt d
load net {ry:conc#7.itm(2)} -attr vt d
load net {ry:conc#7.itm(3)} -attr vt d
load net {ry:conc#7.itm(4)} -attr vt d
load net {ry:conc#7.itm(5)} -attr vt d
load net {ry:conc#7.itm(6)} -attr vt d
load net {ry:conc#7.itm(7)} -attr vt d
load net {ry:conc#7.itm(8)} -attr vt d
load net {ry:conc#7.itm(9)} -attr vt d
load net {ry:conc#7.itm(10)} -attr vt d
load net {ry:conc#7.itm(11)} -attr vt d
load net {ry:conc#7.itm(12)} -attr vt d
load net {ry:conc#7.itm(13)} -attr vt d
load net {ry:conc#7.itm(14)} -attr vt d
load net {ry:conc#7.itm(15)} -attr vt d
load netBundle {ry:conc#7.itm} 16 {ry:conc#7.itm(0)} {ry:conc#7.itm(1)} {ry:conc#7.itm(2)} {ry:conc#7.itm(3)} {ry:conc#7.itm(4)} {ry:conc#7.itm(5)} {ry:conc#7.itm(6)} {ry:conc#7.itm(7)} {ry:conc#7.itm(8)} {ry:conc#7.itm(9)} {ry:conc#7.itm(10)} {ry:conc#7.itm(11)} {ry:conc#7.itm(12)} {ry:conc#7.itm(13)} {ry:conc#7.itm(14)} {ry:conc#7.itm(15)} -attr xrf 42625 -attr oid 344 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {slc(regs.regs(0).sva)#11.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#11.itm} 10 {slc(regs.regs(0).sva)#11.itm(0)} {slc(regs.regs(0).sva)#11.itm(1)} {slc(regs.regs(0).sva)#11.itm(2)} {slc(regs.regs(0).sva)#11.itm(3)} {slc(regs.regs(0).sva)#11.itm(4)} {slc(regs.regs(0).sva)#11.itm(5)} {slc(regs.regs(0).sva)#11.itm(6)} {slc(regs.regs(0).sva)#11.itm(7)} {slc(regs.regs(0).sva)#11.itm(8)} {slc(regs.regs(0).sva)#11.itm(9)} -attr xrf 42626 -attr oid 345 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {conc#224.itm(0)} -attr vt d
load net {conc#224.itm(1)} -attr vt d
load net {conc#224.itm(2)} -attr vt d
load net {conc#224.itm(3)} -attr vt d
load net {conc#224.itm(4)} -attr vt d
load net {conc#224.itm(5)} -attr vt d
load net {conc#224.itm(6)} -attr vt d
load net {conc#224.itm(7)} -attr vt d
load net {conc#224.itm(8)} -attr vt d
load net {conc#224.itm(9)} -attr vt d
load net {conc#224.itm(10)} -attr vt d
load net {conc#224.itm(11)} -attr vt d
load netBundle {conc#224.itm} 12 {conc#224.itm(0)} {conc#224.itm(1)} {conc#224.itm(2)} {conc#224.itm(3)} {conc#224.itm(4)} {conc#224.itm(5)} {conc#224.itm(6)} {conc#224.itm(7)} {conc#224.itm(8)} {conc#224.itm(9)} {conc#224.itm(10)} {conc#224.itm(11)} -attr xrf 42627 -attr oid 346 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(0)} -attr vt d
load net {regs.operator[]#29:not#3.itm(1)} -attr vt d
load net {regs.operator[]#29:not#3.itm(2)} -attr vt d
load net {regs.operator[]#29:not#3.itm(3)} -attr vt d
load net {regs.operator[]#29:not#3.itm(4)} -attr vt d
load net {regs.operator[]#29:not#3.itm(5)} -attr vt d
load net {regs.operator[]#29:not#3.itm(6)} -attr vt d
load net {regs.operator[]#29:not#3.itm(7)} -attr vt d
load net {regs.operator[]#29:not#3.itm(8)} -attr vt d
load net {regs.operator[]#29:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#29:not#3.itm} 10 {regs.operator[]#29:not#3.itm(0)} {regs.operator[]#29:not#3.itm(1)} {regs.operator[]#29:not#3.itm(2)} {regs.operator[]#29:not#3.itm(3)} {regs.operator[]#29:not#3.itm(4)} {regs.operator[]#29:not#3.itm(5)} {regs.operator[]#29:not#3.itm(6)} {regs.operator[]#29:not#3.itm(7)} {regs.operator[]#29:not#3.itm(8)} {regs.operator[]#29:not#3.itm(9)} -attr xrf 42628 -attr oid 347 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {slc(regs.regs(0).sva)#10.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#10.itm} 10 {slc(regs.regs(0).sva)#10.itm(0)} {slc(regs.regs(0).sva)#10.itm(1)} {slc(regs.regs(0).sva)#10.itm(2)} {slc(regs.regs(0).sva)#10.itm(3)} {slc(regs.regs(0).sva)#10.itm(4)} {slc(regs.regs(0).sva)#10.itm(5)} {slc(regs.regs(0).sva)#10.itm(6)} {slc(regs.regs(0).sva)#10.itm(7)} {slc(regs.regs(0).sva)#10.itm(8)} {slc(regs.regs(0).sva)#10.itm(9)} -attr xrf 42629 -attr oid 348 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {conc#225.itm(0)} -attr vt d
load net {conc#225.itm(1)} -attr vt d
load net {conc#225.itm(2)} -attr vt d
load net {conc#225.itm(3)} -attr vt d
load net {conc#225.itm(4)} -attr vt d
load net {conc#225.itm(5)} -attr vt d
load net {conc#225.itm(6)} -attr vt d
load net {conc#225.itm(7)} -attr vt d
load net {conc#225.itm(8)} -attr vt d
load net {conc#225.itm(9)} -attr vt d
load net {conc#225.itm(10)} -attr vt d
load net {conc#225.itm(11)} -attr vt d
load net {conc#225.itm(12)} -attr vt d
load net {conc#225.itm(13)} -attr vt d
load net {conc#225.itm(14)} -attr vt d
load net {conc#225.itm(15)} -attr vt d
load net {conc#225.itm(16)} -attr vt d
load netBundle {conc#225.itm} 17 {conc#225.itm(0)} {conc#225.itm(1)} {conc#225.itm(2)} {conc#225.itm(3)} {conc#225.itm(4)} {conc#225.itm(5)} {conc#225.itm(6)} {conc#225.itm(7)} {conc#225.itm(8)} {conc#225.itm(9)} {conc#225.itm(10)} {conc#225.itm(11)} {conc#225.itm(12)} {conc#225.itm(13)} {conc#225.itm(14)} {conc#225.itm(15)} {conc#225.itm(16)} -attr xrf 42630 -attr oid 349 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {conc#226.itm(0)} -attr vt d
load net {conc#226.itm(1)} -attr vt d
load net {conc#226.itm(2)} -attr vt d
load net {conc#226.itm(3)} -attr vt d
load net {conc#226.itm(4)} -attr vt d
load net {conc#226.itm(5)} -attr vt d
load net {conc#226.itm(6)} -attr vt d
load net {conc#226.itm(7)} -attr vt d
load net {conc#226.itm(8)} -attr vt d
load net {conc#226.itm(9)} -attr vt d
load net {conc#226.itm(10)} -attr vt d
load net {conc#226.itm(11)} -attr vt d
load netBundle {conc#226.itm} 12 {conc#226.itm(0)} {conc#226.itm(1)} {conc#226.itm(2)} {conc#226.itm(3)} {conc#226.itm(4)} {conc#226.itm(5)} {conc#226.itm(6)} {conc#226.itm(7)} {conc#226.itm(8)} {conc#226.itm(9)} {conc#226.itm(10)} {conc#226.itm(11)} -attr xrf 42631 -attr oid 350 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(0)} -attr vt d
load net {regs.operator[]#28:not#3.itm(1)} -attr vt d
load net {regs.operator[]#28:not#3.itm(2)} -attr vt d
load net {regs.operator[]#28:not#3.itm(3)} -attr vt d
load net {regs.operator[]#28:not#3.itm(4)} -attr vt d
load net {regs.operator[]#28:not#3.itm(5)} -attr vt d
load net {regs.operator[]#28:not#3.itm(6)} -attr vt d
load net {regs.operator[]#28:not#3.itm(7)} -attr vt d
load net {regs.operator[]#28:not#3.itm(8)} -attr vt d
load net {regs.operator[]#28:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#28:not#3.itm} 10 {regs.operator[]#28:not#3.itm(0)} {regs.operator[]#28:not#3.itm(1)} {regs.operator[]#28:not#3.itm(2)} {regs.operator[]#28:not#3.itm(3)} {regs.operator[]#28:not#3.itm(4)} {regs.operator[]#28:not#3.itm(5)} {regs.operator[]#28:not#3.itm(6)} {regs.operator[]#28:not#3.itm(7)} {regs.operator[]#28:not#3.itm(8)} {regs.operator[]#28:not#3.itm(9)} -attr xrf 42632 -attr oid 351 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {slc(regs.regs(0).sva)#12.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#12.itm} 10 {slc(regs.regs(0).sva)#12.itm(0)} {slc(regs.regs(0).sva)#12.itm(1)} {slc(regs.regs(0).sva)#12.itm(2)} {slc(regs.regs(0).sva)#12.itm(3)} {slc(regs.regs(0).sva)#12.itm(4)} {slc(regs.regs(0).sva)#12.itm(5)} {slc(regs.regs(0).sva)#12.itm(6)} {slc(regs.regs(0).sva)#12.itm(7)} {slc(regs.regs(0).sva)#12.itm(8)} {slc(regs.regs(0).sva)#12.itm(9)} -attr xrf 42633 -attr oid 352 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {conc#227.itm(0)} -attr vt d
load net {conc#227.itm(1)} -attr vt d
load net {conc#227.itm(2)} -attr vt d
load net {conc#227.itm(3)} -attr vt d
load net {conc#227.itm(4)} -attr vt d
load net {conc#227.itm(5)} -attr vt d
load net {conc#227.itm(6)} -attr vt d
load net {conc#227.itm(7)} -attr vt d
load net {conc#227.itm(8)} -attr vt d
load net {conc#227.itm(9)} -attr vt d
load net {conc#227.itm(10)} -attr vt d
load net {conc#227.itm(11)} -attr vt d
load net {conc#227.itm(12)} -attr vt d
load net {conc#227.itm(13)} -attr vt d
load net {conc#227.itm(14)} -attr vt d
load net {conc#227.itm(15)} -attr vt d
load net {conc#227.itm(16)} -attr vt d
load netBundle {conc#227.itm} 17 {conc#227.itm(0)} {conc#227.itm(1)} {conc#227.itm(2)} {conc#227.itm(3)} {conc#227.itm(4)} {conc#227.itm(5)} {conc#227.itm(6)} {conc#227.itm(7)} {conc#227.itm(8)} {conc#227.itm(9)} {conc#227.itm(10)} {conc#227.itm(11)} {conc#227.itm(12)} {conc#227.itm(13)} {conc#227.itm(14)} {conc#227.itm(15)} {conc#227.itm(16)} -attr xrf 42634 -attr oid 353 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {conc#228.itm(0)} -attr vt d
load net {conc#228.itm(1)} -attr vt d
load net {conc#228.itm(2)} -attr vt d
load net {conc#228.itm(3)} -attr vt d
load net {conc#228.itm(4)} -attr vt d
load net {conc#228.itm(5)} -attr vt d
load net {conc#228.itm(6)} -attr vt d
load net {conc#228.itm(7)} -attr vt d
load net {conc#228.itm(8)} -attr vt d
load net {conc#228.itm(9)} -attr vt d
load net {conc#228.itm(10)} -attr vt d
load net {conc#228.itm(11)} -attr vt d
load netBundle {conc#228.itm} 12 {conc#228.itm(0)} {conc#228.itm(1)} {conc#228.itm(2)} {conc#228.itm(3)} {conc#228.itm(4)} {conc#228.itm(5)} {conc#228.itm(6)} {conc#228.itm(7)} {conc#228.itm(8)} {conc#228.itm(9)} {conc#228.itm(10)} {conc#228.itm(11)} -attr xrf 42635 -attr oid 354 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(0)} -attr vt d
load net {regs.operator[]#27:not#3.itm(1)} -attr vt d
load net {regs.operator[]#27:not#3.itm(2)} -attr vt d
load net {regs.operator[]#27:not#3.itm(3)} -attr vt d
load net {regs.operator[]#27:not#3.itm(4)} -attr vt d
load net {regs.operator[]#27:not#3.itm(5)} -attr vt d
load net {regs.operator[]#27:not#3.itm(6)} -attr vt d
load net {regs.operator[]#27:not#3.itm(7)} -attr vt d
load net {regs.operator[]#27:not#3.itm(8)} -attr vt d
load net {regs.operator[]#27:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#27:not#3.itm} 10 {regs.operator[]#27:not#3.itm(0)} {regs.operator[]#27:not#3.itm(1)} {regs.operator[]#27:not#3.itm(2)} {regs.operator[]#27:not#3.itm(3)} {regs.operator[]#27:not#3.itm(4)} {regs.operator[]#27:not#3.itm(5)} {regs.operator[]#27:not#3.itm(6)} {regs.operator[]#27:not#3.itm(7)} {regs.operator[]#27:not#3.itm(8)} {regs.operator[]#27:not#3.itm(9)} -attr xrf 42636 -attr oid 355 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {slc(regs.regs(0).sva)#14.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#14.itm} 10 {slc(regs.regs(0).sva)#14.itm(0)} {slc(regs.regs(0).sva)#14.itm(1)} {slc(regs.regs(0).sva)#14.itm(2)} {slc(regs.regs(0).sva)#14.itm(3)} {slc(regs.regs(0).sva)#14.itm(4)} {slc(regs.regs(0).sva)#14.itm(5)} {slc(regs.regs(0).sva)#14.itm(6)} {slc(regs.regs(0).sva)#14.itm(7)} {slc(regs.regs(0).sva)#14.itm(8)} {slc(regs.regs(0).sva)#14.itm(9)} -attr xrf 42637 -attr oid 356 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {conc#229.itm(0)} -attr vt d
load net {conc#229.itm(1)} -attr vt d
load net {conc#229.itm(2)} -attr vt d
load net {conc#229.itm(3)} -attr vt d
load net {conc#229.itm(4)} -attr vt d
load net {conc#229.itm(5)} -attr vt d
load net {conc#229.itm(6)} -attr vt d
load net {conc#229.itm(7)} -attr vt d
load net {conc#229.itm(8)} -attr vt d
load net {conc#229.itm(9)} -attr vt d
load net {conc#229.itm(10)} -attr vt d
load net {conc#229.itm(11)} -attr vt d
load net {conc#229.itm(12)} -attr vt d
load net {conc#229.itm(13)} -attr vt d
load net {conc#229.itm(14)} -attr vt d
load net {conc#229.itm(15)} -attr vt d
load net {conc#229.itm(16)} -attr vt d
load netBundle {conc#229.itm} 17 {conc#229.itm(0)} {conc#229.itm(1)} {conc#229.itm(2)} {conc#229.itm(3)} {conc#229.itm(4)} {conc#229.itm(5)} {conc#229.itm(6)} {conc#229.itm(7)} {conc#229.itm(8)} {conc#229.itm(9)} {conc#229.itm(10)} {conc#229.itm(11)} {conc#229.itm(12)} {conc#229.itm(13)} {conc#229.itm(14)} {conc#229.itm(15)} {conc#229.itm(16)} -attr xrf 42638 -attr oid 357 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {by:conc#5.itm(0)} -attr vt d
load net {by:conc#5.itm(1)} -attr vt d
load net {by:conc#5.itm(2)} -attr vt d
load net {by:conc#5.itm(3)} -attr vt d
load net {by:conc#5.itm(4)} -attr vt d
load net {by:conc#5.itm(5)} -attr vt d
load net {by:conc#5.itm(6)} -attr vt d
load net {by:conc#5.itm(7)} -attr vt d
load net {by:conc#5.itm(8)} -attr vt d
load net {by:conc#5.itm(9)} -attr vt d
load net {by:conc#5.itm(10)} -attr vt d
load net {by:conc#5.itm(11)} -attr vt d
load net {by:conc#5.itm(12)} -attr vt d
load net {by:conc#5.itm(13)} -attr vt d
load net {by:conc#5.itm(14)} -attr vt d
load net {by:conc#5.itm(15)} -attr vt d
load netBundle {by:conc#5.itm} 16 {by:conc#5.itm(0)} {by:conc#5.itm(1)} {by:conc#5.itm(2)} {by:conc#5.itm(3)} {by:conc#5.itm(4)} {by:conc#5.itm(5)} {by:conc#5.itm(6)} {by:conc#5.itm(7)} {by:conc#5.itm(8)} {by:conc#5.itm(9)} {by:conc#5.itm(10)} {by:conc#5.itm(11)} {by:conc#5.itm(12)} {by:conc#5.itm(13)} {by:conc#5.itm(14)} {by:conc#5.itm(15)} -attr xrf 42639 -attr oid 358 -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {slc(regs.regs(2).sva)#9.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#9.itm} 10 {slc(regs.regs(2).sva)#9.itm(0)} {slc(regs.regs(2).sva)#9.itm(1)} {slc(regs.regs(2).sva)#9.itm(2)} {slc(regs.regs(2).sva)#9.itm(3)} {slc(regs.regs(2).sva)#9.itm(4)} {slc(regs.regs(2).sva)#9.itm(5)} {slc(regs.regs(2).sva)#9.itm(6)} {slc(regs.regs(2).sva)#9.itm(7)} {slc(regs.regs(2).sva)#9.itm(8)} {slc(regs.regs(2).sva)#9.itm(9)} -attr xrf 42640 -attr oid 359 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {gy:conc#5.itm(0)} -attr vt d
load net {gy:conc#5.itm(1)} -attr vt d
load net {gy:conc#5.itm(2)} -attr vt d
load net {gy:conc#5.itm(3)} -attr vt d
load net {gy:conc#5.itm(4)} -attr vt d
load net {gy:conc#5.itm(5)} -attr vt d
load net {gy:conc#5.itm(6)} -attr vt d
load net {gy:conc#5.itm(7)} -attr vt d
load net {gy:conc#5.itm(8)} -attr vt d
load net {gy:conc#5.itm(9)} -attr vt d
load net {gy:conc#5.itm(10)} -attr vt d
load net {gy:conc#5.itm(11)} -attr vt d
load net {gy:conc#5.itm(12)} -attr vt d
load net {gy:conc#5.itm(13)} -attr vt d
load net {gy:conc#5.itm(14)} -attr vt d
load net {gy:conc#5.itm(15)} -attr vt d
load netBundle {gy:conc#5.itm} 16 {gy:conc#5.itm(0)} {gy:conc#5.itm(1)} {gy:conc#5.itm(2)} {gy:conc#5.itm(3)} {gy:conc#5.itm(4)} {gy:conc#5.itm(5)} {gy:conc#5.itm(6)} {gy:conc#5.itm(7)} {gy:conc#5.itm(8)} {gy:conc#5.itm(9)} {gy:conc#5.itm(10)} {gy:conc#5.itm(11)} {gy:conc#5.itm(12)} {gy:conc#5.itm(13)} {gy:conc#5.itm(14)} {gy:conc#5.itm(15)} -attr xrf 42641 -attr oid 360 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {slc(regs.regs(2).sva)#10.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#10.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#10.itm} 10 {slc(regs.regs(2).sva)#10.itm(0)} {slc(regs.regs(2).sva)#10.itm(1)} {slc(regs.regs(2).sva)#10.itm(2)} {slc(regs.regs(2).sva)#10.itm(3)} {slc(regs.regs(2).sva)#10.itm(4)} {slc(regs.regs(2).sva)#10.itm(5)} {slc(regs.regs(2).sva)#10.itm(6)} {slc(regs.regs(2).sva)#10.itm(7)} {slc(regs.regs(2).sva)#10.itm(8)} {slc(regs.regs(2).sva)#10.itm(9)} -attr xrf 42642 -attr oid 361 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {ry:conc#5.itm(0)} -attr vt d
load net {ry:conc#5.itm(1)} -attr vt d
load net {ry:conc#5.itm(2)} -attr vt d
load net {ry:conc#5.itm(3)} -attr vt d
load net {ry:conc#5.itm(4)} -attr vt d
load net {ry:conc#5.itm(5)} -attr vt d
load net {ry:conc#5.itm(6)} -attr vt d
load net {ry:conc#5.itm(7)} -attr vt d
load net {ry:conc#5.itm(8)} -attr vt d
load net {ry:conc#5.itm(9)} -attr vt d
load net {ry:conc#5.itm(10)} -attr vt d
load net {ry:conc#5.itm(11)} -attr vt d
load net {ry:conc#5.itm(12)} -attr vt d
load net {ry:conc#5.itm(13)} -attr vt d
load net {ry:conc#5.itm(14)} -attr vt d
load net {ry:conc#5.itm(15)} -attr vt d
load netBundle {ry:conc#5.itm} 16 {ry:conc#5.itm(0)} {ry:conc#5.itm(1)} {ry:conc#5.itm(2)} {ry:conc#5.itm(3)} {ry:conc#5.itm(4)} {ry:conc#5.itm(5)} {ry:conc#5.itm(6)} {ry:conc#5.itm(7)} {ry:conc#5.itm(8)} {ry:conc#5.itm(9)} {ry:conc#5.itm(10)} {ry:conc#5.itm(11)} {ry:conc#5.itm(12)} {ry:conc#5.itm(13)} {ry:conc#5.itm(14)} {ry:conc#5.itm(15)} -attr xrf 42643 -attr oid 362 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {slc(regs.regs(2).sva)#11.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#11.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#11.itm} 10 {slc(regs.regs(2).sva)#11.itm(0)} {slc(regs.regs(2).sva)#11.itm(1)} {slc(regs.regs(2).sva)#11.itm(2)} {slc(regs.regs(2).sva)#11.itm(3)} {slc(regs.regs(2).sva)#11.itm(4)} {slc(regs.regs(2).sva)#11.itm(5)} {slc(regs.regs(2).sva)#11.itm(6)} {slc(regs.regs(2).sva)#11.itm(7)} {slc(regs.regs(2).sva)#11.itm(8)} {slc(regs.regs(2).sva)#11.itm(9)} -attr xrf 42644 -attr oid 363 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {conc#230.itm(0)} -attr vt d
load net {conc#230.itm(1)} -attr vt d
load net {conc#230.itm(2)} -attr vt d
load net {conc#230.itm(3)} -attr vt d
load net {conc#230.itm(4)} -attr vt d
load net {conc#230.itm(5)} -attr vt d
load net {conc#230.itm(6)} -attr vt d
load net {conc#230.itm(7)} -attr vt d
load net {conc#230.itm(8)} -attr vt d
load net {conc#230.itm(9)} -attr vt d
load net {conc#230.itm(10)} -attr vt d
load net {conc#230.itm(11)} -attr vt d
load netBundle {conc#230.itm} 12 {conc#230.itm(0)} {conc#230.itm(1)} {conc#230.itm(2)} {conc#230.itm(3)} {conc#230.itm(4)} {conc#230.itm(5)} {conc#230.itm(6)} {conc#230.itm(7)} {conc#230.itm(8)} {conc#230.itm(9)} {conc#230.itm(10)} {conc#230.itm(11)} -attr xrf 42645 -attr oid 364 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(0)} -attr vt d
load net {regs.operator[]#47:not.itm(1)} -attr vt d
load net {regs.operator[]#47:not.itm(2)} -attr vt d
load net {regs.operator[]#47:not.itm(3)} -attr vt d
load net {regs.operator[]#47:not.itm(4)} -attr vt d
load net {regs.operator[]#47:not.itm(5)} -attr vt d
load net {regs.operator[]#47:not.itm(6)} -attr vt d
load net {regs.operator[]#47:not.itm(7)} -attr vt d
load net {regs.operator[]#47:not.itm(8)} -attr vt d
load net {regs.operator[]#47:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#47:not.itm} 10 {regs.operator[]#47:not.itm(0)} {regs.operator[]#47:not.itm(1)} {regs.operator[]#47:not.itm(2)} {regs.operator[]#47:not.itm(3)} {regs.operator[]#47:not.itm(4)} {regs.operator[]#47:not.itm(5)} {regs.operator[]#47:not.itm(6)} {regs.operator[]#47:not.itm(7)} {regs.operator[]#47:not.itm(8)} {regs.operator[]#47:not.itm(9)} -attr xrf 42646 -attr oid 365 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {slc(regs.regs(2).sva)#12.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#12.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#12.itm} 10 {slc(regs.regs(2).sva)#12.itm(0)} {slc(regs.regs(2).sva)#12.itm(1)} {slc(regs.regs(2).sva)#12.itm(2)} {slc(regs.regs(2).sva)#12.itm(3)} {slc(regs.regs(2).sva)#12.itm(4)} {slc(regs.regs(2).sva)#12.itm(5)} {slc(regs.regs(2).sva)#12.itm(6)} {slc(regs.regs(2).sva)#12.itm(7)} {slc(regs.regs(2).sva)#12.itm(8)} {slc(regs.regs(2).sva)#12.itm(9)} -attr xrf 42647 -attr oid 366 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {conc#231.itm(0)} -attr vt d
load net {conc#231.itm(1)} -attr vt d
load net {conc#231.itm(2)} -attr vt d
load net {conc#231.itm(3)} -attr vt d
load net {conc#231.itm(4)} -attr vt d
load net {conc#231.itm(5)} -attr vt d
load net {conc#231.itm(6)} -attr vt d
load net {conc#231.itm(7)} -attr vt d
load net {conc#231.itm(8)} -attr vt d
load net {conc#231.itm(9)} -attr vt d
load net {conc#231.itm(10)} -attr vt d
load net {conc#231.itm(11)} -attr vt d
load net {conc#231.itm(12)} -attr vt d
load net {conc#231.itm(13)} -attr vt d
load net {conc#231.itm(14)} -attr vt d
load net {conc#231.itm(15)} -attr vt d
load net {conc#231.itm(16)} -attr vt d
load netBundle {conc#231.itm} 17 {conc#231.itm(0)} {conc#231.itm(1)} {conc#231.itm(2)} {conc#231.itm(3)} {conc#231.itm(4)} {conc#231.itm(5)} {conc#231.itm(6)} {conc#231.itm(7)} {conc#231.itm(8)} {conc#231.itm(9)} {conc#231.itm(10)} {conc#231.itm(11)} {conc#231.itm(12)} {conc#231.itm(13)} {conc#231.itm(14)} {conc#231.itm(15)} {conc#231.itm(16)} -attr xrf 42648 -attr oid 367 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {conc#232.itm(0)} -attr vt d
load net {conc#232.itm(1)} -attr vt d
load net {conc#232.itm(2)} -attr vt d
load net {conc#232.itm(3)} -attr vt d
load net {conc#232.itm(4)} -attr vt d
load net {conc#232.itm(5)} -attr vt d
load net {conc#232.itm(6)} -attr vt d
load net {conc#232.itm(7)} -attr vt d
load net {conc#232.itm(8)} -attr vt d
load net {conc#232.itm(9)} -attr vt d
load net {conc#232.itm(10)} -attr vt d
load net {conc#232.itm(11)} -attr vt d
load netBundle {conc#232.itm} 12 {conc#232.itm(0)} {conc#232.itm(1)} {conc#232.itm(2)} {conc#232.itm(3)} {conc#232.itm(4)} {conc#232.itm(5)} {conc#232.itm(6)} {conc#232.itm(7)} {conc#232.itm(8)} {conc#232.itm(9)} {conc#232.itm(10)} {conc#232.itm(11)} -attr xrf 42649 -attr oid 368 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(0)} -attr vt d
load net {regs.operator[]#46:not.itm(1)} -attr vt d
load net {regs.operator[]#46:not.itm(2)} -attr vt d
load net {regs.operator[]#46:not.itm(3)} -attr vt d
load net {regs.operator[]#46:not.itm(4)} -attr vt d
load net {regs.operator[]#46:not.itm(5)} -attr vt d
load net {regs.operator[]#46:not.itm(6)} -attr vt d
load net {regs.operator[]#46:not.itm(7)} -attr vt d
load net {regs.operator[]#46:not.itm(8)} -attr vt d
load net {regs.operator[]#46:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#46:not.itm} 10 {regs.operator[]#46:not.itm(0)} {regs.operator[]#46:not.itm(1)} {regs.operator[]#46:not.itm(2)} {regs.operator[]#46:not.itm(3)} {regs.operator[]#46:not.itm(4)} {regs.operator[]#46:not.itm(5)} {regs.operator[]#46:not.itm(6)} {regs.operator[]#46:not.itm(7)} {regs.operator[]#46:not.itm(8)} {regs.operator[]#46:not.itm(9)} -attr xrf 42650 -attr oid 369 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {slc(regs.regs(2).sva)#13.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#13.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#13.itm} 10 {slc(regs.regs(2).sva)#13.itm(0)} {slc(regs.regs(2).sva)#13.itm(1)} {slc(regs.regs(2).sva)#13.itm(2)} {slc(regs.regs(2).sva)#13.itm(3)} {slc(regs.regs(2).sva)#13.itm(4)} {slc(regs.regs(2).sva)#13.itm(5)} {slc(regs.regs(2).sva)#13.itm(6)} {slc(regs.regs(2).sva)#13.itm(7)} {slc(regs.regs(2).sva)#13.itm(8)} {slc(regs.regs(2).sva)#13.itm(9)} -attr xrf 42651 -attr oid 370 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {conc#233.itm(0)} -attr vt d
load net {conc#233.itm(1)} -attr vt d
load net {conc#233.itm(2)} -attr vt d
load net {conc#233.itm(3)} -attr vt d
load net {conc#233.itm(4)} -attr vt d
load net {conc#233.itm(5)} -attr vt d
load net {conc#233.itm(6)} -attr vt d
load net {conc#233.itm(7)} -attr vt d
load net {conc#233.itm(8)} -attr vt d
load net {conc#233.itm(9)} -attr vt d
load net {conc#233.itm(10)} -attr vt d
load net {conc#233.itm(11)} -attr vt d
load net {conc#233.itm(12)} -attr vt d
load net {conc#233.itm(13)} -attr vt d
load net {conc#233.itm(14)} -attr vt d
load net {conc#233.itm(15)} -attr vt d
load net {conc#233.itm(16)} -attr vt d
load netBundle {conc#233.itm} 17 {conc#233.itm(0)} {conc#233.itm(1)} {conc#233.itm(2)} {conc#233.itm(3)} {conc#233.itm(4)} {conc#233.itm(5)} {conc#233.itm(6)} {conc#233.itm(7)} {conc#233.itm(8)} {conc#233.itm(9)} {conc#233.itm(10)} {conc#233.itm(11)} {conc#233.itm(12)} {conc#233.itm(13)} {conc#233.itm(14)} {conc#233.itm(15)} {conc#233.itm(16)} -attr xrf 42652 -attr oid 371 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {conc#234.itm(0)} -attr vt d
load net {conc#234.itm(1)} -attr vt d
load net {conc#234.itm(2)} -attr vt d
load net {conc#234.itm(3)} -attr vt d
load net {conc#234.itm(4)} -attr vt d
load net {conc#234.itm(5)} -attr vt d
load net {conc#234.itm(6)} -attr vt d
load net {conc#234.itm(7)} -attr vt d
load net {conc#234.itm(8)} -attr vt d
load net {conc#234.itm(9)} -attr vt d
load net {conc#234.itm(10)} -attr vt d
load net {conc#234.itm(11)} -attr vt d
load netBundle {conc#234.itm} 12 {conc#234.itm(0)} {conc#234.itm(1)} {conc#234.itm(2)} {conc#234.itm(3)} {conc#234.itm(4)} {conc#234.itm(5)} {conc#234.itm(6)} {conc#234.itm(7)} {conc#234.itm(8)} {conc#234.itm(9)} {conc#234.itm(10)} {conc#234.itm(11)} -attr xrf 42653 -attr oid 372 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(0)} -attr vt d
load net {regs.operator[]#45:not.itm(1)} -attr vt d
load net {regs.operator[]#45:not.itm(2)} -attr vt d
load net {regs.operator[]#45:not.itm(3)} -attr vt d
load net {regs.operator[]#45:not.itm(4)} -attr vt d
load net {regs.operator[]#45:not.itm(5)} -attr vt d
load net {regs.operator[]#45:not.itm(6)} -attr vt d
load net {regs.operator[]#45:not.itm(7)} -attr vt d
load net {regs.operator[]#45:not.itm(8)} -attr vt d
load net {regs.operator[]#45:not.itm(9)} -attr vt d
load netBundle {regs.operator[]#45:not.itm} 10 {regs.operator[]#45:not.itm(0)} {regs.operator[]#45:not.itm(1)} {regs.operator[]#45:not.itm(2)} {regs.operator[]#45:not.itm(3)} {regs.operator[]#45:not.itm(4)} {regs.operator[]#45:not.itm(5)} {regs.operator[]#45:not.itm(6)} {regs.operator[]#45:not.itm(7)} {regs.operator[]#45:not.itm(8)} {regs.operator[]#45:not.itm(9)} -attr xrf 42654 -attr oid 373 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {slc(regs.regs(2).sva)#14.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva)#14.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva)#14.itm} 10 {slc(regs.regs(2).sva)#14.itm(0)} {slc(regs.regs(2).sva)#14.itm(1)} {slc(regs.regs(2).sva)#14.itm(2)} {slc(regs.regs(2).sva)#14.itm(3)} {slc(regs.regs(2).sva)#14.itm(4)} {slc(regs.regs(2).sva)#14.itm(5)} {slc(regs.regs(2).sva)#14.itm(6)} {slc(regs.regs(2).sva)#14.itm(7)} {slc(regs.regs(2).sva)#14.itm(8)} {slc(regs.regs(2).sva)#14.itm(9)} -attr xrf 42655 -attr oid 374 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {conc#235.itm(0)} -attr vt d
load net {conc#235.itm(1)} -attr vt d
load net {conc#235.itm(2)} -attr vt d
load net {conc#235.itm(3)} -attr vt d
load net {conc#235.itm(4)} -attr vt d
load net {conc#235.itm(5)} -attr vt d
load net {conc#235.itm(6)} -attr vt d
load net {conc#235.itm(7)} -attr vt d
load net {conc#235.itm(8)} -attr vt d
load net {conc#235.itm(9)} -attr vt d
load net {conc#235.itm(10)} -attr vt d
load net {conc#235.itm(11)} -attr vt d
load net {conc#235.itm(12)} -attr vt d
load net {conc#235.itm(13)} -attr vt d
load net {conc#235.itm(14)} -attr vt d
load net {conc#235.itm(15)} -attr vt d
load net {conc#235.itm(16)} -attr vt d
load netBundle {conc#235.itm} 17 {conc#235.itm(0)} {conc#235.itm(1)} {conc#235.itm(2)} {conc#235.itm(3)} {conc#235.itm(4)} {conc#235.itm(5)} {conc#235.itm(6)} {conc#235.itm(7)} {conc#235.itm(8)} {conc#235.itm(9)} {conc#235.itm(10)} {conc#235.itm(11)} {conc#235.itm(12)} {conc#235.itm(13)} {conc#235.itm(14)} {conc#235.itm(15)} {conc#235.itm(16)} -attr xrf 42656 -attr oid 375 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {abs:else:acc.itm(0)} -attr vt d
load net {abs:else:acc.itm(1)} -attr vt d
load net {abs:else:acc.itm(2)} -attr vt d
load net {abs:else:acc.itm(3)} -attr vt d
load net {abs:else:acc.itm(4)} -attr vt d
load net {abs:else:acc.itm(5)} -attr vt d
load net {abs:else:acc.itm(6)} -attr vt d
load net {abs:else:acc.itm(7)} -attr vt d
load net {abs:else:acc.itm(8)} -attr vt d
load net {abs:else:acc.itm(9)} -attr vt d
load net {abs:else:acc.itm(10)} -attr vt d
load net {abs:else:acc.itm(11)} -attr vt d
load net {abs:else:acc.itm(12)} -attr vt d
load net {abs:else:acc.itm(13)} -attr vt d
load net {abs:else:acc.itm(14)} -attr vt d
load net {abs:else:acc.itm(15)} -attr vt d
load netBundle {abs:else:acc.itm} 16 {abs:else:acc.itm(0)} {abs:else:acc.itm(1)} {abs:else:acc.itm(2)} {abs:else:acc.itm(3)} {abs:else:acc.itm(4)} {abs:else:acc.itm(5)} {abs:else:acc.itm(6)} {abs:else:acc.itm(7)} {abs:else:acc.itm(8)} {abs:else:acc.itm(9)} {abs:else:acc.itm(10)} {abs:else:acc.itm(11)} {abs:else:acc.itm(12)} {abs:else:acc.itm(13)} {abs:else:acc.itm(14)} {abs:else:acc.itm(15)} -attr xrf 42657 -attr oid 376 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:not.itm(0)} -attr vt d
load net {abs:else:not.itm(1)} -attr vt d
load net {abs:else:not.itm(2)} -attr vt d
load net {abs:else:not.itm(3)} -attr vt d
load net {abs:else:not.itm(4)} -attr vt d
load net {abs:else:not.itm(5)} -attr vt d
load net {abs:else:not.itm(6)} -attr vt d
load net {abs:else:not.itm(7)} -attr vt d
load net {abs:else:not.itm(8)} -attr vt d
load net {abs:else:not.itm(9)} -attr vt d
load net {abs:else:not.itm(10)} -attr vt d
load net {abs:else:not.itm(11)} -attr vt d
load net {abs:else:not.itm(12)} -attr vt d
load net {abs:else:not.itm(13)} -attr vt d
load net {abs:else:not.itm(14)} -attr vt d
load netBundle {abs:else:not.itm} 15 {abs:else:not.itm(0)} {abs:else:not.itm(1)} {abs:else:not.itm(2)} {abs:else:not.itm(3)} {abs:else:not.itm(4)} {abs:else:not.itm(5)} {abs:else:not.itm(6)} {abs:else:not.itm(7)} {abs:else:not.itm(8)} {abs:else:not.itm(9)} {abs:else:not.itm(10)} {abs:else:not.itm(11)} {abs:else:not.itm(12)} {abs:else:not.itm(13)} {abs:else:not.itm(14)} -attr xrf 42658 -attr oid 377 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {slc(red#1.sva#2).itm(0)} -attr vt d
load net {slc(red#1.sva#2).itm(1)} -attr vt d
load net {slc(red#1.sva#2).itm(2)} -attr vt d
load net {slc(red#1.sva#2).itm(3)} -attr vt d
load net {slc(red#1.sva#2).itm(4)} -attr vt d
load net {slc(red#1.sva#2).itm(5)} -attr vt d
load net {slc(red#1.sva#2).itm(6)} -attr vt d
load net {slc(red#1.sva#2).itm(7)} -attr vt d
load net {slc(red#1.sva#2).itm(8)} -attr vt d
load net {slc(red#1.sva#2).itm(9)} -attr vt d
load net {slc(red#1.sva#2).itm(10)} -attr vt d
load net {slc(red#1.sva#2).itm(11)} -attr vt d
load net {slc(red#1.sva#2).itm(12)} -attr vt d
load net {slc(red#1.sva#2).itm(13)} -attr vt d
load net {slc(red#1.sva#2).itm(14)} -attr vt d
load netBundle {slc(red#1.sva#2).itm} 15 {slc(red#1.sva#2).itm(0)} {slc(red#1.sva#2).itm(1)} {slc(red#1.sva#2).itm(2)} {slc(red#1.sva#2).itm(3)} {slc(red#1.sva#2).itm(4)} {slc(red#1.sva#2).itm(5)} {slc(red#1.sva#2).itm(6)} {slc(red#1.sva#2).itm(7)} {slc(red#1.sva#2).itm(8)} {slc(red#1.sva#2).itm(9)} {slc(red#1.sva#2).itm(10)} {slc(red#1.sva#2).itm(11)} {slc(red#1.sva#2).itm(12)} {slc(red#1.sva#2).itm(13)} {slc(red#1.sva#2).itm(14)} -attr xrf 42659 -attr oid 378 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {conc#236.itm(0)} -attr vt d
load net {conc#236.itm(1)} -attr vt d
load net {conc#236.itm(2)} -attr vt d
load net {conc#236.itm(3)} -attr vt d
load net {conc#236.itm(4)} -attr vt d
load net {conc#236.itm(5)} -attr vt d
load net {conc#236.itm(6)} -attr vt d
load net {conc#236.itm(7)} -attr vt d
load net {conc#236.itm(8)} -attr vt d
load net {conc#236.itm(9)} -attr vt d
load net {conc#236.itm(10)} -attr vt d
load net {conc#236.itm(11)} -attr vt d
load net {conc#236.itm(12)} -attr vt d
load net {conc#236.itm(13)} -attr vt d
load net {conc#236.itm(14)} -attr vt d
load net {conc#236.itm(15)} -attr vt d
load netBundle {conc#236.itm} 16 {conc#236.itm(0)} {conc#236.itm(1)} {conc#236.itm(2)} {conc#236.itm(3)} {conc#236.itm(4)} {conc#236.itm(5)} {conc#236.itm(6)} {conc#236.itm(7)} {conc#236.itm(8)} {conc#236.itm(9)} {conc#236.itm(10)} {conc#236.itm(11)} {conc#236.itm(12)} {conc#236.itm(13)} {conc#236.itm(14)} {conc#236.itm(15)} -attr xrf 42660 -attr oid 379 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {slc(red#1.sva#2)#1.itm(0)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(1)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(2)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(3)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(4)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(5)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(6)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(7)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(8)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(9)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(10)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(11)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(12)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(13)} -attr vt d
load net {slc(red#1.sva#2)#1.itm(14)} -attr vt d
load netBundle {slc(red#1.sva#2)#1.itm} 15 {slc(red#1.sva#2)#1.itm(0)} {slc(red#1.sva#2)#1.itm(1)} {slc(red#1.sva#2)#1.itm(2)} {slc(red#1.sva#2)#1.itm(3)} {slc(red#1.sva#2)#1.itm(4)} {slc(red#1.sva#2)#1.itm(5)} {slc(red#1.sva#2)#1.itm(6)} {slc(red#1.sva#2)#1.itm(7)} {slc(red#1.sva#2)#1.itm(8)} {slc(red#1.sva#2)#1.itm(9)} {slc(red#1.sva#2)#1.itm(10)} {slc(red#1.sva#2)#1.itm(11)} {slc(red#1.sva#2)#1.itm(12)} {slc(red#1.sva#2)#1.itm(13)} {slc(red#1.sva#2)#1.itm(14)} -attr xrf 42661 -attr oid 380 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2)#1.itm}
load net {abs#1:else:acc.itm(0)} -attr vt d
load net {abs#1:else:acc.itm(1)} -attr vt d
load net {abs#1:else:acc.itm(2)} -attr vt d
load net {abs#1:else:acc.itm(3)} -attr vt d
load net {abs#1:else:acc.itm(4)} -attr vt d
load net {abs#1:else:acc.itm(5)} -attr vt d
load net {abs#1:else:acc.itm(6)} -attr vt d
load net {abs#1:else:acc.itm(7)} -attr vt d
load net {abs#1:else:acc.itm(8)} -attr vt d
load net {abs#1:else:acc.itm(9)} -attr vt d
load net {abs#1:else:acc.itm(10)} -attr vt d
load net {abs#1:else:acc.itm(11)} -attr vt d
load net {abs#1:else:acc.itm(12)} -attr vt d
load net {abs#1:else:acc.itm(13)} -attr vt d
load net {abs#1:else:acc.itm(14)} -attr vt d
load net {abs#1:else:acc.itm(15)} -attr vt d
load netBundle {abs#1:else:acc.itm} 16 {abs#1:else:acc.itm(0)} {abs#1:else:acc.itm(1)} {abs#1:else:acc.itm(2)} {abs#1:else:acc.itm(3)} {abs#1:else:acc.itm(4)} {abs#1:else:acc.itm(5)} {abs#1:else:acc.itm(6)} {abs#1:else:acc.itm(7)} {abs#1:else:acc.itm(8)} {abs#1:else:acc.itm(9)} {abs#1:else:acc.itm(10)} {abs#1:else:acc.itm(11)} {abs#1:else:acc.itm(12)} {abs#1:else:acc.itm(13)} {abs#1:else:acc.itm(14)} {abs#1:else:acc.itm(15)} -attr xrf 42662 -attr oid 381 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:not.itm(0)} -attr vt d
load net {abs#1:else:not.itm(1)} -attr vt d
load net {abs#1:else:not.itm(2)} -attr vt d
load net {abs#1:else:not.itm(3)} -attr vt d
load net {abs#1:else:not.itm(4)} -attr vt d
load net {abs#1:else:not.itm(5)} -attr vt d
load net {abs#1:else:not.itm(6)} -attr vt d
load net {abs#1:else:not.itm(7)} -attr vt d
load net {abs#1:else:not.itm(8)} -attr vt d
load net {abs#1:else:not.itm(9)} -attr vt d
load net {abs#1:else:not.itm(10)} -attr vt d
load net {abs#1:else:not.itm(11)} -attr vt d
load net {abs#1:else:not.itm(12)} -attr vt d
load net {abs#1:else:not.itm(13)} -attr vt d
load net {abs#1:else:not.itm(14)} -attr vt d
load netBundle {abs#1:else:not.itm} 15 {abs#1:else:not.itm(0)} {abs#1:else:not.itm(1)} {abs#1:else:not.itm(2)} {abs#1:else:not.itm(3)} {abs#1:else:not.itm(4)} {abs#1:else:not.itm(5)} {abs#1:else:not.itm(6)} {abs#1:else:not.itm(7)} {abs#1:else:not.itm(8)} {abs#1:else:not.itm(9)} {abs#1:else:not.itm(10)} {abs#1:else:not.itm(11)} {abs#1:else:not.itm(12)} {abs#1:else:not.itm(13)} {abs#1:else:not.itm(14)} -attr xrf 42663 -attr oid 382 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {slc(green#1.sva#2).itm(0)} -attr vt d
load net {slc(green#1.sva#2).itm(1)} -attr vt d
load net {slc(green#1.sva#2).itm(2)} -attr vt d
load net {slc(green#1.sva#2).itm(3)} -attr vt d
load net {slc(green#1.sva#2).itm(4)} -attr vt d
load net {slc(green#1.sva#2).itm(5)} -attr vt d
load net {slc(green#1.sva#2).itm(6)} -attr vt d
load net {slc(green#1.sva#2).itm(7)} -attr vt d
load net {slc(green#1.sva#2).itm(8)} -attr vt d
load net {slc(green#1.sva#2).itm(9)} -attr vt d
load net {slc(green#1.sva#2).itm(10)} -attr vt d
load net {slc(green#1.sva#2).itm(11)} -attr vt d
load net {slc(green#1.sva#2).itm(12)} -attr vt d
load net {slc(green#1.sva#2).itm(13)} -attr vt d
load net {slc(green#1.sva#2).itm(14)} -attr vt d
load netBundle {slc(green#1.sva#2).itm} 15 {slc(green#1.sva#2).itm(0)} {slc(green#1.sva#2).itm(1)} {slc(green#1.sva#2).itm(2)} {slc(green#1.sva#2).itm(3)} {slc(green#1.sva#2).itm(4)} {slc(green#1.sva#2).itm(5)} {slc(green#1.sva#2).itm(6)} {slc(green#1.sva#2).itm(7)} {slc(green#1.sva#2).itm(8)} {slc(green#1.sva#2).itm(9)} {slc(green#1.sva#2).itm(10)} {slc(green#1.sva#2).itm(11)} {slc(green#1.sva#2).itm(12)} {slc(green#1.sva#2).itm(13)} {slc(green#1.sva#2).itm(14)} -attr xrf 42664 -attr oid 383 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {conc#237.itm(0)} -attr vt d
load net {conc#237.itm(1)} -attr vt d
load net {conc#237.itm(2)} -attr vt d
load net {conc#237.itm(3)} -attr vt d
load net {conc#237.itm(4)} -attr vt d
load net {conc#237.itm(5)} -attr vt d
load net {conc#237.itm(6)} -attr vt d
load net {conc#237.itm(7)} -attr vt d
load net {conc#237.itm(8)} -attr vt d
load net {conc#237.itm(9)} -attr vt d
load net {conc#237.itm(10)} -attr vt d
load net {conc#237.itm(11)} -attr vt d
load net {conc#237.itm(12)} -attr vt d
load net {conc#237.itm(13)} -attr vt d
load net {conc#237.itm(14)} -attr vt d
load net {conc#237.itm(15)} -attr vt d
load netBundle {conc#237.itm} 16 {conc#237.itm(0)} {conc#237.itm(1)} {conc#237.itm(2)} {conc#237.itm(3)} {conc#237.itm(4)} {conc#237.itm(5)} {conc#237.itm(6)} {conc#237.itm(7)} {conc#237.itm(8)} {conc#237.itm(9)} {conc#237.itm(10)} {conc#237.itm(11)} {conc#237.itm(12)} {conc#237.itm(13)} {conc#237.itm(14)} {conc#237.itm(15)} -attr xrf 42665 -attr oid 384 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {slc(green#1.sva#2)#1.itm(0)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(1)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(2)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(3)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(4)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(5)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(6)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(7)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(8)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(9)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(10)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(11)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(12)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(13)} -attr vt d
load net {slc(green#1.sva#2)#1.itm(14)} -attr vt d
load netBundle {slc(green#1.sva#2)#1.itm} 15 {slc(green#1.sva#2)#1.itm(0)} {slc(green#1.sva#2)#1.itm(1)} {slc(green#1.sva#2)#1.itm(2)} {slc(green#1.sva#2)#1.itm(3)} {slc(green#1.sva#2)#1.itm(4)} {slc(green#1.sva#2)#1.itm(5)} {slc(green#1.sva#2)#1.itm(6)} {slc(green#1.sva#2)#1.itm(7)} {slc(green#1.sva#2)#1.itm(8)} {slc(green#1.sva#2)#1.itm(9)} {slc(green#1.sva#2)#1.itm(10)} {slc(green#1.sva#2)#1.itm(11)} {slc(green#1.sva#2)#1.itm(12)} {slc(green#1.sva#2)#1.itm(13)} {slc(green#1.sva#2)#1.itm(14)} -attr xrf 42666 -attr oid 385 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2)#1.itm}
load net {abs#2:else:acc.itm(0)} -attr vt d
load net {abs#2:else:acc.itm(1)} -attr vt d
load net {abs#2:else:acc.itm(2)} -attr vt d
load net {abs#2:else:acc.itm(3)} -attr vt d
load net {abs#2:else:acc.itm(4)} -attr vt d
load net {abs#2:else:acc.itm(5)} -attr vt d
load net {abs#2:else:acc.itm(6)} -attr vt d
load net {abs#2:else:acc.itm(7)} -attr vt d
load net {abs#2:else:acc.itm(8)} -attr vt d
load net {abs#2:else:acc.itm(9)} -attr vt d
load net {abs#2:else:acc.itm(10)} -attr vt d
load net {abs#2:else:acc.itm(11)} -attr vt d
load net {abs#2:else:acc.itm(12)} -attr vt d
load net {abs#2:else:acc.itm(13)} -attr vt d
load net {abs#2:else:acc.itm(14)} -attr vt d
load net {abs#2:else:acc.itm(15)} -attr vt d
load netBundle {abs#2:else:acc.itm} 16 {abs#2:else:acc.itm(0)} {abs#2:else:acc.itm(1)} {abs#2:else:acc.itm(2)} {abs#2:else:acc.itm(3)} {abs#2:else:acc.itm(4)} {abs#2:else:acc.itm(5)} {abs#2:else:acc.itm(6)} {abs#2:else:acc.itm(7)} {abs#2:else:acc.itm(8)} {abs#2:else:acc.itm(9)} {abs#2:else:acc.itm(10)} {abs#2:else:acc.itm(11)} {abs#2:else:acc.itm(12)} {abs#2:else:acc.itm(13)} {abs#2:else:acc.itm(14)} {abs#2:else:acc.itm(15)} -attr xrf 42667 -attr oid 386 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:not.itm(0)} -attr vt d
load net {abs#2:else:not.itm(1)} -attr vt d
load net {abs#2:else:not.itm(2)} -attr vt d
load net {abs#2:else:not.itm(3)} -attr vt d
load net {abs#2:else:not.itm(4)} -attr vt d
load net {abs#2:else:not.itm(5)} -attr vt d
load net {abs#2:else:not.itm(6)} -attr vt d
load net {abs#2:else:not.itm(7)} -attr vt d
load net {abs#2:else:not.itm(8)} -attr vt d
load net {abs#2:else:not.itm(9)} -attr vt d
load net {abs#2:else:not.itm(10)} -attr vt d
load net {abs#2:else:not.itm(11)} -attr vt d
load net {abs#2:else:not.itm(12)} -attr vt d
load net {abs#2:else:not.itm(13)} -attr vt d
load net {abs#2:else:not.itm(14)} -attr vt d
load netBundle {abs#2:else:not.itm} 15 {abs#2:else:not.itm(0)} {abs#2:else:not.itm(1)} {abs#2:else:not.itm(2)} {abs#2:else:not.itm(3)} {abs#2:else:not.itm(4)} {abs#2:else:not.itm(5)} {abs#2:else:not.itm(6)} {abs#2:else:not.itm(7)} {abs#2:else:not.itm(8)} {abs#2:else:not.itm(9)} {abs#2:else:not.itm(10)} {abs#2:else:not.itm(11)} {abs#2:else:not.itm(12)} {abs#2:else:not.itm(13)} {abs#2:else:not.itm(14)} -attr xrf 42668 -attr oid 387 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {slc(blue#1.sva#2).itm(0)} -attr vt d
load net {slc(blue#1.sva#2).itm(1)} -attr vt d
load net {slc(blue#1.sva#2).itm(2)} -attr vt d
load net {slc(blue#1.sva#2).itm(3)} -attr vt d
load net {slc(blue#1.sva#2).itm(4)} -attr vt d
load net {slc(blue#1.sva#2).itm(5)} -attr vt d
load net {slc(blue#1.sva#2).itm(6)} -attr vt d
load net {slc(blue#1.sva#2).itm(7)} -attr vt d
load net {slc(blue#1.sva#2).itm(8)} -attr vt d
load net {slc(blue#1.sva#2).itm(9)} -attr vt d
load net {slc(blue#1.sva#2).itm(10)} -attr vt d
load net {slc(blue#1.sva#2).itm(11)} -attr vt d
load net {slc(blue#1.sva#2).itm(12)} -attr vt d
load net {slc(blue#1.sva#2).itm(13)} -attr vt d
load net {slc(blue#1.sva#2).itm(14)} -attr vt d
load netBundle {slc(blue#1.sva#2).itm} 15 {slc(blue#1.sva#2).itm(0)} {slc(blue#1.sva#2).itm(1)} {slc(blue#1.sva#2).itm(2)} {slc(blue#1.sva#2).itm(3)} {slc(blue#1.sva#2).itm(4)} {slc(blue#1.sva#2).itm(5)} {slc(blue#1.sva#2).itm(6)} {slc(blue#1.sva#2).itm(7)} {slc(blue#1.sva#2).itm(8)} {slc(blue#1.sva#2).itm(9)} {slc(blue#1.sva#2).itm(10)} {slc(blue#1.sva#2).itm(11)} {slc(blue#1.sva#2).itm(12)} {slc(blue#1.sva#2).itm(13)} {slc(blue#1.sva#2).itm(14)} -attr xrf 42669 -attr oid 388 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {conc#238.itm(0)} -attr vt d
load net {conc#238.itm(1)} -attr vt d
load net {conc#238.itm(2)} -attr vt d
load net {conc#238.itm(3)} -attr vt d
load net {conc#238.itm(4)} -attr vt d
load net {conc#238.itm(5)} -attr vt d
load net {conc#238.itm(6)} -attr vt d
load net {conc#238.itm(7)} -attr vt d
load net {conc#238.itm(8)} -attr vt d
load net {conc#238.itm(9)} -attr vt d
load net {conc#238.itm(10)} -attr vt d
load net {conc#238.itm(11)} -attr vt d
load net {conc#238.itm(12)} -attr vt d
load net {conc#238.itm(13)} -attr vt d
load net {conc#238.itm(14)} -attr vt d
load net {conc#238.itm(15)} -attr vt d
load netBundle {conc#238.itm} 16 {conc#238.itm(0)} {conc#238.itm(1)} {conc#238.itm(2)} {conc#238.itm(3)} {conc#238.itm(4)} {conc#238.itm(5)} {conc#238.itm(6)} {conc#238.itm(7)} {conc#238.itm(8)} {conc#238.itm(9)} {conc#238.itm(10)} {conc#238.itm(11)} {conc#238.itm(12)} {conc#238.itm(13)} {conc#238.itm(14)} {conc#238.itm(15)} -attr xrf 42670 -attr oid 389 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {slc(blue#1.sva#2)#1.itm(0)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(1)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(2)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(3)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(4)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(5)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(6)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(7)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(8)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(9)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(10)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(11)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(12)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(13)} -attr vt d
load net {slc(blue#1.sva#2)#1.itm(14)} -attr vt d
load netBundle {slc(blue#1.sva#2)#1.itm} 15 {slc(blue#1.sva#2)#1.itm(0)} {slc(blue#1.sva#2)#1.itm(1)} {slc(blue#1.sva#2)#1.itm(2)} {slc(blue#1.sva#2)#1.itm(3)} {slc(blue#1.sva#2)#1.itm(4)} {slc(blue#1.sva#2)#1.itm(5)} {slc(blue#1.sva#2)#1.itm(6)} {slc(blue#1.sva#2)#1.itm(7)} {slc(blue#1.sva#2)#1.itm(8)} {slc(blue#1.sva#2)#1.itm(9)} {slc(blue#1.sva#2)#1.itm(10)} {slc(blue#1.sva#2)#1.itm(11)} {slc(blue#1.sva#2)#1.itm(12)} {slc(blue#1.sva#2)#1.itm(13)} {slc(blue#1.sva#2)#1.itm(14)} -attr xrf 42671 -attr oid 390 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2)#1.itm}
load net {mux#4.itm(0)} -attr vt d
load net {mux#4.itm(1)} -attr vt d
load netBundle {mux#4.itm} 2 {mux#4.itm(0)} {mux#4.itm(1)} -attr xrf 42672 -attr oid 391 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load net {clk} -attr xrf 42673 -attr oid 392
load net {clk} -port {clk} -attr xrf 42674 -attr oid 393
load net {en} -attr xrf 42675 -attr oid 394
load net {en} -port {en} -attr xrf 42676 -attr oid 395
load net {arst_n} -attr xrf 42677 -attr oid 396
load net {arst_n} -port {arst_n} -attr xrf 42678 -attr oid 397
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 42679 -attr oid 398 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 42680 -attr oid 399 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 42681 -attr oid 400 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "FRAME:or" "or(2,10)" "INTERFACE" -attr xrf 42682 -attr oid 401 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or} -attr area 7.298324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {FRAME:intensity:acc.psp.sva(0)} -pin  "FRAME:or" {A0(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(1)} -pin  "FRAME:or" {A0(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(2)} -pin  "FRAME:or" {A0(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(3)} -pin  "FRAME:or" {A0(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(4)} -pin  "FRAME:or" {A0(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(5)} -pin  "FRAME:or" {A0(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(6)} -pin  "FRAME:or" {A0(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(7)} -pin  "FRAME:or" {A0(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(8)} -pin  "FRAME:or" {A0(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(9)} -pin  "FRAME:or" {A0(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#4.itm}
load net {FRAME:intensity:acc.psp.sva(10)} -pin  "FRAME:or" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {GND} -pin  "FRAME:or" {A1(6)} -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {GND} -pin  "FRAME:or" {A1(7)} -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {GND} -pin  "FRAME:or" {A1(8)} -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {GND} -pin  "FRAME:or" {A1(9)} -attr @path {/edge_detect/edge_detect:core/conc#173.itm}
load net {FRAME:or.itm(0)} -pin  "FRAME:or" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(1)} -pin  "FRAME:or" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(2)} -pin  "FRAME:or" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(3)} -pin  "FRAME:or" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(4)} -pin  "FRAME:or" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(5)} -pin  "FRAME:or" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(6)} -pin  "FRAME:or" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(7)} -pin  "FRAME:or" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(8)} -pin  "FRAME:or" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(9)} -pin  "FRAME:or" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load inst "FRAME:or#3" "or(2,6)" "INTERFACE" -attr xrf 42683 -attr oid 402 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3} -attr area 4.378994 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(6,2)"
load net {FRAME:intensity:acc.psp.sva(0)} -pin  "FRAME:or#3" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#3.itm}
load net {FRAME:intensity:acc.psp.sva(1)} -pin  "FRAME:or#3" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#3.itm}
load net {FRAME:intensity:acc.psp.sva(2)} -pin  "FRAME:or#3" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#3.itm}
load net {FRAME:intensity:acc.psp.sva(3)} -pin  "FRAME:or#3" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#3.itm}
load net {FRAME:intensity:acc.psp.sva(4)} -pin  "FRAME:or#3" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#3.itm}
load net {FRAME:intensity:acc.psp.sva(5)} -pin  "FRAME:or#3" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:intensity:acc.psp.sva)#3.itm}
load net {FRAME:intensity:acc.psp.sva(10)} -pin  "FRAME:or#3" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#5.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or#3" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#5.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or#3" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#5.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or#3" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#5.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or#3" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#5.itm}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:or#3" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#5.itm}
load net {FRAME:or#3.itm(0)} -pin  "FRAME:or#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(1)} -pin  "FRAME:or#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(2)} -pin  "FRAME:or#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(3)} -pin  "FRAME:or#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(4)} -pin  "FRAME:or#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(5)} -pin  "FRAME:or#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load inst "not#232" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#232} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1} -pin  "not#232" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1}
load net {not#232.itm} -pin  "not#232" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#232.itm}
load inst "not#225" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#225} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1} -pin  "not#225" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1}
load net {not#225.itm} -pin  "not#225" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#225.itm}
load inst "or#11" "or(4,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#11} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,4)"
load net {or.dcpl#1} -pin  "or#11" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {not#232.itm} -pin  "or#11" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#232.itm}
load net {not#225.itm} -pin  "or#11" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#225.itm}
load net {ACC4:acc.itm(1)} -pin  "or#11" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:slc.itm}
load net {or#11.itm} -pin  "or#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#11.itm}
load inst "mux" "mux(2,30)" "INTERFACE" -attr xrf 42684 -attr oid 403 -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "mux" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "mux" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "mux" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "mux" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "mux" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "mux" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "mux" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "mux" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "mux" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "mux" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "mux" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "mux" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "mux" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "mux" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "mux" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "mux" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "mux" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "mux" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "mux" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "mux" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {FRAME:intensity:acc.psp.sva(0)} -pin  "mux" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(1)} -pin  "mux" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(2)} -pin  "mux" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(3)} -pin  "mux" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(4)} -pin  "mux" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(5)} -pin  "mux" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(6)} -pin  "mux" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(7)} -pin  "mux" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(8)} -pin  "mux" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(9)} -pin  "mux" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(0)} -pin  "mux" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(1)} -pin  "mux" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(2)} -pin  "mux" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(3)} -pin  "mux" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(4)} -pin  "mux" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(5)} -pin  "mux" {A1(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(6)} -pin  "mux" {A1(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(7)} -pin  "mux" {A1(17)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(8)} -pin  "mux" {A1(18)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:intensity:acc.psp.sva(9)} -pin  "mux" {A1(19)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(0)} -pin  "mux" {A1(20)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(1)} -pin  "mux" {A1(21)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(2)} -pin  "mux" {A1(22)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(3)} -pin  "mux" {A1(23)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(4)} -pin  "mux" {A1(24)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(5)} -pin  "mux" {A1(25)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(6)} -pin  "mux" {A1(26)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(7)} -pin  "mux" {A1(27)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(8)} -pin  "mux" {A1(28)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(9)} -pin  "mux" {A1(29)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {or#11.itm} -pin  "mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#11.itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 42685 -attr oid 404 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 42686 -attr oid 405 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "ACC2:not#5" "not(1)" "INTERFACE" -attr xrf 42687 -attr oid 406 -attr @path {/edge_detect/edge_detect:core/ACC2:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:if#4:acc.itm(5)} -pin  "ACC2:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#5.svs}
load net {ACC2:not#5.itm} -pin  "ACC2:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:not#5.itm}
load inst "ACC2:and#5" "and(4,1)" "INTERFACE" -attr xrf 42688 -attr oid 407 -attr @path {/edge_detect/edge_detect:core/ACC2:and#5} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {ACC2:not#5.itm} -pin  "ACC2:and#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:not#5.itm}
load net {exit:ACC2.sva#1} -pin  "ACC2:and#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {ACC1:and#37.tmp} -pin  "ACC2:and#5" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC2:and#5" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC2:and#5.itm} -pin  "ACC2:and#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#5.itm}
load inst "ACC2:and#6" "and(4,1)" "INTERFACE" -attr xrf 42689 -attr oid 408 -attr @path {/edge_detect/edge_detect:core/ACC2:and#6} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {FRAME:if#4:acc.itm(5)} -pin  "ACC2:and#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#5.svs}
load net {exit:ACC2.sva#1} -pin  "ACC2:and#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {ACC1:and#37.tmp} -pin  "ACC2:and#6" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC2:and#6" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC2:and#6.itm} -pin  "ACC2:and#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#6.itm}
load inst "SHIFT:mux1h#24" "mux1h(3,16)" "INTERFACE" -attr xrf 42690 -attr oid 409 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {blue#2.lpi#1(0)} -pin  "SHIFT:mux1h#24" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(1)} -pin  "SHIFT:mux1h#24" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(2)} -pin  "SHIFT:mux1h#24" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(3)} -pin  "SHIFT:mux1h#24" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(4)} -pin  "SHIFT:mux1h#24" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(5)} -pin  "SHIFT:mux1h#24" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(6)} -pin  "SHIFT:mux1h#24" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(7)} -pin  "SHIFT:mux1h#24" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(8)} -pin  "SHIFT:mux1h#24" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(9)} -pin  "SHIFT:mux1h#24" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(10)} -pin  "SHIFT:mux1h#24" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(11)} -pin  "SHIFT:mux1h#24" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(12)} -pin  "SHIFT:mux1h#24" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(13)} -pin  "SHIFT:mux1h#24" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(14)} -pin  "SHIFT:mux1h#24" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(15)} -pin  "SHIFT:mux1h#24" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {abs:abs:return#2.lpi#1.dfm:mx0(0)} -pin  "SHIFT:mux1h#24" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(1)} -pin  "SHIFT:mux1h#24" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(2)} -pin  "SHIFT:mux1h#24" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(3)} -pin  "SHIFT:mux1h#24" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(4)} -pin  "SHIFT:mux1h#24" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(5)} -pin  "SHIFT:mux1h#24" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(6)} -pin  "SHIFT:mux1h#24" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(7)} -pin  "SHIFT:mux1h#24" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(8)} -pin  "SHIFT:mux1h#24" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(9)} -pin  "SHIFT:mux1h#24" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(10)} -pin  "SHIFT:mux1h#24" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(11)} -pin  "SHIFT:mux1h#24" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(12)} -pin  "SHIFT:mux1h#24" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(13)} -pin  "SHIFT:mux1h#24" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(14)} -pin  "SHIFT:mux1h#24" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(15)} -pin  "SHIFT:mux1h#24" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#24" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#24" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#24" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#24" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#24" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#24" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#24" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {SHIFT:nand#32.cse} -pin  "SHIFT:mux1h#24" {S0} -attr xrf 42691 -attr oid 410 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#32.cse}
load net {ACC2:and#5.itm} -pin  "SHIFT:mux1h#24" {S1} -attr xrf 42692 -attr oid 411 -attr @path {/edge_detect/edge_detect:core/ACC2:and#5.itm}
load net {ACC2:and#6.itm} -pin  "SHIFT:mux1h#24" {S2} -attr xrf 42693 -attr oid 412 -attr @path {/edge_detect/edge_detect:core/ACC2:and#6.itm}
load net {SHIFT:mux1h#24.itm(0)} -pin  "SHIFT:mux1h#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(1)} -pin  "SHIFT:mux1h#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(2)} -pin  "SHIFT:mux1h#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(3)} -pin  "SHIFT:mux1h#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(4)} -pin  "SHIFT:mux1h#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(5)} -pin  "SHIFT:mux1h#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(6)} -pin  "SHIFT:mux1h#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(7)} -pin  "SHIFT:mux1h#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(8)} -pin  "SHIFT:mux1h#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(9)} -pin  "SHIFT:mux1h#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(10)} -pin  "SHIFT:mux1h#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(11)} -pin  "SHIFT:mux1h#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(12)} -pin  "SHIFT:mux1h#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(13)} -pin  "SHIFT:mux1h#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(14)} -pin  "SHIFT:mux1h#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(15)} -pin  "SHIFT:mux1h#24" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load inst "reg(blue#2.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42694 -attr oid 413 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue#2.lpi#1)}
load net {SHIFT:mux1h#24.itm(0)} -pin  "reg(blue#2.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(1)} -pin  "reg(blue#2.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(2)} -pin  "reg(blue#2.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(3)} -pin  "reg(blue#2.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(4)} -pin  "reg(blue#2.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(5)} -pin  "reg(blue#2.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(6)} -pin  "reg(blue#2.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(7)} -pin  "reg(blue#2.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(8)} -pin  "reg(blue#2.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(9)} -pin  "reg(blue#2.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(10)} -pin  "reg(blue#2.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(11)} -pin  "reg(blue#2.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(12)} -pin  "reg(blue#2.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(13)} -pin  "reg(blue#2.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(14)} -pin  "reg(blue#2.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(15)} -pin  "reg(blue#2.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#2.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue#2.lpi#1)" {clk} -attr xrf 42695 -attr oid 414 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue#2.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue#2.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue#2.lpi#1(0)} -pin  "reg(blue#2.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(1)} -pin  "reg(blue#2.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(2)} -pin  "reg(blue#2.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(3)} -pin  "reg(blue#2.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(4)} -pin  "reg(blue#2.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(5)} -pin  "reg(blue#2.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(6)} -pin  "reg(blue#2.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(7)} -pin  "reg(blue#2.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(8)} -pin  "reg(blue#2.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(9)} -pin  "reg(blue#2.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(10)} -pin  "reg(blue#2.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(11)} -pin  "reg(blue#2.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(12)} -pin  "reg(blue#2.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(13)} -pin  "reg(blue#2.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(14)} -pin  "reg(blue#2.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(15)} -pin  "reg(blue#2.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load inst "ACC2:not#4" "not(1)" "INTERFACE" -attr xrf 42696 -attr oid 415 -attr @path {/edge_detect/edge_detect:core/ACC2:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:if#2:acc.itm(5)} -pin  "ACC2:not#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#3.svs}
load net {ACC2:not#4.itm} -pin  "ACC2:not#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:not#4.itm}
load inst "ACC2:and#3" "and(4,1)" "INTERFACE" -attr xrf 42697 -attr oid 416 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {ACC2:not#4.itm} -pin  "ACC2:and#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:not#4.itm}
load net {exit:ACC2.sva#1} -pin  "ACC2:and#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {ACC1:and#37.tmp} -pin  "ACC2:and#3" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC2:and#3" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC2:and#3.itm} -pin  "ACC2:and#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.itm}
load inst "ACC2:and#4" "and(4,1)" "INTERFACE" -attr xrf 42698 -attr oid 417 -attr @path {/edge_detect/edge_detect:core/ACC2:and#4} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {FRAME:if#2:acc.itm(5)} -pin  "ACC2:and#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#3.svs}
load net {exit:ACC2.sva#1} -pin  "ACC2:and#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {ACC1:and#37.tmp} -pin  "ACC2:and#4" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC2:and#4" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC2:and#4.itm} -pin  "ACC2:and#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#4.itm}
load inst "SHIFT:mux1h#23" "mux1h(3,16)" "INTERFACE" -attr xrf 42699 -attr oid 418 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {green#2.lpi#1(0)} -pin  "SHIFT:mux1h#23" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(1)} -pin  "SHIFT:mux1h#23" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(2)} -pin  "SHIFT:mux1h#23" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(3)} -pin  "SHIFT:mux1h#23" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(4)} -pin  "SHIFT:mux1h#23" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(5)} -pin  "SHIFT:mux1h#23" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(6)} -pin  "SHIFT:mux1h#23" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(7)} -pin  "SHIFT:mux1h#23" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(8)} -pin  "SHIFT:mux1h#23" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(9)} -pin  "SHIFT:mux1h#23" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(10)} -pin  "SHIFT:mux1h#23" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(11)} -pin  "SHIFT:mux1h#23" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(12)} -pin  "SHIFT:mux1h#23" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(13)} -pin  "SHIFT:mux1h#23" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(14)} -pin  "SHIFT:mux1h#23" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(15)} -pin  "SHIFT:mux1h#23" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {abs:abs:return#1.lpi#1.dfm:mx0(0)} -pin  "SHIFT:mux1h#23" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(1)} -pin  "SHIFT:mux1h#23" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(2)} -pin  "SHIFT:mux1h#23" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(3)} -pin  "SHIFT:mux1h#23" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(4)} -pin  "SHIFT:mux1h#23" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(5)} -pin  "SHIFT:mux1h#23" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(6)} -pin  "SHIFT:mux1h#23" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(7)} -pin  "SHIFT:mux1h#23" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(8)} -pin  "SHIFT:mux1h#23" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(9)} -pin  "SHIFT:mux1h#23" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(10)} -pin  "SHIFT:mux1h#23" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(11)} -pin  "SHIFT:mux1h#23" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(12)} -pin  "SHIFT:mux1h#23" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(13)} -pin  "SHIFT:mux1h#23" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(14)} -pin  "SHIFT:mux1h#23" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(15)} -pin  "SHIFT:mux1h#23" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#23" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#23" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#23" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#23" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#23" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#23" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#23" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {SHIFT:nand#32.cse} -pin  "SHIFT:mux1h#23" {S0} -attr xrf 42700 -attr oid 419 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#32.cse}
load net {ACC2:and#3.itm} -pin  "SHIFT:mux1h#23" {S1} -attr xrf 42701 -attr oid 420 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.itm}
load net {ACC2:and#4.itm} -pin  "SHIFT:mux1h#23" {S2} -attr xrf 42702 -attr oid 421 -attr @path {/edge_detect/edge_detect:core/ACC2:and#4.itm}
load net {SHIFT:mux1h#23.itm(0)} -pin  "SHIFT:mux1h#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(1)} -pin  "SHIFT:mux1h#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(2)} -pin  "SHIFT:mux1h#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(3)} -pin  "SHIFT:mux1h#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(4)} -pin  "SHIFT:mux1h#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(5)} -pin  "SHIFT:mux1h#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(6)} -pin  "SHIFT:mux1h#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(7)} -pin  "SHIFT:mux1h#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(8)} -pin  "SHIFT:mux1h#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(9)} -pin  "SHIFT:mux1h#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(10)} -pin  "SHIFT:mux1h#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(11)} -pin  "SHIFT:mux1h#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(12)} -pin  "SHIFT:mux1h#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(13)} -pin  "SHIFT:mux1h#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(14)} -pin  "SHIFT:mux1h#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(15)} -pin  "SHIFT:mux1h#23" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load inst "reg(green#2.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42703 -attr oid 422 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green#2.lpi#1)}
load net {SHIFT:mux1h#23.itm(0)} -pin  "reg(green#2.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(1)} -pin  "reg(green#2.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(2)} -pin  "reg(green#2.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(3)} -pin  "reg(green#2.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(4)} -pin  "reg(green#2.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(5)} -pin  "reg(green#2.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(6)} -pin  "reg(green#2.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(7)} -pin  "reg(green#2.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(8)} -pin  "reg(green#2.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(9)} -pin  "reg(green#2.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(10)} -pin  "reg(green#2.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(11)} -pin  "reg(green#2.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(12)} -pin  "reg(green#2.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(13)} -pin  "reg(green#2.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(14)} -pin  "reg(green#2.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(15)} -pin  "reg(green#2.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#2.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green#2.lpi#1)" {clk} -attr xrf 42704 -attr oid 423 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green#2.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green#2.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green#2.lpi#1(0)} -pin  "reg(green#2.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(1)} -pin  "reg(green#2.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(2)} -pin  "reg(green#2.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(3)} -pin  "reg(green#2.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(4)} -pin  "reg(green#2.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(5)} -pin  "reg(green#2.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(6)} -pin  "reg(green#2.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(7)} -pin  "reg(green#2.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(8)} -pin  "reg(green#2.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(9)} -pin  "reg(green#2.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(10)} -pin  "reg(green#2.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(11)} -pin  "reg(green#2.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(12)} -pin  "reg(green#2.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(13)} -pin  "reg(green#2.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(14)} -pin  "reg(green#2.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(15)} -pin  "reg(green#2.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load inst "ACC2:not#3" "not(1)" "INTERFACE" -attr xrf 42705 -attr oid 424 -attr @path {/edge_detect/edge_detect:core/ACC2:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:if:acc.itm(5)} -pin  "ACC2:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#1.svs}
load net {ACC2:not#3.itm} -pin  "ACC2:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:not#3.itm}
load inst "ACC2:and#1" "and(4,1)" "INTERFACE" -attr xrf 42706 -attr oid 425 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {ACC2:not#3.itm} -pin  "ACC2:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:not#3.itm}
load net {exit:ACC2.sva#1} -pin  "ACC2:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {ACC1:and#37.tmp} -pin  "ACC2:and#1" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC2:and#1" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC2:and#1.itm} -pin  "ACC2:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.itm}
load inst "ACC2:and#2" "and(4,1)" "INTERFACE" -attr xrf 42707 -attr oid 426 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {FRAME:if:acc.itm(5)} -pin  "ACC2:and#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#1.svs}
load net {exit:ACC2.sva#1} -pin  "ACC2:and#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {ACC1:and#37.tmp} -pin  "ACC2:and#2" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC2:and#2" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC2:and#2.itm} -pin  "ACC2:and#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.itm}
load inst "SHIFT:mux1h#22" "mux1h(3,16)" "INTERFACE" -attr xrf 42708 -attr oid 427 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {red#2.lpi#1(0)} -pin  "SHIFT:mux1h#22" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(1)} -pin  "SHIFT:mux1h#22" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(2)} -pin  "SHIFT:mux1h#22" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(3)} -pin  "SHIFT:mux1h#22" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(4)} -pin  "SHIFT:mux1h#22" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(5)} -pin  "SHIFT:mux1h#22" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(6)} -pin  "SHIFT:mux1h#22" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(7)} -pin  "SHIFT:mux1h#22" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(8)} -pin  "SHIFT:mux1h#22" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(9)} -pin  "SHIFT:mux1h#22" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(10)} -pin  "SHIFT:mux1h#22" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(11)} -pin  "SHIFT:mux1h#22" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(12)} -pin  "SHIFT:mux1h#22" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(13)} -pin  "SHIFT:mux1h#22" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(14)} -pin  "SHIFT:mux1h#22" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(15)} -pin  "SHIFT:mux1h#22" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {abs:abs:return.lpi#1.dfm:mx0(0)} -pin  "SHIFT:mux1h#22" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(1)} -pin  "SHIFT:mux1h#22" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(2)} -pin  "SHIFT:mux1h#22" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(3)} -pin  "SHIFT:mux1h#22" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(4)} -pin  "SHIFT:mux1h#22" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(5)} -pin  "SHIFT:mux1h#22" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(6)} -pin  "SHIFT:mux1h#22" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(7)} -pin  "SHIFT:mux1h#22" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(8)} -pin  "SHIFT:mux1h#22" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(9)} -pin  "SHIFT:mux1h#22" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(10)} -pin  "SHIFT:mux1h#22" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(11)} -pin  "SHIFT:mux1h#22" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(12)} -pin  "SHIFT:mux1h#22" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(13)} -pin  "SHIFT:mux1h#22" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(14)} -pin  "SHIFT:mux1h#22" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(15)} -pin  "SHIFT:mux1h#22" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "SHIFT:mux1h#22" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#22" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#22" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#22" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#22" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#22" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "SHIFT:mux1h#22" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {SHIFT:nand#32.cse} -pin  "SHIFT:mux1h#22" {S0} -attr xrf 42709 -attr oid 428 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#32.cse}
load net {ACC2:and#1.itm} -pin  "SHIFT:mux1h#22" {S1} -attr xrf 42710 -attr oid 429 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.itm}
load net {ACC2:and#2.itm} -pin  "SHIFT:mux1h#22" {S2} -attr xrf 42711 -attr oid 430 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.itm}
load net {SHIFT:mux1h#22.itm(0)} -pin  "SHIFT:mux1h#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(1)} -pin  "SHIFT:mux1h#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(2)} -pin  "SHIFT:mux1h#22" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(3)} -pin  "SHIFT:mux1h#22" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(4)} -pin  "SHIFT:mux1h#22" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(5)} -pin  "SHIFT:mux1h#22" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(6)} -pin  "SHIFT:mux1h#22" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(7)} -pin  "SHIFT:mux1h#22" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(8)} -pin  "SHIFT:mux1h#22" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(9)} -pin  "SHIFT:mux1h#22" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(10)} -pin  "SHIFT:mux1h#22" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(11)} -pin  "SHIFT:mux1h#22" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(12)} -pin  "SHIFT:mux1h#22" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(13)} -pin  "SHIFT:mux1h#22" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(14)} -pin  "SHIFT:mux1h#22" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(15)} -pin  "SHIFT:mux1h#22" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load inst "reg(red#2.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42712 -attr oid 431 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red#2.lpi#1)}
load net {SHIFT:mux1h#22.itm(0)} -pin  "reg(red#2.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(1)} -pin  "reg(red#2.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(2)} -pin  "reg(red#2.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(3)} -pin  "reg(red#2.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(4)} -pin  "reg(red#2.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(5)} -pin  "reg(red#2.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(6)} -pin  "reg(red#2.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(7)} -pin  "reg(red#2.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(8)} -pin  "reg(red#2.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(9)} -pin  "reg(red#2.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(10)} -pin  "reg(red#2.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(11)} -pin  "reg(red#2.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(12)} -pin  "reg(red#2.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(13)} -pin  "reg(red#2.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(14)} -pin  "reg(red#2.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(15)} -pin  "reg(red#2.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#2.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red#2.lpi#1)" {clk} -attr xrf 42713 -attr oid 432 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red#2.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red#2.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red#2.lpi#1(0)} -pin  "reg(red#2.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(1)} -pin  "reg(red#2.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(2)} -pin  "reg(red#2.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(3)} -pin  "reg(red#2.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(4)} -pin  "reg(red#2.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(5)} -pin  "reg(red#2.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(6)} -pin  "reg(red#2.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(7)} -pin  "reg(red#2.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(8)} -pin  "reg(red#2.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(9)} -pin  "reg(red#2.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(10)} -pin  "reg(red#2.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(11)} -pin  "reg(red#2.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(12)} -pin  "reg(red#2.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(13)} -pin  "reg(red#2.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(14)} -pin  "reg(red#2.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(15)} -pin  "reg(red#2.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load inst "mux#22" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#6.lpi#1(0)} -pin  "mux#22" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "mux#22" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.sva(0)} -pin  "mux#22" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {i#6.sva(1)} -pin  "mux#22" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {or.dcpl#29} -pin  "mux#22" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#29}
load net {mux#22.itm(0)} -pin  "mux#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(1)} -pin  "mux#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load inst "nor#4" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl#29} -pin  "nor#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#29}
load net {and.dcpl#5} -pin  "nor#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#5}
load net {nor#4.itm} -pin  "nor#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#4.itm}
load inst "and#31" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#31} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#61.cse#1} -pin  "and#31" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61.cse#1}
load net {nor#4.itm} -pin  "and#31" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#4.itm}
load net {and#31.itm} -pin  "and#31" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#31.itm}
load inst "nor#31" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#22.itm(0)} -pin  "nor#31" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(1)} -pin  "nor#31" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {and#31.itm} -pin  "nor#31" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {and#31.itm} -pin  "nor#31" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {nor#31.itm(0)} -pin  "nor#31" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {nor#31.itm(1)} -pin  "nor#31" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load inst "nor#30" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#31.itm(0)} -pin  "nor#30" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {nor#31.itm(1)} -pin  "nor#30" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {and.dcpl#5} -pin  "nor#30" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {and.dcpl#5} -pin  "nor#30" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {nor#30.itm(0)} -pin  "nor#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#30.itm(1)} -pin  "nor#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load inst "reg(i#6.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 42714 -attr oid 433 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#6.lpi#1)}
load net {nor#30.itm(0)} -pin  "reg(i#6.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#30.itm(1)} -pin  "reg(i#6.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {GND} -pin  "reg(i#6.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#6.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#6.lpi#1)" {clk} -attr xrf 42715 -attr oid 434 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#6.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#6.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#6.lpi#1(0)} -pin  "reg(i#6.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "reg(i#6.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load inst "nor#5" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#5} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl#30} -pin  "nor#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#30}
load net {and.dcpl#7} -pin  "nor#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#7}
load net {nor#5.itm} -pin  "nor#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#5.itm}
load inst "and#34" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#34} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#18.cse#1} -pin  "and#34" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {nor#5.itm} -pin  "and#34" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#5.itm}
load net {and#34.cse} -pin  "and#34" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#34.cse}
load inst "mux#23" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue1#1.lpi#1(0)} -pin  "mux#23" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(1)} -pin  "mux#23" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(2)} -pin  "mux#23" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(3)} -pin  "mux#23" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(4)} -pin  "mux#23" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(5)} -pin  "mux#23" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(6)} -pin  "mux#23" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(7)} -pin  "mux#23" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(8)} -pin  "mux#23" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(9)} -pin  "mux#23" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(10)} -pin  "mux#23" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(11)} -pin  "mux#23" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(12)} -pin  "mux#23" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(13)} -pin  "mux#23" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(14)} -pin  "mux#23" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(15)} -pin  "mux#23" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {ACC4:acc#3.tmp(0)} -pin  "mux#23" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(1)} -pin  "mux#23" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(2)} -pin  "mux#23" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(3)} -pin  "mux#23" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(4)} -pin  "mux#23" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(5)} -pin  "mux#23" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(6)} -pin  "mux#23" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(7)} -pin  "mux#23" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(8)} -pin  "mux#23" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(9)} -pin  "mux#23" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(10)} -pin  "mux#23" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(11)} -pin  "mux#23" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(12)} -pin  "mux#23" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(13)} -pin  "mux#23" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(14)} -pin  "mux#23" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(15)} -pin  "mux#23" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {or.dcpl#30} -pin  "mux#23" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#30}
load net {mux#23.itm(0)} -pin  "mux#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(1)} -pin  "mux#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(2)} -pin  "mux#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(3)} -pin  "mux#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(4)} -pin  "mux#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(5)} -pin  "mux#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(6)} -pin  "mux#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(7)} -pin  "mux#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(8)} -pin  "mux#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(9)} -pin  "mux#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(10)} -pin  "mux#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(11)} -pin  "mux#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(12)} -pin  "mux#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(13)} -pin  "mux#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(14)} -pin  "mux#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(15)} -pin  "mux#23" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load inst "nor#33" "nor(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(16,2)"
load net {mux#23.itm(0)} -pin  "nor#33" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(1)} -pin  "nor#33" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(2)} -pin  "nor#33" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(3)} -pin  "nor#33" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(4)} -pin  "nor#33" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(5)} -pin  "nor#33" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(6)} -pin  "nor#33" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(7)} -pin  "nor#33" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(8)} -pin  "nor#33" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(9)} -pin  "nor#33" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(10)} -pin  "nor#33" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(11)} -pin  "nor#33" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(12)} -pin  "nor#33" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(13)} -pin  "nor#33" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(14)} -pin  "nor#33" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(15)} -pin  "nor#33" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {and#34.cse} -pin  "nor#33" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {and#34.cse} -pin  "nor#33" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {nor#33.itm(0)} -pin  "nor#33" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(1)} -pin  "nor#33" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(2)} -pin  "nor#33" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(3)} -pin  "nor#33" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(4)} -pin  "nor#33" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(5)} -pin  "nor#33" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(6)} -pin  "nor#33" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(7)} -pin  "nor#33" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(8)} -pin  "nor#33" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(9)} -pin  "nor#33" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(10)} -pin  "nor#33" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(11)} -pin  "nor#33" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(12)} -pin  "nor#33" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(13)} -pin  "nor#33" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(14)} -pin  "nor#33" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(15)} -pin  "nor#33" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load inst "nor#32" "nor(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(16,2)"
load net {nor#33.itm(0)} -pin  "nor#32" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(1)} -pin  "nor#32" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(2)} -pin  "nor#32" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(3)} -pin  "nor#32" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(4)} -pin  "nor#32" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(5)} -pin  "nor#32" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(6)} -pin  "nor#32" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(7)} -pin  "nor#32" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(8)} -pin  "nor#32" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(9)} -pin  "nor#32" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(10)} -pin  "nor#32" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(11)} -pin  "nor#32" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(12)} -pin  "nor#32" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(13)} -pin  "nor#32" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(14)} -pin  "nor#32" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {nor#33.itm(15)} -pin  "nor#32" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#33.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#7} -pin  "nor#32" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {nor#32.itm(0)} -pin  "nor#32" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(1)} -pin  "nor#32" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(2)} -pin  "nor#32" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(3)} -pin  "nor#32" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(4)} -pin  "nor#32" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(5)} -pin  "nor#32" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(6)} -pin  "nor#32" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(7)} -pin  "nor#32" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(8)} -pin  "nor#32" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(9)} -pin  "nor#32" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(10)} -pin  "nor#32" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(11)} -pin  "nor#32" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(12)} -pin  "nor#32" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(13)} -pin  "nor#32" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(14)} -pin  "nor#32" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(15)} -pin  "nor#32" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load inst "reg(blue1#1.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42716 -attr oid 435 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue1#1.lpi#1)}
load net {nor#32.itm(0)} -pin  "reg(blue1#1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(1)} -pin  "reg(blue1#1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(2)} -pin  "reg(blue1#1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(3)} -pin  "reg(blue1#1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(4)} -pin  "reg(blue1#1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(5)} -pin  "reg(blue1#1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(6)} -pin  "reg(blue1#1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(7)} -pin  "reg(blue1#1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(8)} -pin  "reg(blue1#1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(9)} -pin  "reg(blue1#1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(10)} -pin  "reg(blue1#1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(11)} -pin  "reg(blue1#1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(12)} -pin  "reg(blue1#1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(13)} -pin  "reg(blue1#1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(14)} -pin  "reg(blue1#1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {nor#32.itm(15)} -pin  "reg(blue1#1.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue1#1.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue1#1.lpi#1)" {clk} -attr xrf 42717 -attr oid 436 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue1#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue1#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue1#1.lpi#1(0)} -pin  "reg(blue1#1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(1)} -pin  "reg(blue1#1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(2)} -pin  "reg(blue1#1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(3)} -pin  "reg(blue1#1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(4)} -pin  "reg(blue1#1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(5)} -pin  "reg(blue1#1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(6)} -pin  "reg(blue1#1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(7)} -pin  "reg(blue1#1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(8)} -pin  "reg(blue1#1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(9)} -pin  "reg(blue1#1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(10)} -pin  "reg(blue1#1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(11)} -pin  "reg(blue1#1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(12)} -pin  "reg(blue1#1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(13)} -pin  "reg(blue1#1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(14)} -pin  "reg(blue1#1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(15)} -pin  "reg(blue1#1.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load inst "nor#6" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl#31} -pin  "nor#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load net {and.dcpl#7} -pin  "nor#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#7}
load net {nor#6.m1c} -pin  "nor#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#6.m1c}
load inst "and#36" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#36} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC2:and#7.cse} -pin  "and#36" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load net {nor#6.m1c} -pin  "and#36" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#6.m1c}
load net {and#36.cse} -pin  "and#36" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#36.cse}
load inst "and#37" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#37} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC2:and#8.cse} -pin  "and#37" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#8.cse}
load net {nor#6.m1c} -pin  "and#37" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#6.m1c}
load net {and#37.cse} -pin  "and#37" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#37.cse}
load inst "and#38" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#38} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC2:and#9.cse} -pin  "and#38" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load net {nor#6.m1c} -pin  "and#38" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#6.m1c}
load net {and#38.cse} -pin  "and#38" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#38.cse}
load inst "and#39" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#39} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#18.cse#1} -pin  "and#39" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {nor#6.m1c} -pin  "and#39" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#6.m1c}
load net {and#39.cse} -pin  "and#39" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#39.cse}
load inst "ACC3:if#1:acc#8" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 42718 -attr oid 437 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8} -attr area 16.216542 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,10,0,15)"
load net {by(2).lpi#1.sg1(0)} -pin  "ACC3:if#1:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(1)} -pin  "ACC3:if#1:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(2)} -pin  "ACC3:if#1:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(3)} -pin  "ACC3:if#1:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(4)} -pin  "ACC3:if#1:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(5)} -pin  "ACC3:if#1:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(6)} -pin  "ACC3:if#1:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(7)} -pin  "ACC3:if#1:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(8)} -pin  "ACC3:if#1:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(9)} -pin  "ACC3:if#1:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(10)} -pin  "ACC3:if#1:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(11)} -pin  "ACC3:if#1:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(12)} -pin  "ACC3:if#1:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(13)} -pin  "ACC3:if#1:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(14)} -pin  "ACC3:if#1:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {regs.regs(1).sva(60)} -pin  "ACC3:if#1:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(61)} -pin  "ACC3:if#1:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(62)} -pin  "ACC3:if#1:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(63)} -pin  "ACC3:if#1:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(64)} -pin  "ACC3:if#1:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(65)} -pin  "ACC3:if#1:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(66)} -pin  "ACC3:if#1:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(67)} -pin  "ACC3:if#1:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(68)} -pin  "ACC3:if#1:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {regs.regs(1).sva(69)} -pin  "ACC3:if#1:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva).itm}
load net {ACC3:if#1:acc#8.itm(0)} -pin  "ACC3:if#1:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(1)} -pin  "ACC3:if#1:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(2)} -pin  "ACC3:if#1:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(3)} -pin  "ACC3:if#1:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(4)} -pin  "ACC3:if#1:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(5)} -pin  "ACC3:if#1:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(6)} -pin  "ACC3:if#1:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(7)} -pin  "ACC3:if#1:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(8)} -pin  "ACC3:if#1:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(9)} -pin  "ACC3:if#1:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(10)} -pin  "ACC3:if#1:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(11)} -pin  "ACC3:if#1:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(12)} -pin  "ACC3:if#1:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(13)} -pin  "ACC3:if#1:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(14)} -pin  "ACC3:if#1:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load inst "mux1h#2" "mux1h(4,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {by(2).sva(1)} -pin  "mux1h#2" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(2)} -pin  "mux1h#2" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(3)} -pin  "mux1h#2" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(4)} -pin  "mux1h#2" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(5)} -pin  "mux1h#2" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(6)} -pin  "mux1h#2" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(7)} -pin  "mux1h#2" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(8)} -pin  "mux1h#2" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(9)} -pin  "mux1h#2" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(10)} -pin  "mux1h#2" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(11)} -pin  "mux1h#2" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(12)} -pin  "mux1h#2" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(13)} -pin  "mux1h#2" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(14)} -pin  "mux1h#2" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {by(2).sva(15)} -pin  "mux1h#2" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva).itm}
load net {ACC3:if#1:acc#8.itm(0)} -pin  "mux1h#2" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(1)} -pin  "mux1h#2" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(2)} -pin  "mux1h#2" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(3)} -pin  "mux1h#2" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(4)} -pin  "mux1h#2" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(5)} -pin  "mux1h#2" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(6)} -pin  "mux1h#2" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(7)} -pin  "mux1h#2" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(8)} -pin  "mux1h#2" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(9)} -pin  "mux1h#2" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(10)} -pin  "mux1h#2" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(11)} -pin  "mux1h#2" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(12)} -pin  "mux1h#2" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(13)} -pin  "mux1h#2" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {ACC3:if#1:acc#8.itm(14)} -pin  "mux1h#2" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#8.itm}
load net {by(2).sva#2(1)} -pin  "mux1h#2" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(2)} -pin  "mux1h#2" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(3)} -pin  "mux1h#2" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(4)} -pin  "mux1h#2" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(5)} -pin  "mux1h#2" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(6)} -pin  "mux1h#2" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(7)} -pin  "mux1h#2" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(8)} -pin  "mux1h#2" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(9)} -pin  "mux1h#2" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(10)} -pin  "mux1h#2" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(11)} -pin  "mux1h#2" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(12)} -pin  "mux1h#2" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(13)} -pin  "mux1h#2" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(14)} -pin  "mux1h#2" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).sva#2(15)} -pin  "mux1h#2" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2).itm}
load net {by(2).lpi#1.sg1(0)} -pin  "mux1h#2" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(1)} -pin  "mux1h#2" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(2)} -pin  "mux1h#2" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(3)} -pin  "mux1h#2" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(4)} -pin  "mux1h#2" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(5)} -pin  "mux1h#2" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(6)} -pin  "mux1h#2" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(7)} -pin  "mux1h#2" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(8)} -pin  "mux1h#2" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(9)} -pin  "mux1h#2" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(10)} -pin  "mux1h#2" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(11)} -pin  "mux1h#2" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(12)} -pin  "mux1h#2" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(13)} -pin  "mux1h#2" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(14)} -pin  "mux1h#2" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {and#36.cse} -pin  "mux1h#2" {S0} -attr @path {/edge_detect/edge_detect:core/and#36.cse}
load net {and#37.cse} -pin  "mux1h#2" {S1} -attr @path {/edge_detect/edge_detect:core/and#37.cse}
load net {and#38.cse} -pin  "mux1h#2" {S2} -attr @path {/edge_detect/edge_detect:core/and#38.cse}
load net {or.dcpl#31} -pin  "mux1h#2" {S3} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load net {mux1h#2.itm(0)} -pin  "mux1h#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(1)} -pin  "mux1h#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(2)} -pin  "mux1h#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(3)} -pin  "mux1h#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(4)} -pin  "mux1h#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(5)} -pin  "mux1h#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(6)} -pin  "mux1h#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(7)} -pin  "mux1h#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(8)} -pin  "mux1h#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(9)} -pin  "mux1h#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(10)} -pin  "mux1h#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(11)} -pin  "mux1h#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(12)} -pin  "mux1h#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(13)} -pin  "mux1h#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(14)} -pin  "mux1h#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load inst "nor#35" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {mux1h#2.itm(0)} -pin  "nor#35" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(1)} -pin  "nor#35" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(2)} -pin  "nor#35" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(3)} -pin  "nor#35" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(4)} -pin  "nor#35" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(5)} -pin  "nor#35" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(6)} -pin  "nor#35" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(7)} -pin  "nor#35" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(8)} -pin  "nor#35" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(9)} -pin  "nor#35" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(10)} -pin  "nor#35" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(11)} -pin  "nor#35" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(12)} -pin  "nor#35" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(13)} -pin  "nor#35" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {mux1h#2.itm(14)} -pin  "nor#35" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#2.itm}
load net {and#39.cse} -pin  "nor#35" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {and#39.cse} -pin  "nor#35" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {nor#35.itm(0)} -pin  "nor#35" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(1)} -pin  "nor#35" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(2)} -pin  "nor#35" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(3)} -pin  "nor#35" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(4)} -pin  "nor#35" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(5)} -pin  "nor#35" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(6)} -pin  "nor#35" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(7)} -pin  "nor#35" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(8)} -pin  "nor#35" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(9)} -pin  "nor#35" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(10)} -pin  "nor#35" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(11)} -pin  "nor#35" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(12)} -pin  "nor#35" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(13)} -pin  "nor#35" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(14)} -pin  "nor#35" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load inst "nor#34" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {nor#35.itm(0)} -pin  "nor#34" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(1)} -pin  "nor#34" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(2)} -pin  "nor#34" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(3)} -pin  "nor#34" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(4)} -pin  "nor#34" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(5)} -pin  "nor#34" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(6)} -pin  "nor#34" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(7)} -pin  "nor#34" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(8)} -pin  "nor#34" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(9)} -pin  "nor#34" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(10)} -pin  "nor#34" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(11)} -pin  "nor#34" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(12)} -pin  "nor#34" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(13)} -pin  "nor#34" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {nor#35.itm(14)} -pin  "nor#34" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#35.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#7} -pin  "nor#34" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {nor#34.itm(0)} -pin  "nor#34" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(1)} -pin  "nor#34" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(2)} -pin  "nor#34" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(3)} -pin  "nor#34" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(4)} -pin  "nor#34" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(5)} -pin  "nor#34" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(6)} -pin  "nor#34" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(7)} -pin  "nor#34" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(8)} -pin  "nor#34" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(9)} -pin  "nor#34" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(10)} -pin  "nor#34" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(11)} -pin  "nor#34" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(12)} -pin  "nor#34" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(13)} -pin  "nor#34" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(14)} -pin  "nor#34" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load inst "reg(by(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42719 -attr oid 438 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(by(2).lpi#1.sg1)}
load net {nor#34.itm(0)} -pin  "reg(by(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(1)} -pin  "reg(by(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(2)} -pin  "reg(by(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(3)} -pin  "reg(by(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(4)} -pin  "reg(by(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(5)} -pin  "reg(by(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(6)} -pin  "reg(by(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(7)} -pin  "reg(by(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(8)} -pin  "reg(by(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(9)} -pin  "reg(by(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(10)} -pin  "reg(by(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(11)} -pin  "reg(by(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(12)} -pin  "reg(by(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(13)} -pin  "reg(by(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {nor#34.itm(14)} -pin  "reg(by(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#34.itm}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(by(2).lpi#1.sg1)" {clk} -attr xrf 42720 -attr oid 439 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(2).lpi#1.sg1(0)} -pin  "reg(by(2).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(1)} -pin  "reg(by(2).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(2)} -pin  "reg(by(2).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(3)} -pin  "reg(by(2).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(4)} -pin  "reg(by(2).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(5)} -pin  "reg(by(2).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(6)} -pin  "reg(by(2).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(7)} -pin  "reg(by(2).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(8)} -pin  "reg(by(2).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(9)} -pin  "reg(by(2).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(10)} -pin  "reg(by(2).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(11)} -pin  "reg(by(2).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(12)} -pin  "reg(by(2).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(13)} -pin  "reg(by(2).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(14)} -pin  "reg(by(2).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load inst "regs.operator[]#38:not" "not(10)" "INTERFACE" -attr xrf 42721 -attr oid 440 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva(0)} -pin  "regs.operator[]#38:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(1)} -pin  "regs.operator[]#38:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(2)} -pin  "regs.operator[]#38:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(3)} -pin  "regs.operator[]#38:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(4)} -pin  "regs.operator[]#38:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(5)} -pin  "regs.operator[]#38:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(6)} -pin  "regs.operator[]#38:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(7)} -pin  "regs.operator[]#38:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(8)} -pin  "regs.operator[]#38:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.regs(1).sva(9)} -pin  "regs.operator[]#38:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#3.itm}
load net {regs.operator[]#38:not.itm(0)} -pin  "regs.operator[]#38:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(1)} -pin  "regs.operator[]#38:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(2)} -pin  "regs.operator[]#38:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(3)} -pin  "regs.operator[]#38:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(4)} -pin  "regs.operator[]#38:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(5)} -pin  "regs.operator[]#38:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(6)} -pin  "regs.operator[]#38:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(7)} -pin  "regs.operator[]#38:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(8)} -pin  "regs.operator[]#38:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load net {regs.operator[]#38:not.itm(9)} -pin  "regs.operator[]#38:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not.itm}
load inst "ACC3:if#1:acc#12" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 42722 -attr oid 441 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {PWR} -pin  "ACC3:if#1:acc#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(0)} -pin  "ACC3:if#1:acc#12" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(1)} -pin  "ACC3:if#1:acc#12" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(2)} -pin  "ACC3:if#1:acc#12" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(3)} -pin  "ACC3:if#1:acc#12" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(4)} -pin  "ACC3:if#1:acc#12" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(5)} -pin  "ACC3:if#1:acc#12" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(6)} -pin  "ACC3:if#1:acc#12" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(7)} -pin  "ACC3:if#1:acc#12" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(8)} -pin  "ACC3:if#1:acc#12" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {regs.operator[]#38:not.itm(9)} -pin  "ACC3:if#1:acc#12" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {PWR} -pin  "ACC3:if#1:acc#12" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#174.itm}
load net {PWR} -pin  "ACC3:if#1:acc#12" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(0)} -pin  "ACC3:if#1:acc#12" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(1)} -pin  "ACC3:if#1:acc#12" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(2)} -pin  "ACC3:if#1:acc#12" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(3)} -pin  "ACC3:if#1:acc#12" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(4)} -pin  "ACC3:if#1:acc#12" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(5)} -pin  "ACC3:if#1:acc#12" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(6)} -pin  "ACC3:if#1:acc#12" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(7)} -pin  "ACC3:if#1:acc#12" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(8)} -pin  "ACC3:if#1:acc#12" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(9)} -pin  "ACC3:if#1:acc#12" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(10)} -pin  "ACC3:if#1:acc#12" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(11)} -pin  "ACC3:if#1:acc#12" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(12)} -pin  "ACC3:if#1:acc#12" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(13)} -pin  "ACC3:if#1:acc#12" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {by(0).lpi#1.sg1(14)} -pin  "ACC3:if#1:acc#12" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#175.itm}
load net {ACC3:if#1:acc#12.itm(0)} -pin  "ACC3:if#1:acc#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(1)} -pin  "ACC3:if#1:acc#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(2)} -pin  "ACC3:if#1:acc#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(3)} -pin  "ACC3:if#1:acc#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(4)} -pin  "ACC3:if#1:acc#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(5)} -pin  "ACC3:if#1:acc#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(6)} -pin  "ACC3:if#1:acc#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(7)} -pin  "ACC3:if#1:acc#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(8)} -pin  "ACC3:if#1:acc#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(9)} -pin  "ACC3:if#1:acc#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(10)} -pin  "ACC3:if#1:acc#12" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(11)} -pin  "ACC3:if#1:acc#12" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(12)} -pin  "ACC3:if#1:acc#12" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(13)} -pin  "ACC3:if#1:acc#12" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(14)} -pin  "ACC3:if#1:acc#12" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load net {ACC3:if#1:acc#12.itm(15)} -pin  "ACC3:if#1:acc#12" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#12.itm}
load inst "mux1h#3" "mux1h(4,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {ACC3:if:acc#18.itm(2)} -pin  "mux1h#3" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(3)} -pin  "mux1h#3" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(4)} -pin  "mux1h#3" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(5)} -pin  "mux1h#3" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(6)} -pin  "mux1h#3" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(7)} -pin  "mux1h#3" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(8)} -pin  "mux1h#3" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(9)} -pin  "mux1h#3" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(10)} -pin  "mux1h#3" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(11)} -pin  "mux1h#3" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(12)} -pin  "mux1h#3" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(13)} -pin  "mux1h#3" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(14)} -pin  "mux1h#3" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(15)} -pin  "mux1h#3" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if:acc#18.itm(16)} -pin  "mux1h#3" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#3.itm}
load net {ACC3:if#1:acc#12.itm(1)} -pin  "mux1h#3" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(2)} -pin  "mux1h#3" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(3)} -pin  "mux1h#3" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(4)} -pin  "mux1h#3" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(5)} -pin  "mux1h#3" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(6)} -pin  "mux1h#3" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(7)} -pin  "mux1h#3" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(8)} -pin  "mux1h#3" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(9)} -pin  "mux1h#3" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(10)} -pin  "mux1h#3" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(11)} -pin  "mux1h#3" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(12)} -pin  "mux1h#3" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(13)} -pin  "mux1h#3" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(14)} -pin  "mux1h#3" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#12.itm(15)} -pin  "mux1h#3" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#2:acc#18.itm(2)} -pin  "mux1h#3" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(3)} -pin  "mux1h#3" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(4)} -pin  "mux1h#3" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(5)} -pin  "mux1h#3" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(6)} -pin  "mux1h#3" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(7)} -pin  "mux1h#3" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(8)} -pin  "mux1h#3" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(9)} -pin  "mux1h#3" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(10)} -pin  "mux1h#3" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(11)} -pin  "mux1h#3" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(12)} -pin  "mux1h#3" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(13)} -pin  "mux1h#3" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(14)} -pin  "mux1h#3" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(15)} -pin  "mux1h#3" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {ACC3:if#2:acc#18.itm(16)} -pin  "mux1h#3" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#3.itm}
load net {by(0).lpi#1.sg1(0)} -pin  "mux1h#3" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(1)} -pin  "mux1h#3" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(2)} -pin  "mux1h#3" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(3)} -pin  "mux1h#3" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(4)} -pin  "mux1h#3" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(5)} -pin  "mux1h#3" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(6)} -pin  "mux1h#3" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(7)} -pin  "mux1h#3" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(8)} -pin  "mux1h#3" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(9)} -pin  "mux1h#3" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(10)} -pin  "mux1h#3" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(11)} -pin  "mux1h#3" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(12)} -pin  "mux1h#3" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(13)} -pin  "mux1h#3" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(14)} -pin  "mux1h#3" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {and#36.cse} -pin  "mux1h#3" {S0} -attr @path {/edge_detect/edge_detect:core/and#36.cse}
load net {and#37.cse} -pin  "mux1h#3" {S1} -attr @path {/edge_detect/edge_detect:core/and#37.cse}
load net {and#38.cse} -pin  "mux1h#3" {S2} -attr @path {/edge_detect/edge_detect:core/and#38.cse}
load net {or.dcpl#31} -pin  "mux1h#3" {S3} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load net {mux1h#3.itm(0)} -pin  "mux1h#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(1)} -pin  "mux1h#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(2)} -pin  "mux1h#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(3)} -pin  "mux1h#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(4)} -pin  "mux1h#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(5)} -pin  "mux1h#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(6)} -pin  "mux1h#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(7)} -pin  "mux1h#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(8)} -pin  "mux1h#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(9)} -pin  "mux1h#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(10)} -pin  "mux1h#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(11)} -pin  "mux1h#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(12)} -pin  "mux1h#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(13)} -pin  "mux1h#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(14)} -pin  "mux1h#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load inst "nor#37" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {mux1h#3.itm(0)} -pin  "nor#37" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(1)} -pin  "nor#37" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(2)} -pin  "nor#37" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(3)} -pin  "nor#37" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(4)} -pin  "nor#37" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(5)} -pin  "nor#37" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(6)} -pin  "nor#37" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(7)} -pin  "nor#37" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(8)} -pin  "nor#37" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(9)} -pin  "nor#37" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(10)} -pin  "nor#37" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(11)} -pin  "nor#37" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(12)} -pin  "nor#37" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(13)} -pin  "nor#37" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {mux1h#3.itm(14)} -pin  "nor#37" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#3.itm}
load net {and#39.cse} -pin  "nor#37" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {and#39.cse} -pin  "nor#37" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {nor#37.itm(0)} -pin  "nor#37" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(1)} -pin  "nor#37" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(2)} -pin  "nor#37" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(3)} -pin  "nor#37" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(4)} -pin  "nor#37" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(5)} -pin  "nor#37" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(6)} -pin  "nor#37" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(7)} -pin  "nor#37" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(8)} -pin  "nor#37" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(9)} -pin  "nor#37" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(10)} -pin  "nor#37" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(11)} -pin  "nor#37" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(12)} -pin  "nor#37" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(13)} -pin  "nor#37" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(14)} -pin  "nor#37" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load inst "nor#36" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {nor#37.itm(0)} -pin  "nor#36" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(1)} -pin  "nor#36" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(2)} -pin  "nor#36" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(3)} -pin  "nor#36" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(4)} -pin  "nor#36" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(5)} -pin  "nor#36" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(6)} -pin  "nor#36" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(7)} -pin  "nor#36" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(8)} -pin  "nor#36" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(9)} -pin  "nor#36" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(10)} -pin  "nor#36" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(11)} -pin  "nor#36" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(12)} -pin  "nor#36" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(13)} -pin  "nor#36" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(14)} -pin  "nor#36" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#7} -pin  "nor#36" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {nor#36.itm(0)} -pin  "nor#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(1)} -pin  "nor#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(2)} -pin  "nor#36" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(3)} -pin  "nor#36" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(4)} -pin  "nor#36" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(5)} -pin  "nor#36" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(6)} -pin  "nor#36" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(7)} -pin  "nor#36" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(8)} -pin  "nor#36" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(9)} -pin  "nor#36" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(10)} -pin  "nor#36" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(11)} -pin  "nor#36" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(12)} -pin  "nor#36" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(13)} -pin  "nor#36" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(14)} -pin  "nor#36" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load inst "reg(by(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42723 -attr oid 442 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(by(0).lpi#1.sg1)}
load net {nor#36.itm(0)} -pin  "reg(by(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(1)} -pin  "reg(by(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(2)} -pin  "reg(by(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(3)} -pin  "reg(by(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(4)} -pin  "reg(by(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(5)} -pin  "reg(by(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(6)} -pin  "reg(by(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(7)} -pin  "reg(by(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(8)} -pin  "reg(by(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(9)} -pin  "reg(by(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(10)} -pin  "reg(by(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(11)} -pin  "reg(by(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(12)} -pin  "reg(by(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(13)} -pin  "reg(by(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(14)} -pin  "reg(by(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(by(0).lpi#1.sg1)" {clk} -attr xrf 42724 -attr oid 443 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(0).lpi#1.sg1(0)} -pin  "reg(by(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(1)} -pin  "reg(by(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(2)} -pin  "reg(by(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(3)} -pin  "reg(by(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(4)} -pin  "reg(by(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(5)} -pin  "reg(by(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(6)} -pin  "reg(by(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(7)} -pin  "reg(by(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(8)} -pin  "reg(by(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(9)} -pin  "reg(by(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(10)} -pin  "reg(by(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(11)} -pin  "reg(by(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(12)} -pin  "reg(by(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(13)} -pin  "reg(by(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(14)} -pin  "reg(by(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load inst "ACC1:and#8" "and(2,1)" "INTERFACE" -attr xrf 42725 -attr oid 444 -attr @path {/edge_detect/edge_detect:core/ACC1:and#8} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {by(2).lpi#3} -pin  "ACC1:and#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#3}
load net {ACC1:acc.itm(1)} -pin  "ACC1:and#8" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#3.itm}
load net {ACC1:and#8.itm} -pin  "ACC1:and#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.itm}
load inst "SHIFT:mux1h#30" "mux1h(4,1)" "INTERFACE" -attr xrf 42726 -attr oid 445 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30} -attr area 2.830422 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,4)"
load net {by(2).sva(0)} -pin  "SHIFT:mux1h#30" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva)#1.itm}
load net {by(2).lpi#3} -pin  "SHIFT:mux1h#30" {A1(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#3}
load net {by(2).sva#2(0)} -pin  "SHIFT:mux1h#30" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#2)#1.itm}
load net {ACC1:and#8.itm} -pin  "SHIFT:mux1h#30" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.itm}
load net {ACC2:and#7.cse} -pin  "SHIFT:mux1h#30" {S0} -attr xrf 42727 -attr oid 446 -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load net {SHIFT:or.cse} -pin  "SHIFT:mux1h#30" {S1} -attr xrf 42728 -attr oid 447 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.cse}
load net {ACC2:and#9.cse} -pin  "SHIFT:mux1h#30" {S2} -attr xrf 42729 -attr oid 448 -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load net {SHIFT:and#18.cse#1} -pin  "SHIFT:mux1h#30" {S3} -attr xrf 42730 -attr oid 449 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {SHIFT:mux1h#30.itm} -pin  "SHIFT:mux1h#30" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load inst "reg(by(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42731 -attr oid 450 -attr @path {/edge_detect/edge_detect:core/reg(by(2).lpi#3)}
load net {SHIFT:mux1h#30.itm} -pin  "reg(by(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {GND} -pin  "reg(by(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(by(2).lpi#3)" {clk} -attr xrf 42732 -attr oid 451 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(2).lpi#3} -pin  "reg(by(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#3}
load inst "ACC1:and#7" "and(2,1)" "INTERFACE" -attr xrf 42733 -attr oid 452 -attr @path {/edge_detect/edge_detect:core/ACC1:and#7} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {by(0).lpi#3} -pin  "ACC1:and#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#3}
load net {ACC1:acc.itm(1)} -pin  "ACC1:and#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#4.itm}
load net {ACC1:and#7.itm} -pin  "ACC1:and#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#7.itm}
load inst "SHIFT:mux1h#29" "mux1h(4,1)" "INTERFACE" -attr xrf 42734 -attr oid 453 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29} -attr area 2.830422 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,4)"
load net {ACC3:if:acc#18.itm(1)} -pin  "SHIFT:mux1h#29" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#2.itm}
load net {by(0).lpi#3} -pin  "SHIFT:mux1h#29" {A1(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#3}
load net {ACC3:if#2:acc#18.itm(1)} -pin  "SHIFT:mux1h#29" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#2.itm}
load net {ACC1:and#7.itm} -pin  "SHIFT:mux1h#29" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#7.itm}
load net {ACC2:and#7.cse} -pin  "SHIFT:mux1h#29" {S0} -attr xrf 42735 -attr oid 454 -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load net {SHIFT:or.cse} -pin  "SHIFT:mux1h#29" {S1} -attr xrf 42736 -attr oid 455 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.cse}
load net {ACC2:and#9.cse} -pin  "SHIFT:mux1h#29" {S2} -attr xrf 42737 -attr oid 456 -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load net {SHIFT:and#18.cse#1} -pin  "SHIFT:mux1h#29" {S3} -attr xrf 42738 -attr oid 457 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {SHIFT:mux1h#29.itm} -pin  "SHIFT:mux1h#29" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load inst "reg(by(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42739 -attr oid 458 -attr @path {/edge_detect/edge_detect:core/reg(by(0).lpi#3)}
load net {SHIFT:mux1h#29.itm} -pin  "reg(by(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {GND} -pin  "reg(by(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(by(0).lpi#3)" {clk} -attr xrf 42740 -attr oid 459 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(0).lpi#3} -pin  "reg(by(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#3}
load inst "mux#24" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green1#1.lpi#1(0)} -pin  "mux#24" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(1)} -pin  "mux#24" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(2)} -pin  "mux#24" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(3)} -pin  "mux#24" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(4)} -pin  "mux#24" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(5)} -pin  "mux#24" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(6)} -pin  "mux#24" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(7)} -pin  "mux#24" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(8)} -pin  "mux#24" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(9)} -pin  "mux#24" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(10)} -pin  "mux#24" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(11)} -pin  "mux#24" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(12)} -pin  "mux#24" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(13)} -pin  "mux#24" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(14)} -pin  "mux#24" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(15)} -pin  "mux#24" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {ACC4:acc#2.tmp(0)} -pin  "mux#24" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(1)} -pin  "mux#24" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(2)} -pin  "mux#24" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(3)} -pin  "mux#24" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(4)} -pin  "mux#24" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(5)} -pin  "mux#24" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(6)} -pin  "mux#24" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(7)} -pin  "mux#24" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(8)} -pin  "mux#24" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(9)} -pin  "mux#24" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(10)} -pin  "mux#24" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(11)} -pin  "mux#24" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(12)} -pin  "mux#24" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(13)} -pin  "mux#24" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(14)} -pin  "mux#24" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(15)} -pin  "mux#24" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {or.dcpl#30} -pin  "mux#24" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#30}
load net {mux#24.itm(0)} -pin  "mux#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(1)} -pin  "mux#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(2)} -pin  "mux#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(3)} -pin  "mux#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(4)} -pin  "mux#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(5)} -pin  "mux#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(6)} -pin  "mux#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(7)} -pin  "mux#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(8)} -pin  "mux#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(9)} -pin  "mux#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(10)} -pin  "mux#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(11)} -pin  "mux#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(12)} -pin  "mux#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(13)} -pin  "mux#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(14)} -pin  "mux#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(15)} -pin  "mux#24" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load inst "nor#39" "nor(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(16,2)"
load net {mux#24.itm(0)} -pin  "nor#39" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(1)} -pin  "nor#39" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(2)} -pin  "nor#39" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(3)} -pin  "nor#39" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(4)} -pin  "nor#39" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(5)} -pin  "nor#39" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(6)} -pin  "nor#39" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(7)} -pin  "nor#39" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(8)} -pin  "nor#39" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(9)} -pin  "nor#39" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(10)} -pin  "nor#39" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(11)} -pin  "nor#39" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(12)} -pin  "nor#39" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(13)} -pin  "nor#39" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(14)} -pin  "nor#39" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(15)} -pin  "nor#39" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {and#34.cse} -pin  "nor#39" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {and#34.cse} -pin  "nor#39" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {nor#39.itm(0)} -pin  "nor#39" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(1)} -pin  "nor#39" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(2)} -pin  "nor#39" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(3)} -pin  "nor#39" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(4)} -pin  "nor#39" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(5)} -pin  "nor#39" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(6)} -pin  "nor#39" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(7)} -pin  "nor#39" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(8)} -pin  "nor#39" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(9)} -pin  "nor#39" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(10)} -pin  "nor#39" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(11)} -pin  "nor#39" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(12)} -pin  "nor#39" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(13)} -pin  "nor#39" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(14)} -pin  "nor#39" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(15)} -pin  "nor#39" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load inst "nor#38" "nor(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(16,2)"
load net {nor#39.itm(0)} -pin  "nor#38" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(1)} -pin  "nor#38" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(2)} -pin  "nor#38" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(3)} -pin  "nor#38" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(4)} -pin  "nor#38" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(5)} -pin  "nor#38" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(6)} -pin  "nor#38" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(7)} -pin  "nor#38" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(8)} -pin  "nor#38" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(9)} -pin  "nor#38" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(10)} -pin  "nor#38" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(11)} -pin  "nor#38" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(12)} -pin  "nor#38" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(13)} -pin  "nor#38" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(14)} -pin  "nor#38" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(15)} -pin  "nor#38" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {and.dcpl#7} -pin  "nor#38" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {nor#38.itm(0)} -pin  "nor#38" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(1)} -pin  "nor#38" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(2)} -pin  "nor#38" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(3)} -pin  "nor#38" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(4)} -pin  "nor#38" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(5)} -pin  "nor#38" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(6)} -pin  "nor#38" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(7)} -pin  "nor#38" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(8)} -pin  "nor#38" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(9)} -pin  "nor#38" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(10)} -pin  "nor#38" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(11)} -pin  "nor#38" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(12)} -pin  "nor#38" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(13)} -pin  "nor#38" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(14)} -pin  "nor#38" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(15)} -pin  "nor#38" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load inst "reg(green1#1.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42741 -attr oid 460 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green1#1.lpi#1)}
load net {nor#38.itm(0)} -pin  "reg(green1#1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(1)} -pin  "reg(green1#1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(2)} -pin  "reg(green1#1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(3)} -pin  "reg(green1#1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(4)} -pin  "reg(green1#1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(5)} -pin  "reg(green1#1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(6)} -pin  "reg(green1#1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(7)} -pin  "reg(green1#1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(8)} -pin  "reg(green1#1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(9)} -pin  "reg(green1#1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(10)} -pin  "reg(green1#1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(11)} -pin  "reg(green1#1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(12)} -pin  "reg(green1#1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(13)} -pin  "reg(green1#1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(14)} -pin  "reg(green1#1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(15)} -pin  "reg(green1#1.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green1#1.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green1#1.lpi#1)" {clk} -attr xrf 42742 -attr oid 461 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green1#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green1#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green1#1.lpi#1(0)} -pin  "reg(green1#1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(1)} -pin  "reg(green1#1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(2)} -pin  "reg(green1#1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(3)} -pin  "reg(green1#1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(4)} -pin  "reg(green1#1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(5)} -pin  "reg(green1#1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(6)} -pin  "reg(green1#1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(7)} -pin  "reg(green1#1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(8)} -pin  "reg(green1#1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(9)} -pin  "reg(green1#1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(10)} -pin  "reg(green1#1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(11)} -pin  "reg(green1#1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(12)} -pin  "reg(green1#1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(13)} -pin  "reg(green1#1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(14)} -pin  "reg(green1#1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(15)} -pin  "reg(green1#1.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load inst "ACC3:if#1:acc#7" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 42743 -attr oid 462 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7} -attr area 16.216542 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,10,0,15)"
load net {gy(2).lpi#1.sg1(0)} -pin  "ACC3:if#1:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(1)} -pin  "ACC3:if#1:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(2)} -pin  "ACC3:if#1:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(3)} -pin  "ACC3:if#1:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(4)} -pin  "ACC3:if#1:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(5)} -pin  "ACC3:if#1:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(6)} -pin  "ACC3:if#1:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(7)} -pin  "ACC3:if#1:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(8)} -pin  "ACC3:if#1:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(9)} -pin  "ACC3:if#1:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(10)} -pin  "ACC3:if#1:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(11)} -pin  "ACC3:if#1:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(12)} -pin  "ACC3:if#1:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(13)} -pin  "ACC3:if#1:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(14)} -pin  "ACC3:if#1:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {regs.regs(1).sva(70)} -pin  "ACC3:if#1:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(71)} -pin  "ACC3:if#1:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(72)} -pin  "ACC3:if#1:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(73)} -pin  "ACC3:if#1:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(74)} -pin  "ACC3:if#1:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(75)} -pin  "ACC3:if#1:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(76)} -pin  "ACC3:if#1:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(77)} -pin  "ACC3:if#1:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(78)} -pin  "ACC3:if#1:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {regs.regs(1).sva(79)} -pin  "ACC3:if#1:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#1.itm}
load net {ACC3:if#1:acc#7.itm(0)} -pin  "ACC3:if#1:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(1)} -pin  "ACC3:if#1:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(2)} -pin  "ACC3:if#1:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(3)} -pin  "ACC3:if#1:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(4)} -pin  "ACC3:if#1:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(5)} -pin  "ACC3:if#1:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(6)} -pin  "ACC3:if#1:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(7)} -pin  "ACC3:if#1:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(8)} -pin  "ACC3:if#1:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(9)} -pin  "ACC3:if#1:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(10)} -pin  "ACC3:if#1:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(11)} -pin  "ACC3:if#1:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(12)} -pin  "ACC3:if#1:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(13)} -pin  "ACC3:if#1:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(14)} -pin  "ACC3:if#1:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load inst "mux1h#5" "mux1h(4,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {gy(2).sva(1)} -pin  "mux1h#5" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(2)} -pin  "mux1h#5" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(3)} -pin  "mux1h#5" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(4)} -pin  "mux1h#5" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(5)} -pin  "mux1h#5" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(6)} -pin  "mux1h#5" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(7)} -pin  "mux1h#5" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(8)} -pin  "mux1h#5" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(9)} -pin  "mux1h#5" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(10)} -pin  "mux1h#5" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(11)} -pin  "mux1h#5" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(12)} -pin  "mux1h#5" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(13)} -pin  "mux1h#5" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(14)} -pin  "mux1h#5" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {gy(2).sva(15)} -pin  "mux1h#5" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva).itm}
load net {ACC3:if#1:acc#7.itm(0)} -pin  "mux1h#5" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(1)} -pin  "mux1h#5" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(2)} -pin  "mux1h#5" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(3)} -pin  "mux1h#5" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(4)} -pin  "mux1h#5" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(5)} -pin  "mux1h#5" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(6)} -pin  "mux1h#5" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(7)} -pin  "mux1h#5" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(8)} -pin  "mux1h#5" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(9)} -pin  "mux1h#5" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(10)} -pin  "mux1h#5" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(11)} -pin  "mux1h#5" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(12)} -pin  "mux1h#5" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(13)} -pin  "mux1h#5" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {ACC3:if#1:acc#7.itm(14)} -pin  "mux1h#5" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#7.itm}
load net {gy(2).sva#2(1)} -pin  "mux1h#5" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(2)} -pin  "mux1h#5" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(3)} -pin  "mux1h#5" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(4)} -pin  "mux1h#5" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(5)} -pin  "mux1h#5" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(6)} -pin  "mux1h#5" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(7)} -pin  "mux1h#5" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(8)} -pin  "mux1h#5" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(9)} -pin  "mux1h#5" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(10)} -pin  "mux1h#5" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(11)} -pin  "mux1h#5" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(12)} -pin  "mux1h#5" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(13)} -pin  "mux1h#5" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(14)} -pin  "mux1h#5" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).sva#2(15)} -pin  "mux1h#5" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2).itm}
load net {gy(2).lpi#1.sg1(0)} -pin  "mux1h#5" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(1)} -pin  "mux1h#5" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(2)} -pin  "mux1h#5" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(3)} -pin  "mux1h#5" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(4)} -pin  "mux1h#5" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(5)} -pin  "mux1h#5" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(6)} -pin  "mux1h#5" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(7)} -pin  "mux1h#5" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(8)} -pin  "mux1h#5" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(9)} -pin  "mux1h#5" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(10)} -pin  "mux1h#5" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(11)} -pin  "mux1h#5" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(12)} -pin  "mux1h#5" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(13)} -pin  "mux1h#5" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(14)} -pin  "mux1h#5" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {and#36.cse} -pin  "mux1h#5" {S0} -attr @path {/edge_detect/edge_detect:core/and#36.cse}
load net {and#37.cse} -pin  "mux1h#5" {S1} -attr @path {/edge_detect/edge_detect:core/and#37.cse}
load net {and#38.cse} -pin  "mux1h#5" {S2} -attr @path {/edge_detect/edge_detect:core/and#38.cse}
load net {or.dcpl#31} -pin  "mux1h#5" {S3} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load net {mux1h#5.itm(0)} -pin  "mux1h#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(1)} -pin  "mux1h#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(2)} -pin  "mux1h#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(3)} -pin  "mux1h#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(4)} -pin  "mux1h#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(5)} -pin  "mux1h#5" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(6)} -pin  "mux1h#5" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(7)} -pin  "mux1h#5" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(8)} -pin  "mux1h#5" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(9)} -pin  "mux1h#5" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(10)} -pin  "mux1h#5" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(11)} -pin  "mux1h#5" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(12)} -pin  "mux1h#5" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(13)} -pin  "mux1h#5" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(14)} -pin  "mux1h#5" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load inst "nor#41" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {mux1h#5.itm(0)} -pin  "nor#41" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(1)} -pin  "nor#41" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(2)} -pin  "nor#41" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(3)} -pin  "nor#41" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(4)} -pin  "nor#41" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(5)} -pin  "nor#41" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(6)} -pin  "nor#41" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(7)} -pin  "nor#41" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(8)} -pin  "nor#41" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(9)} -pin  "nor#41" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(10)} -pin  "nor#41" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(11)} -pin  "nor#41" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(12)} -pin  "nor#41" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(13)} -pin  "nor#41" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {mux1h#5.itm(14)} -pin  "nor#41" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#5.itm}
load net {and#39.cse} -pin  "nor#41" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {and#39.cse} -pin  "nor#41" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {nor#41.itm(0)} -pin  "nor#41" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(1)} -pin  "nor#41" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(2)} -pin  "nor#41" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(3)} -pin  "nor#41" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(4)} -pin  "nor#41" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(5)} -pin  "nor#41" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(6)} -pin  "nor#41" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(7)} -pin  "nor#41" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(8)} -pin  "nor#41" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(9)} -pin  "nor#41" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(10)} -pin  "nor#41" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(11)} -pin  "nor#41" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(12)} -pin  "nor#41" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(13)} -pin  "nor#41" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(14)} -pin  "nor#41" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load inst "nor#40" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {nor#41.itm(0)} -pin  "nor#40" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(1)} -pin  "nor#40" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(2)} -pin  "nor#40" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(3)} -pin  "nor#40" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(4)} -pin  "nor#40" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(5)} -pin  "nor#40" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(6)} -pin  "nor#40" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(7)} -pin  "nor#40" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(8)} -pin  "nor#40" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(9)} -pin  "nor#40" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(10)} -pin  "nor#40" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(11)} -pin  "nor#40" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(12)} -pin  "nor#40" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(13)} -pin  "nor#40" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(14)} -pin  "nor#40" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {and.dcpl#7} -pin  "nor#40" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {nor#40.itm(0)} -pin  "nor#40" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(1)} -pin  "nor#40" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(2)} -pin  "nor#40" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(3)} -pin  "nor#40" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(4)} -pin  "nor#40" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(5)} -pin  "nor#40" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(6)} -pin  "nor#40" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(7)} -pin  "nor#40" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(8)} -pin  "nor#40" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(9)} -pin  "nor#40" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(10)} -pin  "nor#40" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(11)} -pin  "nor#40" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(12)} -pin  "nor#40" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(13)} -pin  "nor#40" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(14)} -pin  "nor#40" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load inst "reg(gy(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42744 -attr oid 463 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(gy(2).lpi#1.sg1)}
load net {nor#40.itm(0)} -pin  "reg(gy(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(1)} -pin  "reg(gy(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(2)} -pin  "reg(gy(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(3)} -pin  "reg(gy(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(4)} -pin  "reg(gy(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(5)} -pin  "reg(gy(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(6)} -pin  "reg(gy(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(7)} -pin  "reg(gy(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(8)} -pin  "reg(gy(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(9)} -pin  "reg(gy(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(10)} -pin  "reg(gy(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(11)} -pin  "reg(gy(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(12)} -pin  "reg(gy(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(13)} -pin  "reg(gy(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(14)} -pin  "reg(gy(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(gy(2).lpi#1.sg1)" {clk} -attr xrf 42745 -attr oid 464 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(2).lpi#1.sg1(0)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(1)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(2)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(3)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(4)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(5)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(6)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(7)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(8)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(9)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(10)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(11)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(12)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(13)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(14)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load inst "regs.operator[]#37:not" "not(10)" "INTERFACE" -attr xrf 42746 -attr oid 465 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva(10)} -pin  "regs.operator[]#37:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(11)} -pin  "regs.operator[]#37:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(12)} -pin  "regs.operator[]#37:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(13)} -pin  "regs.operator[]#37:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(14)} -pin  "regs.operator[]#37:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(15)} -pin  "regs.operator[]#37:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(16)} -pin  "regs.operator[]#37:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(17)} -pin  "regs.operator[]#37:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(18)} -pin  "regs.operator[]#37:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.regs(1).sva(19)} -pin  "regs.operator[]#37:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#4.itm}
load net {regs.operator[]#37:not.itm(0)} -pin  "regs.operator[]#37:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(1)} -pin  "regs.operator[]#37:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(2)} -pin  "regs.operator[]#37:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(3)} -pin  "regs.operator[]#37:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(4)} -pin  "regs.operator[]#37:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(5)} -pin  "regs.operator[]#37:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(6)} -pin  "regs.operator[]#37:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(7)} -pin  "regs.operator[]#37:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(8)} -pin  "regs.operator[]#37:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load net {regs.operator[]#37:not.itm(9)} -pin  "regs.operator[]#37:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not.itm}
load inst "ACC3:if#1:acc" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 42747 -attr oid 466 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {PWR} -pin  "ACC3:if#1:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(0)} -pin  "ACC3:if#1:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(1)} -pin  "ACC3:if#1:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(2)} -pin  "ACC3:if#1:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(3)} -pin  "ACC3:if#1:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(4)} -pin  "ACC3:if#1:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(5)} -pin  "ACC3:if#1:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(6)} -pin  "ACC3:if#1:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(7)} -pin  "ACC3:if#1:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(8)} -pin  "ACC3:if#1:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {regs.operator[]#37:not.itm(9)} -pin  "ACC3:if#1:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {PWR} -pin  "ACC3:if#1:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#176.itm}
load net {PWR} -pin  "ACC3:if#1:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(0)} -pin  "ACC3:if#1:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(1)} -pin  "ACC3:if#1:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(2)} -pin  "ACC3:if#1:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(3)} -pin  "ACC3:if#1:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(4)} -pin  "ACC3:if#1:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(5)} -pin  "ACC3:if#1:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(6)} -pin  "ACC3:if#1:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(7)} -pin  "ACC3:if#1:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(8)} -pin  "ACC3:if#1:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(9)} -pin  "ACC3:if#1:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(10)} -pin  "ACC3:if#1:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(11)} -pin  "ACC3:if#1:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(12)} -pin  "ACC3:if#1:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(13)} -pin  "ACC3:if#1:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {gy(0).lpi#1.sg1(14)} -pin  "ACC3:if#1:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#177.itm}
load net {ACC3:if#1:acc.itm(0)} -pin  "ACC3:if#1:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(1)} -pin  "ACC3:if#1:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(2)} -pin  "ACC3:if#1:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(3)} -pin  "ACC3:if#1:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(4)} -pin  "ACC3:if#1:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(5)} -pin  "ACC3:if#1:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(6)} -pin  "ACC3:if#1:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(7)} -pin  "ACC3:if#1:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(8)} -pin  "ACC3:if#1:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(9)} -pin  "ACC3:if#1:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(10)} -pin  "ACC3:if#1:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(11)} -pin  "ACC3:if#1:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(12)} -pin  "ACC3:if#1:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(13)} -pin  "ACC3:if#1:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(14)} -pin  "ACC3:if#1:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(15)} -pin  "ACC3:if#1:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load inst "mux1h#6" "mux1h(4,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {ACC3:if:acc.itm(2)} -pin  "mux1h#6" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(3)} -pin  "mux1h#6" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(4)} -pin  "mux1h#6" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(5)} -pin  "mux1h#6" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(6)} -pin  "mux1h#6" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(7)} -pin  "mux1h#6" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(8)} -pin  "mux1h#6" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(9)} -pin  "mux1h#6" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(10)} -pin  "mux1h#6" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(11)} -pin  "mux1h#6" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(12)} -pin  "mux1h#6" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(13)} -pin  "mux1h#6" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(14)} -pin  "mux1h#6" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(15)} -pin  "mux1h#6" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if:acc.itm(16)} -pin  "mux1h#6" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#4.itm}
load net {ACC3:if#1:acc.itm(1)} -pin  "mux1h#6" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(2)} -pin  "mux1h#6" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(3)} -pin  "mux1h#6" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(4)} -pin  "mux1h#6" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(5)} -pin  "mux1h#6" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(6)} -pin  "mux1h#6" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(7)} -pin  "mux1h#6" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(8)} -pin  "mux1h#6" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(9)} -pin  "mux1h#6" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(10)} -pin  "mux1h#6" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(11)} -pin  "mux1h#6" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(12)} -pin  "mux1h#6" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(13)} -pin  "mux1h#6" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(14)} -pin  "mux1h#6" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(15)} -pin  "mux1h#6" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#2:acc.itm(2)} -pin  "mux1h#6" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(3)} -pin  "mux1h#6" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(4)} -pin  "mux1h#6" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(5)} -pin  "mux1h#6" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(6)} -pin  "mux1h#6" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(7)} -pin  "mux1h#6" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(8)} -pin  "mux1h#6" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(9)} -pin  "mux1h#6" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(10)} -pin  "mux1h#6" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(11)} -pin  "mux1h#6" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(12)} -pin  "mux1h#6" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(13)} -pin  "mux1h#6" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(14)} -pin  "mux1h#6" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(15)} -pin  "mux1h#6" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {ACC3:if#2:acc.itm(16)} -pin  "mux1h#6" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#4.itm}
load net {gy(0).lpi#1.sg1(0)} -pin  "mux1h#6" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(1)} -pin  "mux1h#6" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(2)} -pin  "mux1h#6" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(3)} -pin  "mux1h#6" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(4)} -pin  "mux1h#6" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(5)} -pin  "mux1h#6" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(6)} -pin  "mux1h#6" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(7)} -pin  "mux1h#6" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(8)} -pin  "mux1h#6" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(9)} -pin  "mux1h#6" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(10)} -pin  "mux1h#6" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(11)} -pin  "mux1h#6" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(12)} -pin  "mux1h#6" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(13)} -pin  "mux1h#6" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(14)} -pin  "mux1h#6" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {and#36.cse} -pin  "mux1h#6" {S0} -attr @path {/edge_detect/edge_detect:core/and#36.cse}
load net {and#37.cse} -pin  "mux1h#6" {S1} -attr @path {/edge_detect/edge_detect:core/and#37.cse}
load net {and#38.cse} -pin  "mux1h#6" {S2} -attr @path {/edge_detect/edge_detect:core/and#38.cse}
load net {or.dcpl#31} -pin  "mux1h#6" {S3} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load net {mux1h#6.itm(0)} -pin  "mux1h#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(1)} -pin  "mux1h#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(2)} -pin  "mux1h#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(3)} -pin  "mux1h#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(4)} -pin  "mux1h#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(5)} -pin  "mux1h#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(6)} -pin  "mux1h#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(7)} -pin  "mux1h#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(8)} -pin  "mux1h#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(9)} -pin  "mux1h#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(10)} -pin  "mux1h#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(11)} -pin  "mux1h#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(12)} -pin  "mux1h#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(13)} -pin  "mux1h#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(14)} -pin  "mux1h#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load inst "nor#43" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {mux1h#6.itm(0)} -pin  "nor#43" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(1)} -pin  "nor#43" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(2)} -pin  "nor#43" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(3)} -pin  "nor#43" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(4)} -pin  "nor#43" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(5)} -pin  "nor#43" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(6)} -pin  "nor#43" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(7)} -pin  "nor#43" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(8)} -pin  "nor#43" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(9)} -pin  "nor#43" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(10)} -pin  "nor#43" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(11)} -pin  "nor#43" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(12)} -pin  "nor#43" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(13)} -pin  "nor#43" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {mux1h#6.itm(14)} -pin  "nor#43" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#6.itm}
load net {and#39.cse} -pin  "nor#43" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {and#39.cse} -pin  "nor#43" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {nor#43.itm(0)} -pin  "nor#43" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(1)} -pin  "nor#43" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(2)} -pin  "nor#43" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(3)} -pin  "nor#43" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(4)} -pin  "nor#43" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(5)} -pin  "nor#43" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(6)} -pin  "nor#43" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(7)} -pin  "nor#43" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(8)} -pin  "nor#43" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(9)} -pin  "nor#43" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(10)} -pin  "nor#43" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(11)} -pin  "nor#43" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(12)} -pin  "nor#43" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(13)} -pin  "nor#43" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(14)} -pin  "nor#43" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load inst "nor#42" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {nor#43.itm(0)} -pin  "nor#42" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(1)} -pin  "nor#42" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(2)} -pin  "nor#42" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(3)} -pin  "nor#42" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(4)} -pin  "nor#42" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(5)} -pin  "nor#42" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(6)} -pin  "nor#42" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(7)} -pin  "nor#42" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(8)} -pin  "nor#42" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(9)} -pin  "nor#42" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(10)} -pin  "nor#42" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(11)} -pin  "nor#42" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(12)} -pin  "nor#42" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(13)} -pin  "nor#42" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(14)} -pin  "nor#42" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {and.dcpl#7} -pin  "nor#42" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {nor#42.itm(0)} -pin  "nor#42" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(1)} -pin  "nor#42" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(2)} -pin  "nor#42" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(3)} -pin  "nor#42" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(4)} -pin  "nor#42" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(5)} -pin  "nor#42" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(6)} -pin  "nor#42" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(7)} -pin  "nor#42" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(8)} -pin  "nor#42" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(9)} -pin  "nor#42" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(10)} -pin  "nor#42" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(11)} -pin  "nor#42" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(12)} -pin  "nor#42" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(13)} -pin  "nor#42" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(14)} -pin  "nor#42" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load inst "reg(gy(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42748 -attr oid 467 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(gy(0).lpi#1.sg1)}
load net {nor#42.itm(0)} -pin  "reg(gy(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(1)} -pin  "reg(gy(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(2)} -pin  "reg(gy(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(3)} -pin  "reg(gy(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(4)} -pin  "reg(gy(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(5)} -pin  "reg(gy(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(6)} -pin  "reg(gy(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(7)} -pin  "reg(gy(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(8)} -pin  "reg(gy(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(9)} -pin  "reg(gy(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(10)} -pin  "reg(gy(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(11)} -pin  "reg(gy(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(12)} -pin  "reg(gy(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(13)} -pin  "reg(gy(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(14)} -pin  "reg(gy(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(gy(0).lpi#1.sg1)" {clk} -attr xrf 42749 -attr oid 468 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(0).lpi#1.sg1(0)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(1)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(2)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(3)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(4)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(5)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(6)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(7)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(8)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(9)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(10)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(11)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(12)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(13)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(14)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load inst "ACC1:and#6" "and(2,1)" "INTERFACE" -attr xrf 42750 -attr oid 469 -attr @path {/edge_detect/edge_detect:core/ACC1:and#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {gy(2).lpi#3} -pin  "ACC1:and#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#3}
load net {ACC1:acc.itm(1)} -pin  "ACC1:and#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#5.itm}
load net {ACC1:and#6.itm} -pin  "ACC1:and#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#6.itm}
load inst "SHIFT:mux1h#28" "mux1h(4,1)" "INTERFACE" -attr xrf 42751 -attr oid 470 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28} -attr area 2.830422 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,4)"
load net {gy(2).sva(0)} -pin  "SHIFT:mux1h#28" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva)#1.itm}
load net {gy(2).lpi#3} -pin  "SHIFT:mux1h#28" {A1(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#3}
load net {gy(2).sva#2(0)} -pin  "SHIFT:mux1h#28" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#2)#1.itm}
load net {ACC1:and#6.itm} -pin  "SHIFT:mux1h#28" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#6.itm}
load net {ACC2:and#7.cse} -pin  "SHIFT:mux1h#28" {S0} -attr xrf 42752 -attr oid 471 -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load net {SHIFT:or.cse} -pin  "SHIFT:mux1h#28" {S1} -attr xrf 42753 -attr oid 472 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.cse}
load net {ACC2:and#9.cse} -pin  "SHIFT:mux1h#28" {S2} -attr xrf 42754 -attr oid 473 -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load net {SHIFT:and#18.cse#1} -pin  "SHIFT:mux1h#28" {S3} -attr xrf 42755 -attr oid 474 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {SHIFT:mux1h#28.itm} -pin  "SHIFT:mux1h#28" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load inst "reg(gy(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42756 -attr oid 475 -attr @path {/edge_detect/edge_detect:core/reg(gy(2).lpi#3)}
load net {SHIFT:mux1h#28.itm} -pin  "reg(gy(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {GND} -pin  "reg(gy(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(gy(2).lpi#3)" {clk} -attr xrf 42757 -attr oid 476 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(2).lpi#3} -pin  "reg(gy(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#3}
load inst "ACC1:and#5" "and(2,1)" "INTERFACE" -attr xrf 42758 -attr oid 477 -attr @path {/edge_detect/edge_detect:core/ACC1:and#5} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {gy(0).lpi#3} -pin  "ACC1:and#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#3}
load net {ACC1:acc.itm(1)} -pin  "ACC1:and#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#6.itm}
load net {ACC1:and#5.itm} -pin  "ACC1:and#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#5.itm}
load inst "SHIFT:mux1h#27" "mux1h(4,1)" "INTERFACE" -attr xrf 42759 -attr oid 478 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27} -attr area 2.830422 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,4)"
load net {ACC3:if:acc.itm(1)} -pin  "SHIFT:mux1h#27" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#1.itm}
load net {gy(0).lpi#3} -pin  "SHIFT:mux1h#27" {A1(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#3}
load net {ACC3:if#2:acc.itm(1)} -pin  "SHIFT:mux1h#27" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#1.itm}
load net {ACC1:and#5.itm} -pin  "SHIFT:mux1h#27" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#5.itm}
load net {ACC2:and#7.cse} -pin  "SHIFT:mux1h#27" {S0} -attr xrf 42760 -attr oid 479 -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load net {SHIFT:or.cse} -pin  "SHIFT:mux1h#27" {S1} -attr xrf 42761 -attr oid 480 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.cse}
load net {ACC2:and#9.cse} -pin  "SHIFT:mux1h#27" {S2} -attr xrf 42762 -attr oid 481 -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load net {SHIFT:and#18.cse#1} -pin  "SHIFT:mux1h#27" {S3} -attr xrf 42763 -attr oid 482 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {SHIFT:mux1h#27.itm} -pin  "SHIFT:mux1h#27" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load inst "reg(gy(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42764 -attr oid 483 -attr @path {/edge_detect/edge_detect:core/reg(gy(0).lpi#3)}
load net {SHIFT:mux1h#27.itm} -pin  "reg(gy(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {GND} -pin  "reg(gy(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(gy(0).lpi#3)" {clk} -attr xrf 42765 -attr oid 484 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(0).lpi#3} -pin  "reg(gy(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#3}
load inst "mux#25" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red1#1.lpi#1(0)} -pin  "mux#25" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(1)} -pin  "mux#25" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(2)} -pin  "mux#25" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(3)} -pin  "mux#25" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(4)} -pin  "mux#25" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(5)} -pin  "mux#25" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(6)} -pin  "mux#25" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(7)} -pin  "mux#25" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(8)} -pin  "mux#25" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(9)} -pin  "mux#25" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(10)} -pin  "mux#25" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(11)} -pin  "mux#25" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(12)} -pin  "mux#25" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(13)} -pin  "mux#25" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(14)} -pin  "mux#25" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(15)} -pin  "mux#25" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {ACC4:acc#1.tmp(0)} -pin  "mux#25" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(1)} -pin  "mux#25" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(2)} -pin  "mux#25" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(3)} -pin  "mux#25" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(4)} -pin  "mux#25" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(5)} -pin  "mux#25" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(6)} -pin  "mux#25" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(7)} -pin  "mux#25" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(8)} -pin  "mux#25" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(9)} -pin  "mux#25" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(10)} -pin  "mux#25" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(11)} -pin  "mux#25" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(12)} -pin  "mux#25" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(13)} -pin  "mux#25" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(14)} -pin  "mux#25" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(15)} -pin  "mux#25" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {or.dcpl#30} -pin  "mux#25" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#30}
load net {mux#25.itm(0)} -pin  "mux#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(1)} -pin  "mux#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(2)} -pin  "mux#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(3)} -pin  "mux#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(4)} -pin  "mux#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(5)} -pin  "mux#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(6)} -pin  "mux#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(7)} -pin  "mux#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(8)} -pin  "mux#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(9)} -pin  "mux#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(10)} -pin  "mux#25" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(11)} -pin  "mux#25" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(12)} -pin  "mux#25" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(13)} -pin  "mux#25" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(14)} -pin  "mux#25" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(15)} -pin  "mux#25" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load inst "nor#45" "nor(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(16,2)"
load net {mux#25.itm(0)} -pin  "nor#45" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(1)} -pin  "nor#45" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(2)} -pin  "nor#45" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(3)} -pin  "nor#45" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(4)} -pin  "nor#45" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(5)} -pin  "nor#45" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(6)} -pin  "nor#45" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(7)} -pin  "nor#45" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(8)} -pin  "nor#45" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(9)} -pin  "nor#45" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(10)} -pin  "nor#45" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(11)} -pin  "nor#45" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(12)} -pin  "nor#45" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(13)} -pin  "nor#45" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(14)} -pin  "nor#45" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(15)} -pin  "nor#45" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {and#34.cse} -pin  "nor#45" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {and#34.cse} -pin  "nor#45" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {nor#45.itm(0)} -pin  "nor#45" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(1)} -pin  "nor#45" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(2)} -pin  "nor#45" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(3)} -pin  "nor#45" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(4)} -pin  "nor#45" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(5)} -pin  "nor#45" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(6)} -pin  "nor#45" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(7)} -pin  "nor#45" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(8)} -pin  "nor#45" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(9)} -pin  "nor#45" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(10)} -pin  "nor#45" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(11)} -pin  "nor#45" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(12)} -pin  "nor#45" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(13)} -pin  "nor#45" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(14)} -pin  "nor#45" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(15)} -pin  "nor#45" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load inst "nor#44" "nor(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(16,2)"
load net {nor#45.itm(0)} -pin  "nor#44" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(1)} -pin  "nor#44" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(2)} -pin  "nor#44" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(3)} -pin  "nor#44" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(4)} -pin  "nor#44" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(5)} -pin  "nor#44" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(6)} -pin  "nor#44" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(7)} -pin  "nor#44" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(8)} -pin  "nor#44" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(9)} -pin  "nor#44" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(10)} -pin  "nor#44" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(11)} -pin  "nor#44" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(12)} -pin  "nor#44" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(13)} -pin  "nor#44" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(14)} -pin  "nor#44" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(15)} -pin  "nor#44" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {and.dcpl#7} -pin  "nor#44" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {nor#44.itm(0)} -pin  "nor#44" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(1)} -pin  "nor#44" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(2)} -pin  "nor#44" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(3)} -pin  "nor#44" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(4)} -pin  "nor#44" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(5)} -pin  "nor#44" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(6)} -pin  "nor#44" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(7)} -pin  "nor#44" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(8)} -pin  "nor#44" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(9)} -pin  "nor#44" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(10)} -pin  "nor#44" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(11)} -pin  "nor#44" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(12)} -pin  "nor#44" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(13)} -pin  "nor#44" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(14)} -pin  "nor#44" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(15)} -pin  "nor#44" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load inst "reg(red1#1.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42766 -attr oid 485 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red1#1.lpi#1)}
load net {nor#44.itm(0)} -pin  "reg(red1#1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(1)} -pin  "reg(red1#1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(2)} -pin  "reg(red1#1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(3)} -pin  "reg(red1#1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(4)} -pin  "reg(red1#1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(5)} -pin  "reg(red1#1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(6)} -pin  "reg(red1#1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(7)} -pin  "reg(red1#1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(8)} -pin  "reg(red1#1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(9)} -pin  "reg(red1#1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(10)} -pin  "reg(red1#1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(11)} -pin  "reg(red1#1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(12)} -pin  "reg(red1#1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(13)} -pin  "reg(red1#1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(14)} -pin  "reg(red1#1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(15)} -pin  "reg(red1#1.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red1#1.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red1#1.lpi#1)" {clk} -attr xrf 42767 -attr oid 486 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red1#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red1#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red1#1.lpi#1(0)} -pin  "reg(red1#1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(1)} -pin  "reg(red1#1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(2)} -pin  "reg(red1#1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(3)} -pin  "reg(red1#1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(4)} -pin  "reg(red1#1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(5)} -pin  "reg(red1#1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(6)} -pin  "reg(red1#1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(7)} -pin  "reg(red1#1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(8)} -pin  "reg(red1#1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(9)} -pin  "reg(red1#1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(10)} -pin  "reg(red1#1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(11)} -pin  "reg(red1#1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(12)} -pin  "reg(red1#1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(13)} -pin  "reg(red1#1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(14)} -pin  "reg(red1#1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(15)} -pin  "reg(red1#1.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load inst "ACC3:if#1:acc#6" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 42768 -attr oid 487 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6} -attr area 16.216542 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,10,0,15)"
load net {ry(2).lpi#1.sg1(0)} -pin  "ACC3:if#1:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(1)} -pin  "ACC3:if#1:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(2)} -pin  "ACC3:if#1:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(3)} -pin  "ACC3:if#1:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(4)} -pin  "ACC3:if#1:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(5)} -pin  "ACC3:if#1:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(6)} -pin  "ACC3:if#1:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(7)} -pin  "ACC3:if#1:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(8)} -pin  "ACC3:if#1:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(9)} -pin  "ACC3:if#1:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(10)} -pin  "ACC3:if#1:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(11)} -pin  "ACC3:if#1:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(12)} -pin  "ACC3:if#1:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(13)} -pin  "ACC3:if#1:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(14)} -pin  "ACC3:if#1:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {regs.regs(1).sva(80)} -pin  "ACC3:if#1:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(81)} -pin  "ACC3:if#1:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(82)} -pin  "ACC3:if#1:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(83)} -pin  "ACC3:if#1:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(84)} -pin  "ACC3:if#1:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(85)} -pin  "ACC3:if#1:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(86)} -pin  "ACC3:if#1:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(87)} -pin  "ACC3:if#1:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(88)} -pin  "ACC3:if#1:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {regs.regs(1).sva(89)} -pin  "ACC3:if#1:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#2.itm}
load net {ACC3:if#1:acc#6.itm(0)} -pin  "ACC3:if#1:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(1)} -pin  "ACC3:if#1:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(2)} -pin  "ACC3:if#1:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(3)} -pin  "ACC3:if#1:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(4)} -pin  "ACC3:if#1:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(5)} -pin  "ACC3:if#1:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(6)} -pin  "ACC3:if#1:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(7)} -pin  "ACC3:if#1:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(8)} -pin  "ACC3:if#1:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(9)} -pin  "ACC3:if#1:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(10)} -pin  "ACC3:if#1:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(11)} -pin  "ACC3:if#1:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(12)} -pin  "ACC3:if#1:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(13)} -pin  "ACC3:if#1:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(14)} -pin  "ACC3:if#1:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load inst "mux1h#8" "mux1h(4,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {ry(2).sva(1)} -pin  "mux1h#8" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(2)} -pin  "mux1h#8" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(3)} -pin  "mux1h#8" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(4)} -pin  "mux1h#8" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(5)} -pin  "mux1h#8" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(6)} -pin  "mux1h#8" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(7)} -pin  "mux1h#8" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(8)} -pin  "mux1h#8" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(9)} -pin  "mux1h#8" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(10)} -pin  "mux1h#8" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(11)} -pin  "mux1h#8" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(12)} -pin  "mux1h#8" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(13)} -pin  "mux1h#8" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(14)} -pin  "mux1h#8" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ry(2).sva(15)} -pin  "mux1h#8" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva).itm}
load net {ACC3:if#1:acc#6.itm(0)} -pin  "mux1h#8" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(1)} -pin  "mux1h#8" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(2)} -pin  "mux1h#8" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(3)} -pin  "mux1h#8" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(4)} -pin  "mux1h#8" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(5)} -pin  "mux1h#8" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(6)} -pin  "mux1h#8" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(7)} -pin  "mux1h#8" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(8)} -pin  "mux1h#8" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(9)} -pin  "mux1h#8" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(10)} -pin  "mux1h#8" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(11)} -pin  "mux1h#8" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(12)} -pin  "mux1h#8" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(13)} -pin  "mux1h#8" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ACC3:if#1:acc#6.itm(14)} -pin  "mux1h#8" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#6.itm}
load net {ry(2).sva#2(1)} -pin  "mux1h#8" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(2)} -pin  "mux1h#8" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(3)} -pin  "mux1h#8" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(4)} -pin  "mux1h#8" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(5)} -pin  "mux1h#8" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(6)} -pin  "mux1h#8" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(7)} -pin  "mux1h#8" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(8)} -pin  "mux1h#8" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(9)} -pin  "mux1h#8" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(10)} -pin  "mux1h#8" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(11)} -pin  "mux1h#8" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(12)} -pin  "mux1h#8" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(13)} -pin  "mux1h#8" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(14)} -pin  "mux1h#8" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).sva#2(15)} -pin  "mux1h#8" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2).itm}
load net {ry(2).lpi#1.sg1(0)} -pin  "mux1h#8" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(1)} -pin  "mux1h#8" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(2)} -pin  "mux1h#8" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(3)} -pin  "mux1h#8" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(4)} -pin  "mux1h#8" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(5)} -pin  "mux1h#8" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(6)} -pin  "mux1h#8" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(7)} -pin  "mux1h#8" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(8)} -pin  "mux1h#8" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(9)} -pin  "mux1h#8" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(10)} -pin  "mux1h#8" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(11)} -pin  "mux1h#8" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(12)} -pin  "mux1h#8" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(13)} -pin  "mux1h#8" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(14)} -pin  "mux1h#8" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {and#36.cse} -pin  "mux1h#8" {S0} -attr @path {/edge_detect/edge_detect:core/and#36.cse}
load net {and#37.cse} -pin  "mux1h#8" {S1} -attr @path {/edge_detect/edge_detect:core/and#37.cse}
load net {and#38.cse} -pin  "mux1h#8" {S2} -attr @path {/edge_detect/edge_detect:core/and#38.cse}
load net {or.dcpl#31} -pin  "mux1h#8" {S3} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load net {mux1h#8.itm(0)} -pin  "mux1h#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(1)} -pin  "mux1h#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(2)} -pin  "mux1h#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(3)} -pin  "mux1h#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(4)} -pin  "mux1h#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(5)} -pin  "mux1h#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(6)} -pin  "mux1h#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(7)} -pin  "mux1h#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(8)} -pin  "mux1h#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(9)} -pin  "mux1h#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(10)} -pin  "mux1h#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(11)} -pin  "mux1h#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(12)} -pin  "mux1h#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(13)} -pin  "mux1h#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(14)} -pin  "mux1h#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load inst "nor#47" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {mux1h#8.itm(0)} -pin  "nor#47" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(1)} -pin  "nor#47" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(2)} -pin  "nor#47" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(3)} -pin  "nor#47" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(4)} -pin  "nor#47" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(5)} -pin  "nor#47" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(6)} -pin  "nor#47" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(7)} -pin  "nor#47" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(8)} -pin  "nor#47" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(9)} -pin  "nor#47" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(10)} -pin  "nor#47" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(11)} -pin  "nor#47" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(12)} -pin  "nor#47" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(13)} -pin  "nor#47" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {mux1h#8.itm(14)} -pin  "nor#47" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#8.itm}
load net {and#39.cse} -pin  "nor#47" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {and#39.cse} -pin  "nor#47" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {nor#47.itm(0)} -pin  "nor#47" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(1)} -pin  "nor#47" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(2)} -pin  "nor#47" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(3)} -pin  "nor#47" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(4)} -pin  "nor#47" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(5)} -pin  "nor#47" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(6)} -pin  "nor#47" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(7)} -pin  "nor#47" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(8)} -pin  "nor#47" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(9)} -pin  "nor#47" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(10)} -pin  "nor#47" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(11)} -pin  "nor#47" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(12)} -pin  "nor#47" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(13)} -pin  "nor#47" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(14)} -pin  "nor#47" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load inst "nor#46" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {nor#47.itm(0)} -pin  "nor#46" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(1)} -pin  "nor#46" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(2)} -pin  "nor#46" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(3)} -pin  "nor#46" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(4)} -pin  "nor#46" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(5)} -pin  "nor#46" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(6)} -pin  "nor#46" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(7)} -pin  "nor#46" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(8)} -pin  "nor#46" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(9)} -pin  "nor#46" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(10)} -pin  "nor#46" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(11)} -pin  "nor#46" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(12)} -pin  "nor#46" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(13)} -pin  "nor#46" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {nor#47.itm(14)} -pin  "nor#46" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#47.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {and.dcpl#7} -pin  "nor#46" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {nor#46.itm(0)} -pin  "nor#46" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(1)} -pin  "nor#46" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(2)} -pin  "nor#46" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(3)} -pin  "nor#46" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(4)} -pin  "nor#46" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(5)} -pin  "nor#46" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(6)} -pin  "nor#46" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(7)} -pin  "nor#46" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(8)} -pin  "nor#46" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(9)} -pin  "nor#46" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(10)} -pin  "nor#46" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(11)} -pin  "nor#46" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(12)} -pin  "nor#46" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(13)} -pin  "nor#46" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(14)} -pin  "nor#46" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load inst "reg(ry(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42769 -attr oid 488 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ry(2).lpi#1.sg1)}
load net {nor#46.itm(0)} -pin  "reg(ry(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(1)} -pin  "reg(ry(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(2)} -pin  "reg(ry(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(3)} -pin  "reg(ry(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(4)} -pin  "reg(ry(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(5)} -pin  "reg(ry(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(6)} -pin  "reg(ry(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(7)} -pin  "reg(ry(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(8)} -pin  "reg(ry(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(9)} -pin  "reg(ry(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(10)} -pin  "reg(ry(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(11)} -pin  "reg(ry(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(12)} -pin  "reg(ry(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(13)} -pin  "reg(ry(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {nor#46.itm(14)} -pin  "reg(ry(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#46.itm}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(ry(2).lpi#1.sg1)" {clk} -attr xrf 42770 -attr oid 489 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(2).lpi#1.sg1(0)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(1)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(2)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(3)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(4)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(5)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(6)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(7)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(8)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(9)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(10)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(11)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(12)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(13)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(14)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load inst "regs.operator[]#36:not" "not(10)" "INTERFACE" -attr xrf 42771 -attr oid 490 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva(20)} -pin  "regs.operator[]#36:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(21)} -pin  "regs.operator[]#36:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(22)} -pin  "regs.operator[]#36:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(23)} -pin  "regs.operator[]#36:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(24)} -pin  "regs.operator[]#36:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(25)} -pin  "regs.operator[]#36:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(26)} -pin  "regs.operator[]#36:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(27)} -pin  "regs.operator[]#36:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(28)} -pin  "regs.operator[]#36:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.regs(1).sva(29)} -pin  "regs.operator[]#36:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva)#5.itm}
load net {regs.operator[]#36:not.itm(0)} -pin  "regs.operator[]#36:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(1)} -pin  "regs.operator[]#36:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(2)} -pin  "regs.operator[]#36:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(3)} -pin  "regs.operator[]#36:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(4)} -pin  "regs.operator[]#36:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(5)} -pin  "regs.operator[]#36:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(6)} -pin  "regs.operator[]#36:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(7)} -pin  "regs.operator[]#36:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(8)} -pin  "regs.operator[]#36:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load net {regs.operator[]#36:not.itm(9)} -pin  "regs.operator[]#36:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not.itm}
load inst "ACC3:if#1:acc#11" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 42772 -attr oid 491 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {PWR} -pin  "ACC3:if#1:acc#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(0)} -pin  "ACC3:if#1:acc#11" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(1)} -pin  "ACC3:if#1:acc#11" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(2)} -pin  "ACC3:if#1:acc#11" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(3)} -pin  "ACC3:if#1:acc#11" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(4)} -pin  "ACC3:if#1:acc#11" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(5)} -pin  "ACC3:if#1:acc#11" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(6)} -pin  "ACC3:if#1:acc#11" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(7)} -pin  "ACC3:if#1:acc#11" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(8)} -pin  "ACC3:if#1:acc#11" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {regs.operator[]#36:not.itm(9)} -pin  "ACC3:if#1:acc#11" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {PWR} -pin  "ACC3:if#1:acc#11" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#178.itm}
load net {PWR} -pin  "ACC3:if#1:acc#11" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(0)} -pin  "ACC3:if#1:acc#11" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(1)} -pin  "ACC3:if#1:acc#11" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(2)} -pin  "ACC3:if#1:acc#11" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(3)} -pin  "ACC3:if#1:acc#11" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(4)} -pin  "ACC3:if#1:acc#11" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(5)} -pin  "ACC3:if#1:acc#11" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(6)} -pin  "ACC3:if#1:acc#11" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(7)} -pin  "ACC3:if#1:acc#11" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(8)} -pin  "ACC3:if#1:acc#11" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(9)} -pin  "ACC3:if#1:acc#11" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(10)} -pin  "ACC3:if#1:acc#11" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(11)} -pin  "ACC3:if#1:acc#11" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(12)} -pin  "ACC3:if#1:acc#11" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(13)} -pin  "ACC3:if#1:acc#11" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ry(0).lpi#1.sg1(14)} -pin  "ACC3:if#1:acc#11" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#179.itm}
load net {ACC3:if#1:acc#11.itm(0)} -pin  "ACC3:if#1:acc#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(1)} -pin  "ACC3:if#1:acc#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(2)} -pin  "ACC3:if#1:acc#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(3)} -pin  "ACC3:if#1:acc#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(4)} -pin  "ACC3:if#1:acc#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(5)} -pin  "ACC3:if#1:acc#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(6)} -pin  "ACC3:if#1:acc#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(7)} -pin  "ACC3:if#1:acc#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(8)} -pin  "ACC3:if#1:acc#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(9)} -pin  "ACC3:if#1:acc#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(10)} -pin  "ACC3:if#1:acc#11" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(11)} -pin  "ACC3:if#1:acc#11" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(12)} -pin  "ACC3:if#1:acc#11" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(13)} -pin  "ACC3:if#1:acc#11" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(14)} -pin  "ACC3:if#1:acc#11" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load net {ACC3:if#1:acc#11.itm(15)} -pin  "ACC3:if#1:acc#11" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#11.itm}
load inst "mux1h#9" "mux1h(4,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {ACC3:if:acc#17.itm(2)} -pin  "mux1h#9" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(3)} -pin  "mux1h#9" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(4)} -pin  "mux1h#9" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(5)} -pin  "mux1h#9" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(6)} -pin  "mux1h#9" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(7)} -pin  "mux1h#9" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(8)} -pin  "mux1h#9" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(9)} -pin  "mux1h#9" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(10)} -pin  "mux1h#9" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(11)} -pin  "mux1h#9" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(12)} -pin  "mux1h#9" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(13)} -pin  "mux1h#9" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(14)} -pin  "mux1h#9" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(15)} -pin  "mux1h#9" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if:acc#17.itm(16)} -pin  "mux1h#9" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc#5.itm}
load net {ACC3:if#1:acc#11.itm(1)} -pin  "mux1h#9" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(2)} -pin  "mux1h#9" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(3)} -pin  "mux1h#9" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(4)} -pin  "mux1h#9" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(5)} -pin  "mux1h#9" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(6)} -pin  "mux1h#9" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(7)} -pin  "mux1h#9" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(8)} -pin  "mux1h#9" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(9)} -pin  "mux1h#9" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(10)} -pin  "mux1h#9" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(11)} -pin  "mux1h#9" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(12)} -pin  "mux1h#9" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(13)} -pin  "mux1h#9" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(14)} -pin  "mux1h#9" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#11.itm(15)} -pin  "mux1h#9" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#2:acc#17.itm(2)} -pin  "mux1h#9" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(3)} -pin  "mux1h#9" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(4)} -pin  "mux1h#9" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(5)} -pin  "mux1h#9" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(6)} -pin  "mux1h#9" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(7)} -pin  "mux1h#9" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(8)} -pin  "mux1h#9" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(9)} -pin  "mux1h#9" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(10)} -pin  "mux1h#9" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(11)} -pin  "mux1h#9" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(12)} -pin  "mux1h#9" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(13)} -pin  "mux1h#9" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(14)} -pin  "mux1h#9" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(15)} -pin  "mux1h#9" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ACC3:if#2:acc#17.itm(16)} -pin  "mux1h#9" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc#5.itm}
load net {ry(0).lpi#1.sg1(0)} -pin  "mux1h#9" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(1)} -pin  "mux1h#9" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(2)} -pin  "mux1h#9" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(3)} -pin  "mux1h#9" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(4)} -pin  "mux1h#9" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(5)} -pin  "mux1h#9" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(6)} -pin  "mux1h#9" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(7)} -pin  "mux1h#9" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(8)} -pin  "mux1h#9" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(9)} -pin  "mux1h#9" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(10)} -pin  "mux1h#9" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(11)} -pin  "mux1h#9" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(12)} -pin  "mux1h#9" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(13)} -pin  "mux1h#9" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(14)} -pin  "mux1h#9" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {and#36.cse} -pin  "mux1h#9" {S0} -attr @path {/edge_detect/edge_detect:core/and#36.cse}
load net {and#37.cse} -pin  "mux1h#9" {S1} -attr @path {/edge_detect/edge_detect:core/and#37.cse}
load net {and#38.cse} -pin  "mux1h#9" {S2} -attr @path {/edge_detect/edge_detect:core/and#38.cse}
load net {or.dcpl#31} -pin  "mux1h#9" {S3} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load net {mux1h#9.itm(0)} -pin  "mux1h#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(1)} -pin  "mux1h#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(2)} -pin  "mux1h#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(3)} -pin  "mux1h#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(4)} -pin  "mux1h#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(5)} -pin  "mux1h#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(6)} -pin  "mux1h#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(7)} -pin  "mux1h#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(8)} -pin  "mux1h#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(9)} -pin  "mux1h#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(10)} -pin  "mux1h#9" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(11)} -pin  "mux1h#9" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(12)} -pin  "mux1h#9" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(13)} -pin  "mux1h#9" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(14)} -pin  "mux1h#9" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load inst "nor#49" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {mux1h#9.itm(0)} -pin  "nor#49" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(1)} -pin  "nor#49" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(2)} -pin  "nor#49" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(3)} -pin  "nor#49" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(4)} -pin  "nor#49" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(5)} -pin  "nor#49" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(6)} -pin  "nor#49" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(7)} -pin  "nor#49" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(8)} -pin  "nor#49" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(9)} -pin  "nor#49" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(10)} -pin  "nor#49" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(11)} -pin  "nor#49" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(12)} -pin  "nor#49" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(13)} -pin  "nor#49" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {mux1h#9.itm(14)} -pin  "nor#49" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux1h#9.itm}
load net {and#39.cse} -pin  "nor#49" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {and#39.cse} -pin  "nor#49" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {nor#49.itm(0)} -pin  "nor#49" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(1)} -pin  "nor#49" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(2)} -pin  "nor#49" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(3)} -pin  "nor#49" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(4)} -pin  "nor#49" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(5)} -pin  "nor#49" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(6)} -pin  "nor#49" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(7)} -pin  "nor#49" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(8)} -pin  "nor#49" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(9)} -pin  "nor#49" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(10)} -pin  "nor#49" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(11)} -pin  "nor#49" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(12)} -pin  "nor#49" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(13)} -pin  "nor#49" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(14)} -pin  "nor#49" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load inst "nor#48" "nor(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(15,2)"
load net {nor#49.itm(0)} -pin  "nor#48" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(1)} -pin  "nor#48" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(2)} -pin  "nor#48" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(3)} -pin  "nor#48" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(4)} -pin  "nor#48" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(5)} -pin  "nor#48" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(6)} -pin  "nor#48" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(7)} -pin  "nor#48" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(8)} -pin  "nor#48" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(9)} -pin  "nor#48" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(10)} -pin  "nor#48" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(11)} -pin  "nor#48" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(12)} -pin  "nor#48" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(13)} -pin  "nor#48" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {nor#49.itm(14)} -pin  "nor#48" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#49.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and.dcpl#7} -pin  "nor#48" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {nor#48.itm(0)} -pin  "nor#48" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(1)} -pin  "nor#48" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(2)} -pin  "nor#48" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(3)} -pin  "nor#48" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(4)} -pin  "nor#48" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(5)} -pin  "nor#48" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(6)} -pin  "nor#48" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(7)} -pin  "nor#48" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(8)} -pin  "nor#48" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(9)} -pin  "nor#48" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(10)} -pin  "nor#48" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(11)} -pin  "nor#48" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(12)} -pin  "nor#48" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(13)} -pin  "nor#48" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(14)} -pin  "nor#48" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load inst "reg(ry(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42773 -attr oid 492 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ry(0).lpi#1.sg1)}
load net {nor#48.itm(0)} -pin  "reg(ry(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(1)} -pin  "reg(ry(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(2)} -pin  "reg(ry(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(3)} -pin  "reg(ry(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(4)} -pin  "reg(ry(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(5)} -pin  "reg(ry(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(6)} -pin  "reg(ry(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(7)} -pin  "reg(ry(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(8)} -pin  "reg(ry(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(9)} -pin  "reg(ry(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(10)} -pin  "reg(ry(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(11)} -pin  "reg(ry(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(12)} -pin  "reg(ry(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(13)} -pin  "reg(ry(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {nor#48.itm(14)} -pin  "reg(ry(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#48.itm}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(ry(0).lpi#1.sg1)" {clk} -attr xrf 42774 -attr oid 493 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(0).lpi#1.sg1(0)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(1)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(2)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(3)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(4)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(5)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(6)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(7)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(8)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(9)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(10)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(11)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(12)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(13)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(14)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load inst "ACC1:and#4" "and(2,1)" "INTERFACE" -attr xrf 42775 -attr oid 494 -attr @path {/edge_detect/edge_detect:core/ACC1:and#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ry(2).lpi#3} -pin  "ACC1:and#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#3}
load net {ACC1:acc.itm(1)} -pin  "ACC1:and#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#7.itm}
load net {ACC1:and#4.itm} -pin  "ACC1:and#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#4.itm}
load inst "SHIFT:mux1h#26" "mux1h(4,1)" "INTERFACE" -attr xrf 42776 -attr oid 495 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26} -attr area 2.830422 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,4)"
load net {ry(2).sva(0)} -pin  "SHIFT:mux1h#26" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva)#1.itm}
load net {ry(2).lpi#3} -pin  "SHIFT:mux1h#26" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#3}
load net {ry(2).sva#2(0)} -pin  "SHIFT:mux1h#26" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#2)#1.itm}
load net {ACC1:and#4.itm} -pin  "SHIFT:mux1h#26" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#4.itm}
load net {ACC2:and#7.cse} -pin  "SHIFT:mux1h#26" {S0} -attr xrf 42777 -attr oid 496 -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load net {SHIFT:or.cse} -pin  "SHIFT:mux1h#26" {S1} -attr xrf 42778 -attr oid 497 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.cse}
load net {ACC2:and#9.cse} -pin  "SHIFT:mux1h#26" {S2} -attr xrf 42779 -attr oid 498 -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load net {SHIFT:and#18.cse#1} -pin  "SHIFT:mux1h#26" {S3} -attr xrf 42780 -attr oid 499 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {SHIFT:mux1h#26.itm} -pin  "SHIFT:mux1h#26" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load inst "reg(ry(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42781 -attr oid 500 -attr @path {/edge_detect/edge_detect:core/reg(ry(2).lpi#3)}
load net {SHIFT:mux1h#26.itm} -pin  "reg(ry(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {GND} -pin  "reg(ry(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(ry(2).lpi#3)" {clk} -attr xrf 42782 -attr oid 501 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(2).lpi#3} -pin  "reg(ry(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#3}
load inst "ACC1:and#3" "and(2,1)" "INTERFACE" -attr xrf 42783 -attr oid 502 -attr @path {/edge_detect/edge_detect:core/ACC1:and#3} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ry(0).lpi#3} -pin  "ACC1:and#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#3}
load net {ACC1:acc.itm(1)} -pin  "ACC1:and#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#8.itm}
load net {ACC1:and#3.itm} -pin  "ACC1:and#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#3.itm}
load inst "SHIFT:mux1h#25" "mux1h(4,1)" "INTERFACE" -attr xrf 42784 -attr oid 503 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25} -attr area 2.830422 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,4)"
load net {ACC3:if:acc#17.itm(1)} -pin  "SHIFT:mux1h#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:if:slc.itm}
load net {ry(0).lpi#3} -pin  "SHIFT:mux1h#25" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#3}
load net {ACC3:if#2:acc#17.itm(1)} -pin  "SHIFT:mux1h#25" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:slc.itm}
load net {ACC1:and#3.itm} -pin  "SHIFT:mux1h#25" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#3.itm}
load net {ACC2:and#7.cse} -pin  "SHIFT:mux1h#25" {S0} -attr xrf 42785 -attr oid 504 -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load net {SHIFT:or.cse} -pin  "SHIFT:mux1h#25" {S1} -attr xrf 42786 -attr oid 505 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.cse}
load net {ACC2:and#9.cse} -pin  "SHIFT:mux1h#25" {S2} -attr xrf 42787 -attr oid 506 -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load net {SHIFT:and#18.cse#1} -pin  "SHIFT:mux1h#25" {S3} -attr xrf 42788 -attr oid 507 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {SHIFT:mux1h#25.itm} -pin  "SHIFT:mux1h#25" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load inst "reg(ry(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42789 -attr oid 508 -attr @path {/edge_detect/edge_detect:core/reg(ry(0).lpi#3)}
load net {SHIFT:mux1h#25.itm} -pin  "reg(ry(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {GND} -pin  "reg(ry(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(ry(0).lpi#3)" {clk} -attr xrf 42790 -attr oid 509 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(0).lpi#3} -pin  "reg(ry(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#3}
load inst "nor#14" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#14} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl#39} -pin  "nor#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#39}
load net {and.dcpl#7} -pin  "nor#14" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#7}
load net {nor#14.itm} -pin  "nor#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#14.itm}
load inst "and#73" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#73} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#18.cse#1} -pin  "and#73" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {nor#14.itm} -pin  "and#73" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#14.itm}
load net {and#73.cse} -pin  "and#73" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#73.cse}
load inst "mux#26" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#9.lpi#1(0)} -pin  "mux#26" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.lpi#1}
load net {i#9.lpi#1(1)} -pin  "mux#26" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.lpi#1}
load net {i#9.sva(0)} -pin  "mux#26" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.sva}
load net {i#9.sva(1)} -pin  "mux#26" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.sva}
load net {or.dcpl#39} -pin  "mux#26" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#39}
load net {mux#26.itm(0)} -pin  "mux#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(1)} -pin  "mux#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load inst "nor#51" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#51} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#26.itm(0)} -pin  "nor#51" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(1)} -pin  "nor#51" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {and#73.cse} -pin  "nor#51" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {and#73.cse} -pin  "nor#51" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {nor#51.itm(0)} -pin  "nor#51" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#51.itm}
load net {nor#51.itm(1)} -pin  "nor#51" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#51.itm}
load inst "nor#50" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#50} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#51.itm(0)} -pin  "nor#50" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#51.itm}
load net {nor#51.itm(1)} -pin  "nor#50" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#51.itm}
load net {and.dcpl#7} -pin  "nor#50" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {and.dcpl#7} -pin  "nor#50" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {nor#50.itm(0)} -pin  "nor#50" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#50.itm}
load net {nor#50.itm(1)} -pin  "nor#50" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#50.itm}
load inst "reg(i#9.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 42791 -attr oid 510 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#9.lpi#1)}
load net {nor#50.itm(0)} -pin  "reg(i#9.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#50.itm}
load net {nor#50.itm(1)} -pin  "reg(i#9.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#50.itm}
load net {GND} -pin  "reg(i#9.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#9.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#9.lpi#1)" {clk} -attr xrf 42792 -attr oid 511 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#9.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#9.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#9.lpi#1(0)} -pin  "reg(i#9.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.lpi#1}
load net {i#9.lpi#1(1)} -pin  "reg(i#9.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.lpi#1}
load inst "mux#27" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#8.lpi#1(0)} -pin  "mux#27" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "mux#27" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.sva(0)} -pin  "mux#27" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#8.sva(1)} -pin  "mux#27" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {or.dcpl#39} -pin  "mux#27" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#39}
load net {mux#27.itm(0)} -pin  "mux#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(1)} -pin  "mux#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load inst "nor#53" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#53} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#27.itm(0)} -pin  "nor#53" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(1)} -pin  "nor#53" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {and#73.cse} -pin  "nor#53" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {and#73.cse} -pin  "nor#53" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {nor#53.itm(0)} -pin  "nor#53" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#53.itm}
load net {nor#53.itm(1)} -pin  "nor#53" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#53.itm}
load inst "nor#52" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#52} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#53.itm(0)} -pin  "nor#52" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#53.itm}
load net {nor#53.itm(1)} -pin  "nor#52" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#53.itm}
load net {and.dcpl#7} -pin  "nor#52" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {and.dcpl#7} -pin  "nor#52" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {nor#52.itm(0)} -pin  "nor#52" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#52.itm}
load net {nor#52.itm(1)} -pin  "nor#52" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#52.itm}
load inst "reg(i#8.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 42793 -attr oid 512 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#8.lpi#1)}
load net {nor#52.itm(0)} -pin  "reg(i#8.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#52.itm}
load net {nor#52.itm(1)} -pin  "reg(i#8.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#52.itm}
load net {GND} -pin  "reg(i#8.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#8.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#8.lpi#1)" {clk} -attr xrf 42794 -attr oid 513 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#8.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#8.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#8.lpi#1(0)} -pin  "reg(i#8.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "reg(i#8.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load inst "mux#28" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#7.lpi#1(0)} -pin  "mux#28" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "mux#28" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.sva(0)} -pin  "mux#28" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {i#7.sva(1)} -pin  "mux#28" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {or.dcpl#41} -pin  "mux#28" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#41}
load net {mux#28.itm(0)} -pin  "mux#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(1)} -pin  "mux#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load inst "nor#56" "nor(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#56} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {SHIFT:and#18.cse#1} -pin  "nor#56" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {or.dcpl#41} -pin  "nor#56" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#41}
load net {and.dcpl#29} -pin  "nor#56" {A2(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#29}
load net {nor#56.itm} -pin  "nor#56" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#56.itm}
load inst "nor#55" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#55} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#28.itm(0)} -pin  "nor#55" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(1)} -pin  "nor#55" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {nor#56.itm} -pin  "nor#55" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {nor#56.itm} -pin  "nor#55" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {nor#55.itm(0)} -pin  "nor#55" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#55.itm}
load net {nor#55.itm(1)} -pin  "nor#55" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#55.itm}
load inst "nor#54" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#54} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#55.itm(0)} -pin  "nor#54" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#55.itm}
load net {nor#55.itm(1)} -pin  "nor#54" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#55.itm}
load net {and.dcpl#29} -pin  "nor#54" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {and.dcpl#29} -pin  "nor#54" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {nor#54.itm(0)} -pin  "nor#54" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#54.itm}
load net {nor#54.itm(1)} -pin  "nor#54" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#54.itm}
load inst "reg(i#7.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 42795 -attr oid 514 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#7.lpi#1)}
load net {nor#54.itm(0)} -pin  "reg(i#7.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#54.itm}
load net {nor#54.itm(1)} -pin  "reg(i#7.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#54.itm}
load net {GND} -pin  "reg(i#7.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#7.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#7.lpi#1)" {clk} -attr xrf 42796 -attr oid 515 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#7.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#7.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#7.lpi#1(0)} -pin  "reg(i#7.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "reg(i#7.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load inst "mux#5" "mux(2,1)" "INTERFACE" -attr xrf 42797 -attr oid 516 -attr @path {/edge_detect/edge_detect:core/mux#5} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {SHIFT:acc#1.psp(1)} -pin  "mux#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp).itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "mux#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {or.dcpl#1} -pin  "mux#5" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {mux#5.itm} -pin  "mux#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load inst "reg(exit:SHIFT.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42798 -attr oid 517 -attr @path {/edge_detect/edge_detect:core/reg(exit:SHIFT.lpi#1)}
load net {mux#5.itm} -pin  "reg(exit:SHIFT.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1)" {clk} -attr xrf 42799 -attr oid 518 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:SHIFT.lpi#1} -pin  "reg(exit:SHIFT.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load inst "ACC4:not" "not(1)" "INTERFACE" -attr xrf 42800 -attr oid 519 -attr @path {/edge_detect/edge_detect:core/ACC4:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC4:acc.itm(1)} -pin  "ACC4:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:slc#1.itm}
load net {ACC4:not.itm} -pin  "ACC4:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not.itm}
load inst "SHIFT:and#50" "and(4,1)" "INTERFACE" -attr xrf 42801 -attr oid 520 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#50} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {ACC4:not.itm} -pin  "SHIFT:and#50" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not.itm}
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:and#50" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:and#50" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#50" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#50.itm} -pin  "SHIFT:and#50" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#50.itm}
load inst "reg(exit:ACC4.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42802 -attr oid 521 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC4.sva)}
load net {SHIFT:and#50.itm} -pin  "reg(exit:ACC4.sva)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#50.itm}
load net {PWR} -pin  "reg(exit:ACC4.sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_32#1_Not#21}
load net {clk} -pin  "reg(exit:ACC4.sva)" {clk} -attr xrf 42803 -attr oid 522 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC4.sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC4.sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC4.sva} -pin  "reg(exit:ACC4.sva)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load inst "ACC1:not#14" "not(1)" "INTERFACE" -attr xrf 42804 -attr oid 523 -attr @path {/edge_detect/edge_detect:core/ACC1:not#14} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc.itm(1)} -pin  "ACC1:not#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#2.itm}
load net {ACC1:not#14.itm} -pin  "ACC1:not#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#14.itm}
load inst "ACC1:mux#57" "mux(2,1)" "INTERFACE" -attr xrf 42805 -attr oid 524 -attr @path {/edge_detect/edge_detect:core/ACC1:mux#57} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:mux#57" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:not#14.itm} -pin  "ACC1:mux#57" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#14.itm}
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:mux#57" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:mux#57.itm} -pin  "ACC1:mux#57" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#57.itm}
load inst "mux#6" "mux(2,1)" "INTERFACE" -attr xrf 42806 -attr oid 525 -attr @path {/edge_detect/edge_detect:core/mux#6} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "mux#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:mux#57.itm} -pin  "mux#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#57.itm}
load net {or.dcpl#1} -pin  "mux#6" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {mux#6.itm} -pin  "mux#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load inst "reg(exit:ACC1.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42807 -attr oid 526 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC1.lpi#1)}
load net {mux#6.itm} -pin  "reg(exit:ACC1.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {GND} -pin  "reg(exit:ACC1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(exit:ACC1.lpi#1)" {clk} -attr xrf 42808 -attr oid 527 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC1.lpi#1} -pin  "reg(exit:ACC1.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1}
load inst "ACC2:mux#41" "mux(2,1)" "INTERFACE" -attr xrf 42809 -attr oid 528 -attr @path {/edge_detect/edge_detect:core/ACC2:mux#41} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC2:mux#41" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {exit:ACC2.sva#1} -pin  "ACC2:mux#41" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC2:mux#41" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {ACC2:mux#41.itm} -pin  "ACC2:mux#41" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:mux#41.itm}
load inst "ACC1:mux#58" "mux(2,1)" "INTERFACE" -attr xrf 42810 -attr oid 529 -attr @path {/edge_detect/edge_detect:core/ACC1:mux#58} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {ACC2:mux#41.itm} -pin  "ACC1:mux#58" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:mux#41.itm}
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC1:mux#58" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:mux#58" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:mux#58.itm} -pin  "ACC1:mux#58" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#58.itm}
load inst "mux#7" "mux(2,1)" "INTERFACE" -attr xrf 42811 -attr oid 530 -attr @path {/edge_detect/edge_detect:core/mux#7} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC2.lpi#1.dfm} -pin  "mux#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {ACC1:mux#58.itm} -pin  "mux#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#58.itm}
load net {or.dcpl#1} -pin  "mux#7" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {mux#7.itm} -pin  "mux#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load inst "reg(exit:ACC2.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 42812 -attr oid 531 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC2.lpi#1)}
load net {mux#7.itm} -pin  "reg(exit:ACC2.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {GND} -pin  "reg(exit:ACC2.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {clk} -pin  "reg(exit:ACC2.lpi#1)" {clk} -attr xrf 42813 -attr oid 532 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC2.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC2.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC2.lpi#1} -pin  "reg(exit:ACC2.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1}
load inst "regs.operator[]#5:not" "not(10)" "INTERFACE" -attr xrf 42814 -attr oid 533 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(30)} -pin  "regs.operator[]#5:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(31)} -pin  "regs.operator[]#5:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(32)} -pin  "regs.operator[]#5:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(33)} -pin  "regs.operator[]#5:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(34)} -pin  "regs.operator[]#5:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(35)} -pin  "regs.operator[]#5:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(36)} -pin  "regs.operator[]#5:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(37)} -pin  "regs.operator[]#5:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(38)} -pin  "regs.operator[]#5:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.regs(0).sva(39)} -pin  "regs.operator[]#5:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#6.itm}
load net {regs.operator[]#5:not.itm(0)} -pin  "regs.operator[]#5:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(1)} -pin  "regs.operator[]#5:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(2)} -pin  "regs.operator[]#5:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(3)} -pin  "regs.operator[]#5:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(4)} -pin  "regs.operator[]#5:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(5)} -pin  "regs.operator[]#5:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(6)} -pin  "regs.operator[]#5:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(7)} -pin  "regs.operator[]#5:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(8)} -pin  "regs.operator[]#5:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load net {regs.operator[]#5:not.itm(9)} -pin  "regs.operator[]#5:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#5:not.itm}
load inst "ACC1:if:acc#36" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 42815 -attr oid 534 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {PWR} -pin  "ACC1:if:acc#36" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(0)} -pin  "ACC1:if:acc#36" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(1)} -pin  "ACC1:if:acc#36" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(2)} -pin  "ACC1:if:acc#36" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(3)} -pin  "ACC1:if:acc#36" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(4)} -pin  "ACC1:if:acc#36" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(5)} -pin  "ACC1:if:acc#36" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(6)} -pin  "ACC1:if:acc#36" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(7)} -pin  "ACC1:if:acc#36" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(8)} -pin  "ACC1:if:acc#36" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {regs.operator[]#5:not.itm(9)} -pin  "ACC1:if:acc#36" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {PWR} -pin  "ACC1:if:acc#36" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#180.itm}
load net {PWR} -pin  "ACC1:if:acc#36" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(0)} -pin  "ACC1:if:acc#36" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(1)} -pin  "ACC1:if:acc#36" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(2)} -pin  "ACC1:if:acc#36" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(3)} -pin  "ACC1:if:acc#36" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(4)} -pin  "ACC1:if:acc#36" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(5)} -pin  "ACC1:if:acc#36" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(6)} -pin  "ACC1:if:acc#36" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(7)} -pin  "ACC1:if:acc#36" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(8)} -pin  "ACC1:if:acc#36" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(9)} -pin  "ACC1:if:acc#36" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(10)} -pin  "ACC1:if:acc#36" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(11)} -pin  "ACC1:if:acc#36" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(12)} -pin  "ACC1:if:acc#36" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(13)} -pin  "ACC1:if:acc#36" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {bx(1).sg1.lpi#1.dfm(14)} -pin  "ACC1:if:acc#36" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#181.itm}
load net {ACC1:if:acc#36.itm(0)} -pin  "ACC1:if:acc#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(1)} -pin  "ACC1:if:acc#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(2)} -pin  "ACC1:if:acc#36" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(3)} -pin  "ACC1:if:acc#36" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(4)} -pin  "ACC1:if:acc#36" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(5)} -pin  "ACC1:if:acc#36" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(6)} -pin  "ACC1:if:acc#36" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(7)} -pin  "ACC1:if:acc#36" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(8)} -pin  "ACC1:if:acc#36" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(9)} -pin  "ACC1:if:acc#36" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(10)} -pin  "ACC1:if:acc#36" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(11)} -pin  "ACC1:if:acc#36" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(12)} -pin  "ACC1:if:acc#36" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(13)} -pin  "ACC1:if:acc#36" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(14)} -pin  "ACC1:if:acc#36" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(15)} -pin  "ACC1:if:acc#36" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load inst "ACC1:if#2:acc#5" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 42816 -attr oid 535 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5} -attr area 16.216542 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,10,0,15)"
load net {bx(1).sg1.lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#5" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#5" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#5" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#5" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#5" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#5" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#5" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#5" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#5" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#5" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#5" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#5" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {regs.regs(2).sva(30)} -pin  "ACC1:if#2:acc#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(31)} -pin  "ACC1:if#2:acc#5" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(32)} -pin  "ACC1:if#2:acc#5" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(33)} -pin  "ACC1:if#2:acc#5" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(34)} -pin  "ACC1:if#2:acc#5" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(35)} -pin  "ACC1:if#2:acc#5" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(36)} -pin  "ACC1:if#2:acc#5" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(37)} -pin  "ACC1:if#2:acc#5" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(38)} -pin  "ACC1:if#2:acc#5" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {regs.regs(2).sva(39)} -pin  "ACC1:if#2:acc#5" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#6.itm}
load net {ACC1:if#2:acc#5.itm(0)} -pin  "ACC1:if#2:acc#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(1)} -pin  "ACC1:if#2:acc#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(2)} -pin  "ACC1:if#2:acc#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(3)} -pin  "ACC1:if#2:acc#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(4)} -pin  "ACC1:if#2:acc#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(5)} -pin  "ACC1:if#2:acc#5" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(6)} -pin  "ACC1:if#2:acc#5" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(7)} -pin  "ACC1:if#2:acc#5" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(8)} -pin  "ACC1:if#2:acc#5" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(9)} -pin  "ACC1:if#2:acc#5" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(10)} -pin  "ACC1:if#2:acc#5" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(11)} -pin  "ACC1:if#2:acc#5" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(12)} -pin  "ACC1:if#2:acc#5" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(13)} -pin  "ACC1:if#2:acc#5" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(14)} -pin  "ACC1:if#2:acc#5" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load inst "SHIFT:mux1h#20" "mux1h(3,15)" "INTERFACE" -attr xrf 42817 -attr oid 536 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20} -attr area 32.844360 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,3)"
load net {bx(1).sg1.lpi#1.dfm(0)} -pin  "SHIFT:mux1h#20" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(1)} -pin  "SHIFT:mux1h#20" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(2)} -pin  "SHIFT:mux1h#20" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(3)} -pin  "SHIFT:mux1h#20" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(4)} -pin  "SHIFT:mux1h#20" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(5)} -pin  "SHIFT:mux1h#20" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(6)} -pin  "SHIFT:mux1h#20" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(7)} -pin  "SHIFT:mux1h#20" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(8)} -pin  "SHIFT:mux1h#20" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(9)} -pin  "SHIFT:mux1h#20" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(10)} -pin  "SHIFT:mux1h#20" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(11)} -pin  "SHIFT:mux1h#20" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(12)} -pin  "SHIFT:mux1h#20" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(13)} -pin  "SHIFT:mux1h#20" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(14)} -pin  "SHIFT:mux1h#20" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {ACC1:if:acc#36.itm(1)} -pin  "SHIFT:mux1h#20" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(2)} -pin  "SHIFT:mux1h#20" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(3)} -pin  "SHIFT:mux1h#20" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(4)} -pin  "SHIFT:mux1h#20" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(5)} -pin  "SHIFT:mux1h#20" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(6)} -pin  "SHIFT:mux1h#20" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(7)} -pin  "SHIFT:mux1h#20" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(8)} -pin  "SHIFT:mux1h#20" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(9)} -pin  "SHIFT:mux1h#20" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(10)} -pin  "SHIFT:mux1h#20" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(11)} -pin  "SHIFT:mux1h#20" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(12)} -pin  "SHIFT:mux1h#20" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(13)} -pin  "SHIFT:mux1h#20" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(14)} -pin  "SHIFT:mux1h#20" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if:acc#36.itm(15)} -pin  "SHIFT:mux1h#20" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#5.itm}
load net {ACC1:if#2:acc#5.itm(0)} -pin  "SHIFT:mux1h#20" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(1)} -pin  "SHIFT:mux1h#20" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(2)} -pin  "SHIFT:mux1h#20" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(3)} -pin  "SHIFT:mux1h#20" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(4)} -pin  "SHIFT:mux1h#20" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(5)} -pin  "SHIFT:mux1h#20" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(6)} -pin  "SHIFT:mux1h#20" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(7)} -pin  "SHIFT:mux1h#20" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(8)} -pin  "SHIFT:mux1h#20" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(9)} -pin  "SHIFT:mux1h#20" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(10)} -pin  "SHIFT:mux1h#20" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(11)} -pin  "SHIFT:mux1h#20" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(12)} -pin  "SHIFT:mux1h#20" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(13)} -pin  "SHIFT:mux1h#20" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {ACC1:if#2:acc#5.itm(14)} -pin  "SHIFT:mux1h#20" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#5.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#20" {S0} -attr xrf 42818 -attr oid 537 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#20" {S1} -attr xrf 42819 -attr oid 538 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#20" {S2} -attr xrf 42820 -attr oid 539 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#20.itm(0)} -pin  "SHIFT:mux1h#20" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(1)} -pin  "SHIFT:mux1h#20" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(2)} -pin  "SHIFT:mux1h#20" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(3)} -pin  "SHIFT:mux1h#20" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(4)} -pin  "SHIFT:mux1h#20" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(5)} -pin  "SHIFT:mux1h#20" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(6)} -pin  "SHIFT:mux1h#20" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(7)} -pin  "SHIFT:mux1h#20" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(8)} -pin  "SHIFT:mux1h#20" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(9)} -pin  "SHIFT:mux1h#20" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(10)} -pin  "SHIFT:mux1h#20" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(11)} -pin  "SHIFT:mux1h#20" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(12)} -pin  "SHIFT:mux1h#20" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(13)} -pin  "SHIFT:mux1h#20" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(14)} -pin  "SHIFT:mux1h#20" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load inst "reg(bx(1).sg1.lpi#1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42821 -attr oid 540 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bx(1).sg1.lpi#1)}
load net {SHIFT:mux1h#20.itm(0)} -pin  "reg(bx(1).sg1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(1)} -pin  "reg(bx(1).sg1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(2)} -pin  "reg(bx(1).sg1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(3)} -pin  "reg(bx(1).sg1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(4)} -pin  "reg(bx(1).sg1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(5)} -pin  "reg(bx(1).sg1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(6)} -pin  "reg(bx(1).sg1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(7)} -pin  "reg(bx(1).sg1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(8)} -pin  "reg(bx(1).sg1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(9)} -pin  "reg(bx(1).sg1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(10)} -pin  "reg(bx(1).sg1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(11)} -pin  "reg(bx(1).sg1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(12)} -pin  "reg(bx(1).sg1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(13)} -pin  "reg(bx(1).sg1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(14)} -pin  "reg(bx(1).sg1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(bx(1).sg1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(bx(1).sg1.lpi#1)" {clk} -attr xrf 42822 -attr oid 541 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bx(1).sg1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bx(1).sg1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bx(1).sg1.lpi#1(0)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(1)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(2)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(3)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(4)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(5)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(6)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(7)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(8)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(9)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(10)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(11)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(12)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(13)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(14)} -pin  "reg(bx(1).sg1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load inst "regs.operator[]#4:not" "not(10)" "INTERFACE" -attr xrf 42823 -attr oid 542 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(40)} -pin  "regs.operator[]#4:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(41)} -pin  "regs.operator[]#4:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(42)} -pin  "regs.operator[]#4:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(43)} -pin  "regs.operator[]#4:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(44)} -pin  "regs.operator[]#4:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(45)} -pin  "regs.operator[]#4:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(46)} -pin  "regs.operator[]#4:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(47)} -pin  "regs.operator[]#4:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(48)} -pin  "regs.operator[]#4:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.regs(0).sva(49)} -pin  "regs.operator[]#4:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#7.itm}
load net {regs.operator[]#4:not.itm(0)} -pin  "regs.operator[]#4:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(1)} -pin  "regs.operator[]#4:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(2)} -pin  "regs.operator[]#4:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(3)} -pin  "regs.operator[]#4:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(4)} -pin  "regs.operator[]#4:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(5)} -pin  "regs.operator[]#4:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(6)} -pin  "regs.operator[]#4:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(7)} -pin  "regs.operator[]#4:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(8)} -pin  "regs.operator[]#4:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load net {regs.operator[]#4:not.itm(9)} -pin  "regs.operator[]#4:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#4:not.itm}
load inst "ACC1:if:acc#35" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 42824 -attr oid 543 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {PWR} -pin  "ACC1:if:acc#35" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(0)} -pin  "ACC1:if:acc#35" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(1)} -pin  "ACC1:if:acc#35" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(2)} -pin  "ACC1:if:acc#35" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(3)} -pin  "ACC1:if:acc#35" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(4)} -pin  "ACC1:if:acc#35" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(5)} -pin  "ACC1:if:acc#35" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(6)} -pin  "ACC1:if:acc#35" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(7)} -pin  "ACC1:if:acc#35" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(8)} -pin  "ACC1:if:acc#35" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {regs.operator[]#4:not.itm(9)} -pin  "ACC1:if:acc#35" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {PWR} -pin  "ACC1:if:acc#35" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#182.itm}
load net {PWR} -pin  "ACC1:if:acc#35" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(0)} -pin  "ACC1:if:acc#35" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(1)} -pin  "ACC1:if:acc#35" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(2)} -pin  "ACC1:if:acc#35" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(3)} -pin  "ACC1:if:acc#35" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(4)} -pin  "ACC1:if:acc#35" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(5)} -pin  "ACC1:if:acc#35" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(6)} -pin  "ACC1:if:acc#35" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(7)} -pin  "ACC1:if:acc#35" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(8)} -pin  "ACC1:if:acc#35" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(9)} -pin  "ACC1:if:acc#35" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(10)} -pin  "ACC1:if:acc#35" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(11)} -pin  "ACC1:if:acc#35" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(12)} -pin  "ACC1:if:acc#35" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(13)} -pin  "ACC1:if:acc#35" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {gx(1).sg1.lpi#1.dfm(14)} -pin  "ACC1:if:acc#35" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#183.itm}
load net {ACC1:if:acc#35.itm(0)} -pin  "ACC1:if:acc#35" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(1)} -pin  "ACC1:if:acc#35" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(2)} -pin  "ACC1:if:acc#35" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(3)} -pin  "ACC1:if:acc#35" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(4)} -pin  "ACC1:if:acc#35" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(5)} -pin  "ACC1:if:acc#35" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(6)} -pin  "ACC1:if:acc#35" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(7)} -pin  "ACC1:if:acc#35" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(8)} -pin  "ACC1:if:acc#35" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(9)} -pin  "ACC1:if:acc#35" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(10)} -pin  "ACC1:if:acc#35" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(11)} -pin  "ACC1:if:acc#35" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(12)} -pin  "ACC1:if:acc#35" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(13)} -pin  "ACC1:if:acc#35" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(14)} -pin  "ACC1:if:acc#35" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(15)} -pin  "ACC1:if:acc#35" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load inst "ACC1:if#2:acc#4" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 42825 -attr oid 544 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4} -attr area 16.216542 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,10,0,15)"
load net {gx(1).sg1.lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#4" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#4" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#4" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#4" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#4" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#4" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#4" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#4" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#4" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {regs.regs(2).sva(40)} -pin  "ACC1:if#2:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(41)} -pin  "ACC1:if#2:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(42)} -pin  "ACC1:if#2:acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(43)} -pin  "ACC1:if#2:acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(44)} -pin  "ACC1:if#2:acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(45)} -pin  "ACC1:if#2:acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(46)} -pin  "ACC1:if#2:acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(47)} -pin  "ACC1:if#2:acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(48)} -pin  "ACC1:if#2:acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {regs.regs(2).sva(49)} -pin  "ACC1:if#2:acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#7.itm}
load net {ACC1:if#2:acc#4.itm(0)} -pin  "ACC1:if#2:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(1)} -pin  "ACC1:if#2:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(2)} -pin  "ACC1:if#2:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(3)} -pin  "ACC1:if#2:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(4)} -pin  "ACC1:if#2:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(5)} -pin  "ACC1:if#2:acc#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(6)} -pin  "ACC1:if#2:acc#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(7)} -pin  "ACC1:if#2:acc#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(8)} -pin  "ACC1:if#2:acc#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(9)} -pin  "ACC1:if#2:acc#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(10)} -pin  "ACC1:if#2:acc#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(11)} -pin  "ACC1:if#2:acc#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(12)} -pin  "ACC1:if#2:acc#4" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(13)} -pin  "ACC1:if#2:acc#4" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(14)} -pin  "ACC1:if#2:acc#4" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load inst "SHIFT:mux1h#19" "mux1h(3,15)" "INTERFACE" -attr xrf 42826 -attr oid 545 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19} -attr area 32.844360 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,3)"
load net {gx(1).sg1.lpi#1.dfm(0)} -pin  "SHIFT:mux1h#19" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(1)} -pin  "SHIFT:mux1h#19" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(2)} -pin  "SHIFT:mux1h#19" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(3)} -pin  "SHIFT:mux1h#19" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(4)} -pin  "SHIFT:mux1h#19" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(5)} -pin  "SHIFT:mux1h#19" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(6)} -pin  "SHIFT:mux1h#19" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(7)} -pin  "SHIFT:mux1h#19" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(8)} -pin  "SHIFT:mux1h#19" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(9)} -pin  "SHIFT:mux1h#19" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(10)} -pin  "SHIFT:mux1h#19" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(11)} -pin  "SHIFT:mux1h#19" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(12)} -pin  "SHIFT:mux1h#19" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(13)} -pin  "SHIFT:mux1h#19" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(14)} -pin  "SHIFT:mux1h#19" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {ACC1:if:acc#35.itm(1)} -pin  "SHIFT:mux1h#19" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(2)} -pin  "SHIFT:mux1h#19" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(3)} -pin  "SHIFT:mux1h#19" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(4)} -pin  "SHIFT:mux1h#19" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(5)} -pin  "SHIFT:mux1h#19" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(6)} -pin  "SHIFT:mux1h#19" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(7)} -pin  "SHIFT:mux1h#19" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(8)} -pin  "SHIFT:mux1h#19" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(9)} -pin  "SHIFT:mux1h#19" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(10)} -pin  "SHIFT:mux1h#19" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(11)} -pin  "SHIFT:mux1h#19" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(12)} -pin  "SHIFT:mux1h#19" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(13)} -pin  "SHIFT:mux1h#19" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(14)} -pin  "SHIFT:mux1h#19" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if:acc#35.itm(15)} -pin  "SHIFT:mux1h#19" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#4.itm}
load net {ACC1:if#2:acc#4.itm(0)} -pin  "SHIFT:mux1h#19" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(1)} -pin  "SHIFT:mux1h#19" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(2)} -pin  "SHIFT:mux1h#19" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(3)} -pin  "SHIFT:mux1h#19" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(4)} -pin  "SHIFT:mux1h#19" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(5)} -pin  "SHIFT:mux1h#19" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(6)} -pin  "SHIFT:mux1h#19" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(7)} -pin  "SHIFT:mux1h#19" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(8)} -pin  "SHIFT:mux1h#19" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(9)} -pin  "SHIFT:mux1h#19" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(10)} -pin  "SHIFT:mux1h#19" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(11)} -pin  "SHIFT:mux1h#19" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(12)} -pin  "SHIFT:mux1h#19" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(13)} -pin  "SHIFT:mux1h#19" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {ACC1:if#2:acc#4.itm(14)} -pin  "SHIFT:mux1h#19" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#4.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#19" {S0} -attr xrf 42827 -attr oid 546 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#19" {S1} -attr xrf 42828 -attr oid 547 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#19" {S2} -attr xrf 42829 -attr oid 548 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#19.itm(0)} -pin  "SHIFT:mux1h#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(1)} -pin  "SHIFT:mux1h#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(2)} -pin  "SHIFT:mux1h#19" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(3)} -pin  "SHIFT:mux1h#19" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(4)} -pin  "SHIFT:mux1h#19" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(5)} -pin  "SHIFT:mux1h#19" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(6)} -pin  "SHIFT:mux1h#19" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(7)} -pin  "SHIFT:mux1h#19" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(8)} -pin  "SHIFT:mux1h#19" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(9)} -pin  "SHIFT:mux1h#19" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(10)} -pin  "SHIFT:mux1h#19" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(11)} -pin  "SHIFT:mux1h#19" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(12)} -pin  "SHIFT:mux1h#19" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(13)} -pin  "SHIFT:mux1h#19" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(14)} -pin  "SHIFT:mux1h#19" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load inst "reg(gx(1).sg1.lpi#1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42830 -attr oid 549 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(gx(1).sg1.lpi#1)}
load net {SHIFT:mux1h#19.itm(0)} -pin  "reg(gx(1).sg1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(1)} -pin  "reg(gx(1).sg1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(2)} -pin  "reg(gx(1).sg1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(3)} -pin  "reg(gx(1).sg1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(4)} -pin  "reg(gx(1).sg1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(5)} -pin  "reg(gx(1).sg1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(6)} -pin  "reg(gx(1).sg1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(7)} -pin  "reg(gx(1).sg1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(8)} -pin  "reg(gx(1).sg1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(9)} -pin  "reg(gx(1).sg1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(10)} -pin  "reg(gx(1).sg1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(11)} -pin  "reg(gx(1).sg1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(12)} -pin  "reg(gx(1).sg1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(13)} -pin  "reg(gx(1).sg1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(14)} -pin  "reg(gx(1).sg1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(gx(1).sg1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(gx(1).sg1.lpi#1)" {clk} -attr xrf 42831 -attr oid 550 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gx(1).sg1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gx(1).sg1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gx(1).sg1.lpi#1(0)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(1)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(2)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(3)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(4)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(5)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(6)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(7)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(8)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(9)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(10)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(11)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(12)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(13)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(14)} -pin  "reg(gx(1).sg1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load inst "regs.operator[]#3:not" "not(10)" "INTERFACE" -attr xrf 42832 -attr oid 551 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(50)} -pin  "regs.operator[]#3:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(51)} -pin  "regs.operator[]#3:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(52)} -pin  "regs.operator[]#3:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(53)} -pin  "regs.operator[]#3:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(54)} -pin  "regs.operator[]#3:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(55)} -pin  "regs.operator[]#3:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(56)} -pin  "regs.operator[]#3:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(57)} -pin  "regs.operator[]#3:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(58)} -pin  "regs.operator[]#3:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.regs(0).sva(59)} -pin  "regs.operator[]#3:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#8.itm}
load net {regs.operator[]#3:not.itm(0)} -pin  "regs.operator[]#3:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(1)} -pin  "regs.operator[]#3:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(2)} -pin  "regs.operator[]#3:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(3)} -pin  "regs.operator[]#3:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(4)} -pin  "regs.operator[]#3:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(5)} -pin  "regs.operator[]#3:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(6)} -pin  "regs.operator[]#3:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(7)} -pin  "regs.operator[]#3:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(8)} -pin  "regs.operator[]#3:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load net {regs.operator[]#3:not.itm(9)} -pin  "regs.operator[]#3:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:not.itm}
load inst "ACC1:if:acc#34" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 42833 -attr oid 552 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {PWR} -pin  "ACC1:if:acc#34" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(0)} -pin  "ACC1:if:acc#34" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(1)} -pin  "ACC1:if:acc#34" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(2)} -pin  "ACC1:if:acc#34" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(3)} -pin  "ACC1:if:acc#34" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(4)} -pin  "ACC1:if:acc#34" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(5)} -pin  "ACC1:if:acc#34" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(6)} -pin  "ACC1:if:acc#34" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(7)} -pin  "ACC1:if:acc#34" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(8)} -pin  "ACC1:if:acc#34" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {regs.operator[]#3:not.itm(9)} -pin  "ACC1:if:acc#34" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {PWR} -pin  "ACC1:if:acc#34" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#184.itm}
load net {PWR} -pin  "ACC1:if:acc#34" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(0)} -pin  "ACC1:if:acc#34" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(1)} -pin  "ACC1:if:acc#34" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(2)} -pin  "ACC1:if:acc#34" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(3)} -pin  "ACC1:if:acc#34" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(4)} -pin  "ACC1:if:acc#34" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(5)} -pin  "ACC1:if:acc#34" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(6)} -pin  "ACC1:if:acc#34" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(7)} -pin  "ACC1:if:acc#34" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(8)} -pin  "ACC1:if:acc#34" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(9)} -pin  "ACC1:if:acc#34" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(10)} -pin  "ACC1:if:acc#34" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(11)} -pin  "ACC1:if:acc#34" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(12)} -pin  "ACC1:if:acc#34" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(13)} -pin  "ACC1:if:acc#34" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {rx(1).sg1.lpi#1.dfm(14)} -pin  "ACC1:if:acc#34" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#185.itm}
load net {ACC1:if:acc#34.itm(0)} -pin  "ACC1:if:acc#34" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(1)} -pin  "ACC1:if:acc#34" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(2)} -pin  "ACC1:if:acc#34" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(3)} -pin  "ACC1:if:acc#34" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(4)} -pin  "ACC1:if:acc#34" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(5)} -pin  "ACC1:if:acc#34" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(6)} -pin  "ACC1:if:acc#34" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(7)} -pin  "ACC1:if:acc#34" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(8)} -pin  "ACC1:if:acc#34" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(9)} -pin  "ACC1:if:acc#34" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(10)} -pin  "ACC1:if:acc#34" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(11)} -pin  "ACC1:if:acc#34" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(12)} -pin  "ACC1:if:acc#34" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(13)} -pin  "ACC1:if:acc#34" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(14)} -pin  "ACC1:if:acc#34" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load net {ACC1:if:acc#34.itm(15)} -pin  "ACC1:if:acc#34" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#34.itm}
load inst "ACC1:if#2:acc#3" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 42834 -attr oid 553 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3} -attr area 16.216542 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,10,0,15)"
load net {rx(1).sg1.lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {regs.regs(2).sva(50)} -pin  "ACC1:if#2:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(51)} -pin  "ACC1:if#2:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(52)} -pin  "ACC1:if#2:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(53)} -pin  "ACC1:if#2:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(54)} -pin  "ACC1:if#2:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(55)} -pin  "ACC1:if#2:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(56)} -pin  "ACC1:if#2:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(57)} -pin  "ACC1:if#2:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(58)} -pin  "ACC1:if#2:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {regs.regs(2).sva(59)} -pin  "ACC1:if#2:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#8.itm}
load net {ACC1:if#2:acc#3.itm(0)} -pin  "ACC1:if#2:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(1)} -pin  "ACC1:if#2:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(2)} -pin  "ACC1:if#2:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(3)} -pin  "ACC1:if#2:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(4)} -pin  "ACC1:if#2:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(5)} -pin  "ACC1:if#2:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(6)} -pin  "ACC1:if#2:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(7)} -pin  "ACC1:if#2:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(8)} -pin  "ACC1:if#2:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(9)} -pin  "ACC1:if#2:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(10)} -pin  "ACC1:if#2:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(11)} -pin  "ACC1:if#2:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(12)} -pin  "ACC1:if#2:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(13)} -pin  "ACC1:if#2:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(14)} -pin  "ACC1:if#2:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load inst "SHIFT:mux1h#18" "mux1h(3,15)" "INTERFACE" -attr xrf 42835 -attr oid 554 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18} -attr area 32.844360 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,3)"
load net {rx(1).sg1.lpi#1.dfm(0)} -pin  "SHIFT:mux1h#18" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(1)} -pin  "SHIFT:mux1h#18" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(2)} -pin  "SHIFT:mux1h#18" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(3)} -pin  "SHIFT:mux1h#18" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(4)} -pin  "SHIFT:mux1h#18" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(5)} -pin  "SHIFT:mux1h#18" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(6)} -pin  "SHIFT:mux1h#18" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(7)} -pin  "SHIFT:mux1h#18" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(8)} -pin  "SHIFT:mux1h#18" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(9)} -pin  "SHIFT:mux1h#18" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(10)} -pin  "SHIFT:mux1h#18" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(11)} -pin  "SHIFT:mux1h#18" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(12)} -pin  "SHIFT:mux1h#18" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(13)} -pin  "SHIFT:mux1h#18" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(14)} -pin  "SHIFT:mux1h#18" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {ACC1:if:acc#34.itm(1)} -pin  "SHIFT:mux1h#18" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(2)} -pin  "SHIFT:mux1h#18" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(3)} -pin  "SHIFT:mux1h#18" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(4)} -pin  "SHIFT:mux1h#18" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(5)} -pin  "SHIFT:mux1h#18" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(6)} -pin  "SHIFT:mux1h#18" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(7)} -pin  "SHIFT:mux1h#18" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(8)} -pin  "SHIFT:mux1h#18" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(9)} -pin  "SHIFT:mux1h#18" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(10)} -pin  "SHIFT:mux1h#18" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(11)} -pin  "SHIFT:mux1h#18" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(12)} -pin  "SHIFT:mux1h#18" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(13)} -pin  "SHIFT:mux1h#18" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(14)} -pin  "SHIFT:mux1h#18" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#34.itm(15)} -pin  "SHIFT:mux1h#18" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#3.itm}
load net {ACC1:if#2:acc#3.itm(0)} -pin  "SHIFT:mux1h#18" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(1)} -pin  "SHIFT:mux1h#18" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(2)} -pin  "SHIFT:mux1h#18" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(3)} -pin  "SHIFT:mux1h#18" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(4)} -pin  "SHIFT:mux1h#18" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(5)} -pin  "SHIFT:mux1h#18" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(6)} -pin  "SHIFT:mux1h#18" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(7)} -pin  "SHIFT:mux1h#18" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(8)} -pin  "SHIFT:mux1h#18" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(9)} -pin  "SHIFT:mux1h#18" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(10)} -pin  "SHIFT:mux1h#18" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(11)} -pin  "SHIFT:mux1h#18" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(12)} -pin  "SHIFT:mux1h#18" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(13)} -pin  "SHIFT:mux1h#18" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {ACC1:if#2:acc#3.itm(14)} -pin  "SHIFT:mux1h#18" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#3.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#18" {S0} -attr xrf 42836 -attr oid 555 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#18" {S1} -attr xrf 42837 -attr oid 556 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#18" {S2} -attr xrf 42838 -attr oid 557 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#18.itm(0)} -pin  "SHIFT:mux1h#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(1)} -pin  "SHIFT:mux1h#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(2)} -pin  "SHIFT:mux1h#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(3)} -pin  "SHIFT:mux1h#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(4)} -pin  "SHIFT:mux1h#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(5)} -pin  "SHIFT:mux1h#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(6)} -pin  "SHIFT:mux1h#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(7)} -pin  "SHIFT:mux1h#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(8)} -pin  "SHIFT:mux1h#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(9)} -pin  "SHIFT:mux1h#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(10)} -pin  "SHIFT:mux1h#18" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(11)} -pin  "SHIFT:mux1h#18" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(12)} -pin  "SHIFT:mux1h#18" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(13)} -pin  "SHIFT:mux1h#18" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(14)} -pin  "SHIFT:mux1h#18" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load inst "reg(rx(1).sg1.lpi#1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 42839 -attr oid 558 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(rx(1).sg1.lpi#1)}
load net {SHIFT:mux1h#18.itm(0)} -pin  "reg(rx(1).sg1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(1)} -pin  "reg(rx(1).sg1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(2)} -pin  "reg(rx(1).sg1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(3)} -pin  "reg(rx(1).sg1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(4)} -pin  "reg(rx(1).sg1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(5)} -pin  "reg(rx(1).sg1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(6)} -pin  "reg(rx(1).sg1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(7)} -pin  "reg(rx(1).sg1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(8)} -pin  "reg(rx(1).sg1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(9)} -pin  "reg(rx(1).sg1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(10)} -pin  "reg(rx(1).sg1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(11)} -pin  "reg(rx(1).sg1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(12)} -pin  "reg(rx(1).sg1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(13)} -pin  "reg(rx(1).sg1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {SHIFT:mux1h#18.itm(14)} -pin  "reg(rx(1).sg1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#18.itm}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "reg(rx(1).sg1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {clk} -pin  "reg(rx(1).sg1.lpi#1)" {clk} -attr xrf 42840 -attr oid 559 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(rx(1).sg1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(rx(1).sg1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {rx(1).sg1.lpi#1(0)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(1)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(2)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(3)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(4)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(5)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(6)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(7)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(8)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(9)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(10)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(11)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(12)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(13)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(14)} -pin  "reg(rx(1).sg1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load inst "mux#8" "mux(2,2)" "INTERFACE" -attr xrf 42841 -attr oid 560 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#8" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#8" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:acc#1.psp(0)} -pin  "mux#8" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "mux#8" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {and.dcpl} -pin  "mux#8" {S(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {mux#8.itm(0)} -pin  "mux#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "mux#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load inst "reg(SHIFT:i#1.lpi#3)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 42842 -attr oid 561 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:i#1.lpi#3)}
load net {mux#8.itm(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(SHIFT:i#1.lpi#3)" {clk} -attr xrf 42843 -attr oid 562 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:i#1.lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:i#1.lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:i#1.lpi#3(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load inst "mux#9" "mux(2,16)" "INTERFACE" -attr xrf 42844 -attr oid 563 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue#1.lpi#1.dfm(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(6)} -pin  "mux#9" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(7)} -pin  "mux#9" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(8)} -pin  "mux#9" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(9)} -pin  "mux#9" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(10)} -pin  "mux#9" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(11)} -pin  "mux#9" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(12)} -pin  "mux#9" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(13)} -pin  "mux#9" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(14)} -pin  "mux#9" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(15)} -pin  "mux#9" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {ACC2:acc#3.tmp(0)} -pin  "mux#9" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(1)} -pin  "mux#9" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(2)} -pin  "mux#9" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(3)} -pin  "mux#9" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(4)} -pin  "mux#9" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(5)} -pin  "mux#9" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(6)} -pin  "mux#9" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(7)} -pin  "mux#9" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(8)} -pin  "mux#9" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(9)} -pin  "mux#9" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(10)} -pin  "mux#9" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(11)} -pin  "mux#9" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(12)} -pin  "mux#9" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(13)} -pin  "mux#9" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(14)} -pin  "mux#9" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(15)} -pin  "mux#9" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {or#17.cse} -pin  "mux#9" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#17.cse}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mux#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mux#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "mux#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "mux#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "mux#9" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "mux#9" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "mux#9" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "mux#9" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "mux#9" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "mux#9" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load inst "reg(blue#1.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42845 -attr oid 564 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue#1.lpi#1)}
load net {mux#9.itm(0)} -pin  "reg(blue#1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "reg(blue#1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "reg(blue#1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "reg(blue#1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "reg(blue#1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "reg(blue#1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "reg(blue#1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "reg(blue#1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "reg(blue#1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "reg(blue#1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "reg(blue#1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "reg(blue#1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "reg(blue#1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "reg(blue#1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "reg(blue#1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "reg(blue#1.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue#1.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue#1.lpi#1)" {clk} -attr xrf 42846 -attr oid 565 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue#1.lpi#1(0)} -pin  "reg(blue#1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(1)} -pin  "reg(blue#1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(2)} -pin  "reg(blue#1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(3)} -pin  "reg(blue#1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(4)} -pin  "reg(blue#1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(5)} -pin  "reg(blue#1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(6)} -pin  "reg(blue#1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(7)} -pin  "reg(blue#1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(8)} -pin  "reg(blue#1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(9)} -pin  "reg(blue#1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(10)} -pin  "reg(blue#1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(11)} -pin  "reg(blue#1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(12)} -pin  "reg(blue#1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(13)} -pin  "reg(blue#1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(14)} -pin  "reg(blue#1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(15)} -pin  "reg(blue#1.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load inst "mux#10" "mux(2,16)" "INTERFACE" -attr xrf 42847 -attr oid 566 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green#1.lpi#1.dfm(0)} -pin  "mux#10" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(1)} -pin  "mux#10" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(2)} -pin  "mux#10" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(3)} -pin  "mux#10" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(4)} -pin  "mux#10" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(5)} -pin  "mux#10" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(6)} -pin  "mux#10" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(7)} -pin  "mux#10" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(8)} -pin  "mux#10" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(9)} -pin  "mux#10" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(10)} -pin  "mux#10" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(11)} -pin  "mux#10" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(12)} -pin  "mux#10" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(13)} -pin  "mux#10" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(14)} -pin  "mux#10" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(15)} -pin  "mux#10" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {ACC2:acc#2.tmp(0)} -pin  "mux#10" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(1)} -pin  "mux#10" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(2)} -pin  "mux#10" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(3)} -pin  "mux#10" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(4)} -pin  "mux#10" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(5)} -pin  "mux#10" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(6)} -pin  "mux#10" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(7)} -pin  "mux#10" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(8)} -pin  "mux#10" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(9)} -pin  "mux#10" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(10)} -pin  "mux#10" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(11)} -pin  "mux#10" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(12)} -pin  "mux#10" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(13)} -pin  "mux#10" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(14)} -pin  "mux#10" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(15)} -pin  "mux#10" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {or#17.cse} -pin  "mux#10" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#17.cse}
load net {mux#10.itm(0)} -pin  "mux#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "mux#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "mux#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "mux#10" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "mux#10" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "mux#10" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "mux#10" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "mux#10" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "mux#10" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "mux#10" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "mux#10" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "mux#10" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "mux#10" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "mux#10" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "mux#10" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "mux#10" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load inst "reg(green#1.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42848 -attr oid 567 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green#1.lpi#1)}
load net {mux#10.itm(0)} -pin  "reg(green#1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "reg(green#1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "reg(green#1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "reg(green#1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "reg(green#1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "reg(green#1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "reg(green#1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "reg(green#1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "reg(green#1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "reg(green#1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "reg(green#1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "reg(green#1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "reg(green#1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "reg(green#1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "reg(green#1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "reg(green#1.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green#1.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green#1.lpi#1)" {clk} -attr xrf 42849 -attr oid 568 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green#1.lpi#1(0)} -pin  "reg(green#1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(1)} -pin  "reg(green#1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(2)} -pin  "reg(green#1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(3)} -pin  "reg(green#1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(4)} -pin  "reg(green#1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(5)} -pin  "reg(green#1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(6)} -pin  "reg(green#1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(7)} -pin  "reg(green#1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(8)} -pin  "reg(green#1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(9)} -pin  "reg(green#1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(10)} -pin  "reg(green#1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(11)} -pin  "reg(green#1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(12)} -pin  "reg(green#1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(13)} -pin  "reg(green#1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(14)} -pin  "reg(green#1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(15)} -pin  "reg(green#1.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load inst "mux#11" "mux(2,16)" "INTERFACE" -attr xrf 42850 -attr oid 569 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red#1.lpi#1.dfm(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(2)} -pin  "mux#11" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(3)} -pin  "mux#11" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(4)} -pin  "mux#11" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(5)} -pin  "mux#11" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(6)} -pin  "mux#11" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(7)} -pin  "mux#11" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(8)} -pin  "mux#11" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(9)} -pin  "mux#11" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(10)} -pin  "mux#11" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(11)} -pin  "mux#11" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(12)} -pin  "mux#11" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(13)} -pin  "mux#11" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(14)} -pin  "mux#11" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(15)} -pin  "mux#11" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {ACC2:acc#1.tmp(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(2)} -pin  "mux#11" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(3)} -pin  "mux#11" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(4)} -pin  "mux#11" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(5)} -pin  "mux#11" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(6)} -pin  "mux#11" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(7)} -pin  "mux#11" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(8)} -pin  "mux#11" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(9)} -pin  "mux#11" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(10)} -pin  "mux#11" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(11)} -pin  "mux#11" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(12)} -pin  "mux#11" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(13)} -pin  "mux#11" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(14)} -pin  "mux#11" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(15)} -pin  "mux#11" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {or#17.cse} -pin  "mux#11" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#17.cse}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mux#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mux#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mux#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mux#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mux#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mux#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "mux#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "mux#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "mux#11" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "mux#11" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "mux#11" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "mux#11" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "mux#11" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "mux#11" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load inst "reg(red#1.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42851 -attr oid 570 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red#1.lpi#1)}
load net {mux#11.itm(0)} -pin  "reg(red#1.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "reg(red#1.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "reg(red#1.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "reg(red#1.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "reg(red#1.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "reg(red#1.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "reg(red#1.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "reg(red#1.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "reg(red#1.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "reg(red#1.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "reg(red#1.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "reg(red#1.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "reg(red#1.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "reg(red#1.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "reg(red#1.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "reg(red#1.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red#1.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red#1.lpi#1)" {clk} -attr xrf 42852 -attr oid 571 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red#1.lpi#1(0)} -pin  "reg(red#1.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(1)} -pin  "reg(red#1.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(2)} -pin  "reg(red#1.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(3)} -pin  "reg(red#1.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(4)} -pin  "reg(red#1.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(5)} -pin  "reg(red#1.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(6)} -pin  "reg(red#1.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(7)} -pin  "reg(red#1.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(8)} -pin  "reg(red#1.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(9)} -pin  "reg(red#1.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(10)} -pin  "reg(red#1.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(11)} -pin  "reg(red#1.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(12)} -pin  "reg(red#1.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(13)} -pin  "reg(red#1.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(14)} -pin  "reg(red#1.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(15)} -pin  "reg(red#1.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load inst "regs.operator[]#8:not" "not(10)" "INTERFACE" -attr xrf 42853 -attr oid 572 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(60)} -pin  "regs.operator[]#8:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(61)} -pin  "regs.operator[]#8:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(62)} -pin  "regs.operator[]#8:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(63)} -pin  "regs.operator[]#8:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(64)} -pin  "regs.operator[]#8:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(65)} -pin  "regs.operator[]#8:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(66)} -pin  "regs.operator[]#8:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(67)} -pin  "regs.operator[]#8:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(68)} -pin  "regs.operator[]#8:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.regs(0).sva(69)} -pin  "regs.operator[]#8:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva).itm}
load net {regs.operator[]#8:not.itm(0)} -pin  "regs.operator[]#8:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(1)} -pin  "regs.operator[]#8:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(2)} -pin  "regs.operator[]#8:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(3)} -pin  "regs.operator[]#8:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(4)} -pin  "regs.operator[]#8:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(5)} -pin  "regs.operator[]#8:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(6)} -pin  "regs.operator[]#8:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(7)} -pin  "regs.operator[]#8:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(8)} -pin  "regs.operator[]#8:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load net {regs.operator[]#8:not.itm(9)} -pin  "regs.operator[]#8:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#8:not.itm}
load inst "ACC1:if:acc#39" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 42854 -attr oid 573 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc#39" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(0)} -pin  "ACC1:if:acc#39" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(1)} -pin  "ACC1:if:acc#39" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(2)} -pin  "ACC1:if:acc#39" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(3)} -pin  "ACC1:if:acc#39" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(4)} -pin  "ACC1:if:acc#39" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(5)} -pin  "ACC1:if:acc#39" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(6)} -pin  "ACC1:if:acc#39" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(7)} -pin  "ACC1:if:acc#39" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(8)} -pin  "ACC1:if:acc#39" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {regs.operator[]#8:not.itm(9)} -pin  "ACC1:if:acc#39" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {PWR} -pin  "ACC1:if:acc#39" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#186.itm}
load net {PWR} -pin  "ACC1:if:acc#39" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(0)} -pin  "ACC1:if:acc#39" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(1)} -pin  "ACC1:if:acc#39" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(2)} -pin  "ACC1:if:acc#39" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(3)} -pin  "ACC1:if:acc#39" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(4)} -pin  "ACC1:if:acc#39" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(5)} -pin  "ACC1:if:acc#39" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(6)} -pin  "ACC1:if:acc#39" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(7)} -pin  "ACC1:if:acc#39" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(8)} -pin  "ACC1:if:acc#39" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(9)} -pin  "ACC1:if:acc#39" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(10)} -pin  "ACC1:if:acc#39" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(11)} -pin  "ACC1:if:acc#39" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(12)} -pin  "ACC1:if:acc#39" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(13)} -pin  "ACC1:if:acc#39" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(14)} -pin  "ACC1:if:acc#39" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {bx(2).lpi#1.dfm(15)} -pin  "ACC1:if:acc#39" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#187.itm}
load net {ACC1:if:acc#39.itm(0)} -pin  "ACC1:if:acc#39" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(1)} -pin  "ACC1:if:acc#39" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(2)} -pin  "ACC1:if:acc#39" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(3)} -pin  "ACC1:if:acc#39" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(4)} -pin  "ACC1:if:acc#39" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(5)} -pin  "ACC1:if:acc#39" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(6)} -pin  "ACC1:if:acc#39" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(7)} -pin  "ACC1:if:acc#39" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(8)} -pin  "ACC1:if:acc#39" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(9)} -pin  "ACC1:if:acc#39" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(10)} -pin  "ACC1:if:acc#39" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(11)} -pin  "ACC1:if:acc#39" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(12)} -pin  "ACC1:if:acc#39" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(13)} -pin  "ACC1:if:acc#39" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(14)} -pin  "ACC1:if:acc#39" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(15)} -pin  "ACC1:if:acc#39" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load net {ACC1:if:acc#39.itm(16)} -pin  "ACC1:if:acc#39" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#39.itm}
load inst "ACC1:if#2:acc#8" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 42855 -attr oid 574 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {bx(2).lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(15)} -pin  "ACC1:if#2:acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {regs.regs(2).sva(60)} -pin  "ACC1:if#2:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(61)} -pin  "ACC1:if#2:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(62)} -pin  "ACC1:if#2:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(63)} -pin  "ACC1:if#2:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(64)} -pin  "ACC1:if#2:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(65)} -pin  "ACC1:if#2:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(66)} -pin  "ACC1:if#2:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(67)} -pin  "ACC1:if#2:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(68)} -pin  "ACC1:if#2:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {regs.regs(2).sva(69)} -pin  "ACC1:if#2:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva).itm}
load net {ACC1:if#2:acc#8.itm(0)} -pin  "ACC1:if#2:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(1)} -pin  "ACC1:if#2:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(2)} -pin  "ACC1:if#2:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(3)} -pin  "ACC1:if#2:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(4)} -pin  "ACC1:if#2:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(5)} -pin  "ACC1:if#2:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(6)} -pin  "ACC1:if#2:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(7)} -pin  "ACC1:if#2:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(8)} -pin  "ACC1:if#2:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(9)} -pin  "ACC1:if#2:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(10)} -pin  "ACC1:if#2:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(11)} -pin  "ACC1:if#2:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(12)} -pin  "ACC1:if#2:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(13)} -pin  "ACC1:if#2:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(14)} -pin  "ACC1:if#2:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(15)} -pin  "ACC1:if#2:acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load inst "SHIFT:mux1h#16" "mux1h(3,16)" "INTERFACE" -attr xrf 42856 -attr oid 575 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {bx(2).lpi#1.dfm(0)} -pin  "SHIFT:mux1h#16" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(1)} -pin  "SHIFT:mux1h#16" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(2)} -pin  "SHIFT:mux1h#16" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(3)} -pin  "SHIFT:mux1h#16" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(4)} -pin  "SHIFT:mux1h#16" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(5)} -pin  "SHIFT:mux1h#16" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(6)} -pin  "SHIFT:mux1h#16" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(7)} -pin  "SHIFT:mux1h#16" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(8)} -pin  "SHIFT:mux1h#16" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(9)} -pin  "SHIFT:mux1h#16" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(10)} -pin  "SHIFT:mux1h#16" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(11)} -pin  "SHIFT:mux1h#16" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(12)} -pin  "SHIFT:mux1h#16" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(13)} -pin  "SHIFT:mux1h#16" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(14)} -pin  "SHIFT:mux1h#16" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(15)} -pin  "SHIFT:mux1h#16" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {ACC1:if:acc#39.itm(1)} -pin  "SHIFT:mux1h#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(2)} -pin  "SHIFT:mux1h#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(3)} -pin  "SHIFT:mux1h#16" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(4)} -pin  "SHIFT:mux1h#16" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(5)} -pin  "SHIFT:mux1h#16" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(6)} -pin  "SHIFT:mux1h#16" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(7)} -pin  "SHIFT:mux1h#16" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(8)} -pin  "SHIFT:mux1h#16" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(9)} -pin  "SHIFT:mux1h#16" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(10)} -pin  "SHIFT:mux1h#16" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(11)} -pin  "SHIFT:mux1h#16" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(12)} -pin  "SHIFT:mux1h#16" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(13)} -pin  "SHIFT:mux1h#16" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(14)} -pin  "SHIFT:mux1h#16" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(15)} -pin  "SHIFT:mux1h#16" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if:acc#39.itm(16)} -pin  "SHIFT:mux1h#16" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#8.itm}
load net {ACC1:if#2:acc#8.itm(0)} -pin  "SHIFT:mux1h#16" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(1)} -pin  "SHIFT:mux1h#16" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(2)} -pin  "SHIFT:mux1h#16" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(3)} -pin  "SHIFT:mux1h#16" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(4)} -pin  "SHIFT:mux1h#16" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(5)} -pin  "SHIFT:mux1h#16" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(6)} -pin  "SHIFT:mux1h#16" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(7)} -pin  "SHIFT:mux1h#16" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(8)} -pin  "SHIFT:mux1h#16" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(9)} -pin  "SHIFT:mux1h#16" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(10)} -pin  "SHIFT:mux1h#16" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(11)} -pin  "SHIFT:mux1h#16" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(12)} -pin  "SHIFT:mux1h#16" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(13)} -pin  "SHIFT:mux1h#16" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(14)} -pin  "SHIFT:mux1h#16" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {ACC1:if#2:acc#8.itm(15)} -pin  "SHIFT:mux1h#16" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#16" {S0} -attr xrf 42857 -attr oid 576 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#16" {S1} -attr xrf 42858 -attr oid 577 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#16" {S2} -attr xrf 42859 -attr oid 578 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#16.itm(0)} -pin  "SHIFT:mux1h#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(1)} -pin  "SHIFT:mux1h#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(2)} -pin  "SHIFT:mux1h#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(3)} -pin  "SHIFT:mux1h#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(4)} -pin  "SHIFT:mux1h#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(5)} -pin  "SHIFT:mux1h#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(6)} -pin  "SHIFT:mux1h#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(7)} -pin  "SHIFT:mux1h#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(8)} -pin  "SHIFT:mux1h#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(9)} -pin  "SHIFT:mux1h#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(10)} -pin  "SHIFT:mux1h#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(11)} -pin  "SHIFT:mux1h#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(12)} -pin  "SHIFT:mux1h#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(13)} -pin  "SHIFT:mux1h#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(14)} -pin  "SHIFT:mux1h#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(15)} -pin  "SHIFT:mux1h#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load inst "reg(bx(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42860 -attr oid 579 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bx(2).lpi#1)}
load net {SHIFT:mux1h#16.itm(0)} -pin  "reg(bx(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(1)} -pin  "reg(bx(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(2)} -pin  "reg(bx(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(3)} -pin  "reg(bx(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(4)} -pin  "reg(bx(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(5)} -pin  "reg(bx(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(6)} -pin  "reg(bx(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(7)} -pin  "reg(bx(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(8)} -pin  "reg(bx(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(9)} -pin  "reg(bx(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(10)} -pin  "reg(bx(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(11)} -pin  "reg(bx(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(12)} -pin  "reg(bx(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(13)} -pin  "reg(bx(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(14)} -pin  "reg(bx(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(15)} -pin  "reg(bx(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(bx(2).lpi#1)" {clk} -attr xrf 42861 -attr oid 580 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bx(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bx(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bx(2).lpi#1(0)} -pin  "reg(bx(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(1)} -pin  "reg(bx(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(2)} -pin  "reg(bx(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(3)} -pin  "reg(bx(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(4)} -pin  "reg(bx(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(5)} -pin  "reg(bx(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(6)} -pin  "reg(bx(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(7)} -pin  "reg(bx(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(8)} -pin  "reg(bx(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(9)} -pin  "reg(bx(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(10)} -pin  "reg(bx(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(11)} -pin  "reg(bx(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(12)} -pin  "reg(bx(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(13)} -pin  "reg(bx(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(14)} -pin  "reg(bx(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(15)} -pin  "reg(bx(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load inst "regs.operator[]#29:not#1" "not(10)" "INTERFACE" -attr xrf 42862 -attr oid 581 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(0)} -pin  "regs.operator[]#29:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(1)} -pin  "regs.operator[]#29:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(2)} -pin  "regs.operator[]#29:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(3)} -pin  "regs.operator[]#29:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(4)} -pin  "regs.operator[]#29:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(5)} -pin  "regs.operator[]#29:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(6)} -pin  "regs.operator[]#29:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(7)} -pin  "regs.operator[]#29:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(8)} -pin  "regs.operator[]#29:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.regs(0).sva(9)} -pin  "regs.operator[]#29:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#3.itm}
load net {regs.operator[]#29:not#1.itm(0)} -pin  "regs.operator[]#29:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(1)} -pin  "regs.operator[]#29:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(2)} -pin  "regs.operator[]#29:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(3)} -pin  "regs.operator[]#29:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(4)} -pin  "regs.operator[]#29:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(5)} -pin  "regs.operator[]#29:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(6)} -pin  "regs.operator[]#29:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(7)} -pin  "regs.operator[]#29:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(8)} -pin  "regs.operator[]#29:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(9)} -pin  "regs.operator[]#29:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load inst "ACC1:if:acc#33" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 42863 -attr oid 582 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc#33" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(0)} -pin  "ACC1:if:acc#33" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(1)} -pin  "ACC1:if:acc#33" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(2)} -pin  "ACC1:if:acc#33" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(3)} -pin  "ACC1:if:acc#33" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(4)} -pin  "ACC1:if:acc#33" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(5)} -pin  "ACC1:if:acc#33" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(6)} -pin  "ACC1:if:acc#33" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(7)} -pin  "ACC1:if:acc#33" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(8)} -pin  "ACC1:if:acc#33" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {regs.operator[]#29:not#1.itm(9)} -pin  "ACC1:if:acc#33" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {PWR} -pin  "ACC1:if:acc#33" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#188.itm}
load net {PWR} -pin  "ACC1:if:acc#33" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(0)} -pin  "ACC1:if:acc#33" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(1)} -pin  "ACC1:if:acc#33" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(2)} -pin  "ACC1:if:acc#33" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(3)} -pin  "ACC1:if:acc#33" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(4)} -pin  "ACC1:if:acc#33" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(5)} -pin  "ACC1:if:acc#33" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(6)} -pin  "ACC1:if:acc#33" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(7)} -pin  "ACC1:if:acc#33" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(8)} -pin  "ACC1:if:acc#33" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(9)} -pin  "ACC1:if:acc#33" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(10)} -pin  "ACC1:if:acc#33" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(11)} -pin  "ACC1:if:acc#33" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(12)} -pin  "ACC1:if:acc#33" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(13)} -pin  "ACC1:if:acc#33" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(14)} -pin  "ACC1:if:acc#33" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {bx(0).lpi#1.dfm(15)} -pin  "ACC1:if:acc#33" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#189.itm}
load net {ACC1:if:acc#33.itm(0)} -pin  "ACC1:if:acc#33" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(1)} -pin  "ACC1:if:acc#33" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(2)} -pin  "ACC1:if:acc#33" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(3)} -pin  "ACC1:if:acc#33" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(4)} -pin  "ACC1:if:acc#33" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(5)} -pin  "ACC1:if:acc#33" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(6)} -pin  "ACC1:if:acc#33" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(7)} -pin  "ACC1:if:acc#33" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(8)} -pin  "ACC1:if:acc#33" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(9)} -pin  "ACC1:if:acc#33" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(10)} -pin  "ACC1:if:acc#33" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(11)} -pin  "ACC1:if:acc#33" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(12)} -pin  "ACC1:if:acc#33" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(13)} -pin  "ACC1:if:acc#33" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(14)} -pin  "ACC1:if:acc#33" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(15)} -pin  "ACC1:if:acc#33" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load net {ACC1:if:acc#33.itm(16)} -pin  "ACC1:if:acc#33" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.itm}
load inst "ACC1:if#2:acc#2" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 42864 -attr oid 583 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {bx(0).lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(15)} -pin  "ACC1:if#2:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {regs.regs(2).sva(0)} -pin  "ACC1:if#2:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(1)} -pin  "ACC1:if#2:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(2)} -pin  "ACC1:if#2:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(3)} -pin  "ACC1:if#2:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(4)} -pin  "ACC1:if#2:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(5)} -pin  "ACC1:if#2:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(6)} -pin  "ACC1:if#2:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(7)} -pin  "ACC1:if#2:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(8)} -pin  "ACC1:if#2:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {regs.regs(2).sva(9)} -pin  "ACC1:if#2:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#3.itm}
load net {ACC1:if#2:acc#2.itm(0)} -pin  "ACC1:if#2:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(1)} -pin  "ACC1:if#2:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(2)} -pin  "ACC1:if#2:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(3)} -pin  "ACC1:if#2:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(4)} -pin  "ACC1:if#2:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(5)} -pin  "ACC1:if#2:acc#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(6)} -pin  "ACC1:if#2:acc#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(7)} -pin  "ACC1:if#2:acc#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(8)} -pin  "ACC1:if#2:acc#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(9)} -pin  "ACC1:if#2:acc#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(10)} -pin  "ACC1:if#2:acc#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(11)} -pin  "ACC1:if#2:acc#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(12)} -pin  "ACC1:if#2:acc#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(13)} -pin  "ACC1:if#2:acc#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(14)} -pin  "ACC1:if#2:acc#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(15)} -pin  "ACC1:if#2:acc#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load inst "SHIFT:mux1h#15" "mux1h(3,16)" "INTERFACE" -attr xrf 42865 -attr oid 584 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {bx(0).lpi#1.dfm(0)} -pin  "SHIFT:mux1h#15" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(1)} -pin  "SHIFT:mux1h#15" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(2)} -pin  "SHIFT:mux1h#15" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(3)} -pin  "SHIFT:mux1h#15" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(4)} -pin  "SHIFT:mux1h#15" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(5)} -pin  "SHIFT:mux1h#15" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(6)} -pin  "SHIFT:mux1h#15" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(7)} -pin  "SHIFT:mux1h#15" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(8)} -pin  "SHIFT:mux1h#15" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(9)} -pin  "SHIFT:mux1h#15" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(10)} -pin  "SHIFT:mux1h#15" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(11)} -pin  "SHIFT:mux1h#15" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(12)} -pin  "SHIFT:mux1h#15" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(13)} -pin  "SHIFT:mux1h#15" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(14)} -pin  "SHIFT:mux1h#15" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(15)} -pin  "SHIFT:mux1h#15" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {ACC1:if:acc#33.itm(1)} -pin  "SHIFT:mux1h#15" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(2)} -pin  "SHIFT:mux1h#15" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(3)} -pin  "SHIFT:mux1h#15" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(4)} -pin  "SHIFT:mux1h#15" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(5)} -pin  "SHIFT:mux1h#15" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(6)} -pin  "SHIFT:mux1h#15" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(7)} -pin  "SHIFT:mux1h#15" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(8)} -pin  "SHIFT:mux1h#15" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(9)} -pin  "SHIFT:mux1h#15" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(10)} -pin  "SHIFT:mux1h#15" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(11)} -pin  "SHIFT:mux1h#15" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(12)} -pin  "SHIFT:mux1h#15" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(13)} -pin  "SHIFT:mux1h#15" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(14)} -pin  "SHIFT:mux1h#15" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(15)} -pin  "SHIFT:mux1h#15" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#33.itm(16)} -pin  "SHIFT:mux1h#15" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#2.itm}
load net {ACC1:if#2:acc#2.itm(0)} -pin  "SHIFT:mux1h#15" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(1)} -pin  "SHIFT:mux1h#15" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(2)} -pin  "SHIFT:mux1h#15" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(3)} -pin  "SHIFT:mux1h#15" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(4)} -pin  "SHIFT:mux1h#15" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(5)} -pin  "SHIFT:mux1h#15" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(6)} -pin  "SHIFT:mux1h#15" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(7)} -pin  "SHIFT:mux1h#15" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(8)} -pin  "SHIFT:mux1h#15" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(9)} -pin  "SHIFT:mux1h#15" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(10)} -pin  "SHIFT:mux1h#15" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(11)} -pin  "SHIFT:mux1h#15" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(12)} -pin  "SHIFT:mux1h#15" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(13)} -pin  "SHIFT:mux1h#15" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(14)} -pin  "SHIFT:mux1h#15" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {ACC1:if#2:acc#2.itm(15)} -pin  "SHIFT:mux1h#15" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#2.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#15" {S0} -attr xrf 42866 -attr oid 585 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#15" {S1} -attr xrf 42867 -attr oid 586 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#15" {S2} -attr xrf 42868 -attr oid 587 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#15.itm(0)} -pin  "SHIFT:mux1h#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(1)} -pin  "SHIFT:mux1h#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(2)} -pin  "SHIFT:mux1h#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(3)} -pin  "SHIFT:mux1h#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(4)} -pin  "SHIFT:mux1h#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(5)} -pin  "SHIFT:mux1h#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(6)} -pin  "SHIFT:mux1h#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(7)} -pin  "SHIFT:mux1h#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(8)} -pin  "SHIFT:mux1h#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(9)} -pin  "SHIFT:mux1h#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(10)} -pin  "SHIFT:mux1h#15" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(11)} -pin  "SHIFT:mux1h#15" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(12)} -pin  "SHIFT:mux1h#15" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(13)} -pin  "SHIFT:mux1h#15" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(14)} -pin  "SHIFT:mux1h#15" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(15)} -pin  "SHIFT:mux1h#15" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load inst "reg(bx(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42869 -attr oid 588 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bx(0).lpi#1)}
load net {SHIFT:mux1h#15.itm(0)} -pin  "reg(bx(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(1)} -pin  "reg(bx(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(2)} -pin  "reg(bx(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(3)} -pin  "reg(bx(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(4)} -pin  "reg(bx(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(5)} -pin  "reg(bx(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(6)} -pin  "reg(bx(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(7)} -pin  "reg(bx(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(8)} -pin  "reg(bx(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(9)} -pin  "reg(bx(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(10)} -pin  "reg(bx(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(11)} -pin  "reg(bx(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(12)} -pin  "reg(bx(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(13)} -pin  "reg(bx(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(14)} -pin  "reg(bx(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(15)} -pin  "reg(bx(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bx(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(bx(0).lpi#1)" {clk} -attr xrf 42870 -attr oid 589 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bx(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bx(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bx(0).lpi#1(0)} -pin  "reg(bx(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(1)} -pin  "reg(bx(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(2)} -pin  "reg(bx(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(3)} -pin  "reg(bx(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(4)} -pin  "reg(bx(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(5)} -pin  "reg(bx(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(6)} -pin  "reg(bx(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(7)} -pin  "reg(bx(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(8)} -pin  "reg(bx(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(9)} -pin  "reg(bx(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(10)} -pin  "reg(bx(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(11)} -pin  "reg(bx(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(12)} -pin  "reg(bx(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(13)} -pin  "reg(bx(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(14)} -pin  "reg(bx(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(15)} -pin  "reg(bx(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load inst "regs.operator[]#7:not" "not(10)" "INTERFACE" -attr xrf 42871 -attr oid 590 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(70)} -pin  "regs.operator[]#7:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(71)} -pin  "regs.operator[]#7:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(72)} -pin  "regs.operator[]#7:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(73)} -pin  "regs.operator[]#7:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(74)} -pin  "regs.operator[]#7:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(75)} -pin  "regs.operator[]#7:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(76)} -pin  "regs.operator[]#7:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(77)} -pin  "regs.operator[]#7:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(78)} -pin  "regs.operator[]#7:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.regs(0).sva(79)} -pin  "regs.operator[]#7:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#1.itm}
load net {regs.operator[]#7:not.itm(0)} -pin  "regs.operator[]#7:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(1)} -pin  "regs.operator[]#7:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(2)} -pin  "regs.operator[]#7:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(3)} -pin  "regs.operator[]#7:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(4)} -pin  "regs.operator[]#7:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(5)} -pin  "regs.operator[]#7:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(6)} -pin  "regs.operator[]#7:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(7)} -pin  "regs.operator[]#7:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(8)} -pin  "regs.operator[]#7:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load net {regs.operator[]#7:not.itm(9)} -pin  "regs.operator[]#7:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#7:not.itm}
load inst "ACC1:if:acc#38" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 42872 -attr oid 591 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc#38" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(0)} -pin  "ACC1:if:acc#38" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(1)} -pin  "ACC1:if:acc#38" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(2)} -pin  "ACC1:if:acc#38" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(3)} -pin  "ACC1:if:acc#38" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(4)} -pin  "ACC1:if:acc#38" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(5)} -pin  "ACC1:if:acc#38" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(6)} -pin  "ACC1:if:acc#38" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(7)} -pin  "ACC1:if:acc#38" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(8)} -pin  "ACC1:if:acc#38" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {regs.operator[]#7:not.itm(9)} -pin  "ACC1:if:acc#38" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {PWR} -pin  "ACC1:if:acc#38" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#190.itm}
load net {PWR} -pin  "ACC1:if:acc#38" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(0)} -pin  "ACC1:if:acc#38" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(1)} -pin  "ACC1:if:acc#38" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(2)} -pin  "ACC1:if:acc#38" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(3)} -pin  "ACC1:if:acc#38" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(4)} -pin  "ACC1:if:acc#38" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(5)} -pin  "ACC1:if:acc#38" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(6)} -pin  "ACC1:if:acc#38" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(7)} -pin  "ACC1:if:acc#38" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(8)} -pin  "ACC1:if:acc#38" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(9)} -pin  "ACC1:if:acc#38" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(10)} -pin  "ACC1:if:acc#38" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(11)} -pin  "ACC1:if:acc#38" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(12)} -pin  "ACC1:if:acc#38" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(13)} -pin  "ACC1:if:acc#38" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(14)} -pin  "ACC1:if:acc#38" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {gx(2).lpi#1.dfm(15)} -pin  "ACC1:if:acc#38" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#191.itm}
load net {ACC1:if:acc#38.itm(0)} -pin  "ACC1:if:acc#38" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(1)} -pin  "ACC1:if:acc#38" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(2)} -pin  "ACC1:if:acc#38" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(3)} -pin  "ACC1:if:acc#38" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(4)} -pin  "ACC1:if:acc#38" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(5)} -pin  "ACC1:if:acc#38" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(6)} -pin  "ACC1:if:acc#38" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(7)} -pin  "ACC1:if:acc#38" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(8)} -pin  "ACC1:if:acc#38" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(9)} -pin  "ACC1:if:acc#38" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(10)} -pin  "ACC1:if:acc#38" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(11)} -pin  "ACC1:if:acc#38" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(12)} -pin  "ACC1:if:acc#38" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(13)} -pin  "ACC1:if:acc#38" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(14)} -pin  "ACC1:if:acc#38" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(15)} -pin  "ACC1:if:acc#38" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load net {ACC1:if:acc#38.itm(16)} -pin  "ACC1:if:acc#38" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.itm}
load inst "ACC1:if#2:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 42873 -attr oid 592 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {gx(2).lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(15)} -pin  "ACC1:if#2:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {regs.regs(2).sva(70)} -pin  "ACC1:if#2:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(71)} -pin  "ACC1:if#2:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(72)} -pin  "ACC1:if#2:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(73)} -pin  "ACC1:if#2:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(74)} -pin  "ACC1:if#2:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(75)} -pin  "ACC1:if#2:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(76)} -pin  "ACC1:if#2:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(77)} -pin  "ACC1:if#2:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(78)} -pin  "ACC1:if#2:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {regs.regs(2).sva(79)} -pin  "ACC1:if#2:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#1.itm}
load net {ACC1:if#2:acc#7.itm(0)} -pin  "ACC1:if#2:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(1)} -pin  "ACC1:if#2:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(2)} -pin  "ACC1:if#2:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(3)} -pin  "ACC1:if#2:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(4)} -pin  "ACC1:if#2:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(5)} -pin  "ACC1:if#2:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(6)} -pin  "ACC1:if#2:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(7)} -pin  "ACC1:if#2:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(8)} -pin  "ACC1:if#2:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(9)} -pin  "ACC1:if#2:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(10)} -pin  "ACC1:if#2:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(11)} -pin  "ACC1:if#2:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(12)} -pin  "ACC1:if#2:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(13)} -pin  "ACC1:if#2:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(14)} -pin  "ACC1:if#2:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(15)} -pin  "ACC1:if#2:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load inst "SHIFT:mux1h#14" "mux1h(3,16)" "INTERFACE" -attr xrf 42874 -attr oid 593 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {gx(2).lpi#1.dfm(0)} -pin  "SHIFT:mux1h#14" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(1)} -pin  "SHIFT:mux1h#14" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(2)} -pin  "SHIFT:mux1h#14" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(3)} -pin  "SHIFT:mux1h#14" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(4)} -pin  "SHIFT:mux1h#14" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(5)} -pin  "SHIFT:mux1h#14" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(6)} -pin  "SHIFT:mux1h#14" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(7)} -pin  "SHIFT:mux1h#14" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(8)} -pin  "SHIFT:mux1h#14" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(9)} -pin  "SHIFT:mux1h#14" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(10)} -pin  "SHIFT:mux1h#14" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(11)} -pin  "SHIFT:mux1h#14" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(12)} -pin  "SHIFT:mux1h#14" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(13)} -pin  "SHIFT:mux1h#14" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(14)} -pin  "SHIFT:mux1h#14" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(15)} -pin  "SHIFT:mux1h#14" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {ACC1:if:acc#38.itm(1)} -pin  "SHIFT:mux1h#14" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(2)} -pin  "SHIFT:mux1h#14" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(3)} -pin  "SHIFT:mux1h#14" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(4)} -pin  "SHIFT:mux1h#14" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(5)} -pin  "SHIFT:mux1h#14" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(6)} -pin  "SHIFT:mux1h#14" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(7)} -pin  "SHIFT:mux1h#14" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(8)} -pin  "SHIFT:mux1h#14" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(9)} -pin  "SHIFT:mux1h#14" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(10)} -pin  "SHIFT:mux1h#14" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(11)} -pin  "SHIFT:mux1h#14" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(12)} -pin  "SHIFT:mux1h#14" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(13)} -pin  "SHIFT:mux1h#14" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(14)} -pin  "SHIFT:mux1h#14" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(15)} -pin  "SHIFT:mux1h#14" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#38.itm(16)} -pin  "SHIFT:mux1h#14" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#7.itm}
load net {ACC1:if#2:acc#7.itm(0)} -pin  "SHIFT:mux1h#14" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(1)} -pin  "SHIFT:mux1h#14" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(2)} -pin  "SHIFT:mux1h#14" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(3)} -pin  "SHIFT:mux1h#14" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(4)} -pin  "SHIFT:mux1h#14" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(5)} -pin  "SHIFT:mux1h#14" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(6)} -pin  "SHIFT:mux1h#14" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(7)} -pin  "SHIFT:mux1h#14" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(8)} -pin  "SHIFT:mux1h#14" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(9)} -pin  "SHIFT:mux1h#14" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(10)} -pin  "SHIFT:mux1h#14" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(11)} -pin  "SHIFT:mux1h#14" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(12)} -pin  "SHIFT:mux1h#14" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(13)} -pin  "SHIFT:mux1h#14" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(14)} -pin  "SHIFT:mux1h#14" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {ACC1:if#2:acc#7.itm(15)} -pin  "SHIFT:mux1h#14" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#14" {S0} -attr xrf 42875 -attr oid 594 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#14" {S1} -attr xrf 42876 -attr oid 595 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#14" {S2} -attr xrf 42877 -attr oid 596 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#14.itm(0)} -pin  "SHIFT:mux1h#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(1)} -pin  "SHIFT:mux1h#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(2)} -pin  "SHIFT:mux1h#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(3)} -pin  "SHIFT:mux1h#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(4)} -pin  "SHIFT:mux1h#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(5)} -pin  "SHIFT:mux1h#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(6)} -pin  "SHIFT:mux1h#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(7)} -pin  "SHIFT:mux1h#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(8)} -pin  "SHIFT:mux1h#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(9)} -pin  "SHIFT:mux1h#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(10)} -pin  "SHIFT:mux1h#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(11)} -pin  "SHIFT:mux1h#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(12)} -pin  "SHIFT:mux1h#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(13)} -pin  "SHIFT:mux1h#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(14)} -pin  "SHIFT:mux1h#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(15)} -pin  "SHIFT:mux1h#14" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load inst "reg(gx(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42878 -attr oid 597 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(gx(2).lpi#1)}
load net {SHIFT:mux1h#14.itm(0)} -pin  "reg(gx(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(1)} -pin  "reg(gx(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(2)} -pin  "reg(gx(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(3)} -pin  "reg(gx(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(4)} -pin  "reg(gx(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(5)} -pin  "reg(gx(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(6)} -pin  "reg(gx(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(7)} -pin  "reg(gx(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(8)} -pin  "reg(gx(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(9)} -pin  "reg(gx(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(10)} -pin  "reg(gx(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(11)} -pin  "reg(gx(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(12)} -pin  "reg(gx(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(13)} -pin  "reg(gx(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(14)} -pin  "reg(gx(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {SHIFT:mux1h#14.itm(15)} -pin  "reg(gx(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#14.itm}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(gx(2).lpi#1)" {clk} -attr xrf 42879 -attr oid 598 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gx(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gx(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gx(2).lpi#1(0)} -pin  "reg(gx(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(1)} -pin  "reg(gx(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(2)} -pin  "reg(gx(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(3)} -pin  "reg(gx(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(4)} -pin  "reg(gx(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(5)} -pin  "reg(gx(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(6)} -pin  "reg(gx(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(7)} -pin  "reg(gx(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(8)} -pin  "reg(gx(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(9)} -pin  "reg(gx(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(10)} -pin  "reg(gx(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(11)} -pin  "reg(gx(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(12)} -pin  "reg(gx(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(13)} -pin  "reg(gx(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(14)} -pin  "reg(gx(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(15)} -pin  "reg(gx(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load inst "regs.operator[]#28:not#1" "not(10)" "INTERFACE" -attr xrf 42880 -attr oid 599 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(10)} -pin  "regs.operator[]#28:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(11)} -pin  "regs.operator[]#28:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(12)} -pin  "regs.operator[]#28:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(13)} -pin  "regs.operator[]#28:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(14)} -pin  "regs.operator[]#28:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(15)} -pin  "regs.operator[]#28:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(16)} -pin  "regs.operator[]#28:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(17)} -pin  "regs.operator[]#28:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(18)} -pin  "regs.operator[]#28:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.regs(0).sva(19)} -pin  "regs.operator[]#28:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#4.itm}
load net {regs.operator[]#28:not#1.itm(0)} -pin  "regs.operator[]#28:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(1)} -pin  "regs.operator[]#28:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(2)} -pin  "regs.operator[]#28:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(3)} -pin  "regs.operator[]#28:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(4)} -pin  "regs.operator[]#28:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(5)} -pin  "regs.operator[]#28:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(6)} -pin  "regs.operator[]#28:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(7)} -pin  "regs.operator[]#28:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(8)} -pin  "regs.operator[]#28:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(9)} -pin  "regs.operator[]#28:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load inst "ACC1:if:acc" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 42881 -attr oid 600 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(0)} -pin  "ACC1:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(1)} -pin  "ACC1:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(2)} -pin  "ACC1:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(3)} -pin  "ACC1:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(4)} -pin  "ACC1:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(5)} -pin  "ACC1:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(6)} -pin  "ACC1:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(7)} -pin  "ACC1:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(8)} -pin  "ACC1:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {regs.operator[]#28:not#1.itm(9)} -pin  "ACC1:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {PWR} -pin  "ACC1:if:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {PWR} -pin  "ACC1:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(0)} -pin  "ACC1:if:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(1)} -pin  "ACC1:if:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(2)} -pin  "ACC1:if:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(3)} -pin  "ACC1:if:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(4)} -pin  "ACC1:if:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(5)} -pin  "ACC1:if:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(6)} -pin  "ACC1:if:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(7)} -pin  "ACC1:if:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(8)} -pin  "ACC1:if:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(9)} -pin  "ACC1:if:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(10)} -pin  "ACC1:if:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(11)} -pin  "ACC1:if:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(12)} -pin  "ACC1:if:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(13)} -pin  "ACC1:if:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(14)} -pin  "ACC1:if:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {gx(0).lpi#1.dfm(15)} -pin  "ACC1:if:acc" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {ACC1:if:acc.itm(0)} -pin  "ACC1:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(1)} -pin  "ACC1:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(2)} -pin  "ACC1:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(3)} -pin  "ACC1:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(4)} -pin  "ACC1:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(5)} -pin  "ACC1:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(6)} -pin  "ACC1:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(7)} -pin  "ACC1:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(8)} -pin  "ACC1:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(9)} -pin  "ACC1:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(10)} -pin  "ACC1:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(11)} -pin  "ACC1:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(12)} -pin  "ACC1:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(13)} -pin  "ACC1:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(14)} -pin  "ACC1:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(15)} -pin  "ACC1:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(16)} -pin  "ACC1:if:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load inst "ACC1:if#2:acc#1" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 42882 -attr oid 601 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {gx(0).lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(15)} -pin  "ACC1:if#2:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {regs.regs(2).sva(10)} -pin  "ACC1:if#2:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(11)} -pin  "ACC1:if#2:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(12)} -pin  "ACC1:if#2:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(13)} -pin  "ACC1:if#2:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(14)} -pin  "ACC1:if#2:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(15)} -pin  "ACC1:if#2:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(16)} -pin  "ACC1:if#2:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(17)} -pin  "ACC1:if#2:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(18)} -pin  "ACC1:if#2:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {regs.regs(2).sva(19)} -pin  "ACC1:if#2:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#4.itm}
load net {ACC1:if#2:acc#1.itm(0)} -pin  "ACC1:if#2:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(1)} -pin  "ACC1:if#2:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(2)} -pin  "ACC1:if#2:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(3)} -pin  "ACC1:if#2:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(4)} -pin  "ACC1:if#2:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(5)} -pin  "ACC1:if#2:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(6)} -pin  "ACC1:if#2:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(7)} -pin  "ACC1:if#2:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(8)} -pin  "ACC1:if#2:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(9)} -pin  "ACC1:if#2:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(10)} -pin  "ACC1:if#2:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(11)} -pin  "ACC1:if#2:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(12)} -pin  "ACC1:if#2:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(13)} -pin  "ACC1:if#2:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(14)} -pin  "ACC1:if#2:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(15)} -pin  "ACC1:if#2:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load inst "SHIFT:mux1h#13" "mux1h(3,16)" "INTERFACE" -attr xrf 42883 -attr oid 602 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {gx(0).lpi#1.dfm(0)} -pin  "SHIFT:mux1h#13" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(1)} -pin  "SHIFT:mux1h#13" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(2)} -pin  "SHIFT:mux1h#13" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(3)} -pin  "SHIFT:mux1h#13" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(4)} -pin  "SHIFT:mux1h#13" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(5)} -pin  "SHIFT:mux1h#13" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(6)} -pin  "SHIFT:mux1h#13" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(7)} -pin  "SHIFT:mux1h#13" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(8)} -pin  "SHIFT:mux1h#13" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(9)} -pin  "SHIFT:mux1h#13" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(10)} -pin  "SHIFT:mux1h#13" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(11)} -pin  "SHIFT:mux1h#13" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(12)} -pin  "SHIFT:mux1h#13" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(13)} -pin  "SHIFT:mux1h#13" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(14)} -pin  "SHIFT:mux1h#13" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(15)} -pin  "SHIFT:mux1h#13" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {ACC1:if:acc.itm(1)} -pin  "SHIFT:mux1h#13" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(2)} -pin  "SHIFT:mux1h#13" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(3)} -pin  "SHIFT:mux1h#13" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(4)} -pin  "SHIFT:mux1h#13" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(5)} -pin  "SHIFT:mux1h#13" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(6)} -pin  "SHIFT:mux1h#13" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(7)} -pin  "SHIFT:mux1h#13" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(8)} -pin  "SHIFT:mux1h#13" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(9)} -pin  "SHIFT:mux1h#13" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(10)} -pin  "SHIFT:mux1h#13" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(11)} -pin  "SHIFT:mux1h#13" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(12)} -pin  "SHIFT:mux1h#13" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(13)} -pin  "SHIFT:mux1h#13" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(14)} -pin  "SHIFT:mux1h#13" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(15)} -pin  "SHIFT:mux1h#13" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc.itm(16)} -pin  "SHIFT:mux1h#13" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#1.itm}
load net {ACC1:if#2:acc#1.itm(0)} -pin  "SHIFT:mux1h#13" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(1)} -pin  "SHIFT:mux1h#13" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(2)} -pin  "SHIFT:mux1h#13" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(3)} -pin  "SHIFT:mux1h#13" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(4)} -pin  "SHIFT:mux1h#13" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(5)} -pin  "SHIFT:mux1h#13" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(6)} -pin  "SHIFT:mux1h#13" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(7)} -pin  "SHIFT:mux1h#13" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(8)} -pin  "SHIFT:mux1h#13" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(9)} -pin  "SHIFT:mux1h#13" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(10)} -pin  "SHIFT:mux1h#13" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(11)} -pin  "SHIFT:mux1h#13" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(12)} -pin  "SHIFT:mux1h#13" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(13)} -pin  "SHIFT:mux1h#13" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(14)} -pin  "SHIFT:mux1h#13" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {ACC1:if#2:acc#1.itm(15)} -pin  "SHIFT:mux1h#13" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#1.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#13" {S0} -attr xrf 42884 -attr oid 603 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#13" {S1} -attr xrf 42885 -attr oid 604 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#13" {S2} -attr xrf 42886 -attr oid 605 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#13.itm(0)} -pin  "SHIFT:mux1h#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(1)} -pin  "SHIFT:mux1h#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(2)} -pin  "SHIFT:mux1h#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(3)} -pin  "SHIFT:mux1h#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(4)} -pin  "SHIFT:mux1h#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(5)} -pin  "SHIFT:mux1h#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(6)} -pin  "SHIFT:mux1h#13" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(7)} -pin  "SHIFT:mux1h#13" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(8)} -pin  "SHIFT:mux1h#13" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(9)} -pin  "SHIFT:mux1h#13" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(10)} -pin  "SHIFT:mux1h#13" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(11)} -pin  "SHIFT:mux1h#13" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(12)} -pin  "SHIFT:mux1h#13" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(13)} -pin  "SHIFT:mux1h#13" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(14)} -pin  "SHIFT:mux1h#13" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(15)} -pin  "SHIFT:mux1h#13" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load inst "reg(gx(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42887 -attr oid 606 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(gx(0).lpi#1)}
load net {SHIFT:mux1h#13.itm(0)} -pin  "reg(gx(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(1)} -pin  "reg(gx(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(2)} -pin  "reg(gx(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(3)} -pin  "reg(gx(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(4)} -pin  "reg(gx(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(5)} -pin  "reg(gx(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(6)} -pin  "reg(gx(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(7)} -pin  "reg(gx(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(8)} -pin  "reg(gx(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(9)} -pin  "reg(gx(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(10)} -pin  "reg(gx(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(11)} -pin  "reg(gx(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(12)} -pin  "reg(gx(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(13)} -pin  "reg(gx(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(14)} -pin  "reg(gx(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {SHIFT:mux1h#13.itm(15)} -pin  "reg(gx(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(gx(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(gx(0).lpi#1)" {clk} -attr xrf 42888 -attr oid 607 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gx(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gx(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gx(0).lpi#1(0)} -pin  "reg(gx(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(1)} -pin  "reg(gx(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(2)} -pin  "reg(gx(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(3)} -pin  "reg(gx(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(4)} -pin  "reg(gx(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(5)} -pin  "reg(gx(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(6)} -pin  "reg(gx(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(7)} -pin  "reg(gx(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(8)} -pin  "reg(gx(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(9)} -pin  "reg(gx(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(10)} -pin  "reg(gx(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(11)} -pin  "reg(gx(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(12)} -pin  "reg(gx(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(13)} -pin  "reg(gx(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(14)} -pin  "reg(gx(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(15)} -pin  "reg(gx(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load inst "regs.operator[]#6:not" "not(10)" "INTERFACE" -attr xrf 42889 -attr oid 608 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(80)} -pin  "regs.operator[]#6:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(81)} -pin  "regs.operator[]#6:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(82)} -pin  "regs.operator[]#6:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(83)} -pin  "regs.operator[]#6:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(84)} -pin  "regs.operator[]#6:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(85)} -pin  "regs.operator[]#6:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(86)} -pin  "regs.operator[]#6:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(87)} -pin  "regs.operator[]#6:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(88)} -pin  "regs.operator[]#6:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.regs(0).sva(89)} -pin  "regs.operator[]#6:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#2.itm}
load net {regs.operator[]#6:not.itm(0)} -pin  "regs.operator[]#6:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(1)} -pin  "regs.operator[]#6:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(2)} -pin  "regs.operator[]#6:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(3)} -pin  "regs.operator[]#6:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(4)} -pin  "regs.operator[]#6:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(5)} -pin  "regs.operator[]#6:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(6)} -pin  "regs.operator[]#6:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(7)} -pin  "regs.operator[]#6:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(8)} -pin  "regs.operator[]#6:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load net {regs.operator[]#6:not.itm(9)} -pin  "regs.operator[]#6:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#6:not.itm}
load inst "ACC1:if:acc#37" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 42890 -attr oid 609 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc#37" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(0)} -pin  "ACC1:if:acc#37" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(1)} -pin  "ACC1:if:acc#37" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(2)} -pin  "ACC1:if:acc#37" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(3)} -pin  "ACC1:if:acc#37" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(4)} -pin  "ACC1:if:acc#37" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(5)} -pin  "ACC1:if:acc#37" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(6)} -pin  "ACC1:if:acc#37" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(7)} -pin  "ACC1:if:acc#37" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(8)} -pin  "ACC1:if:acc#37" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {regs.operator[]#6:not.itm(9)} -pin  "ACC1:if:acc#37" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {PWR} -pin  "ACC1:if:acc#37" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {PWR} -pin  "ACC1:if:acc#37" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(0)} -pin  "ACC1:if:acc#37" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(1)} -pin  "ACC1:if:acc#37" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(2)} -pin  "ACC1:if:acc#37" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(3)} -pin  "ACC1:if:acc#37" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(4)} -pin  "ACC1:if:acc#37" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(5)} -pin  "ACC1:if:acc#37" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(6)} -pin  "ACC1:if:acc#37" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(7)} -pin  "ACC1:if:acc#37" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(8)} -pin  "ACC1:if:acc#37" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(9)} -pin  "ACC1:if:acc#37" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(10)} -pin  "ACC1:if:acc#37" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(11)} -pin  "ACC1:if:acc#37" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(12)} -pin  "ACC1:if:acc#37" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(13)} -pin  "ACC1:if:acc#37" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(14)} -pin  "ACC1:if:acc#37" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {rx(2).lpi#1.dfm(15)} -pin  "ACC1:if:acc#37" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {ACC1:if:acc#37.itm(0)} -pin  "ACC1:if:acc#37" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(1)} -pin  "ACC1:if:acc#37" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(2)} -pin  "ACC1:if:acc#37" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(3)} -pin  "ACC1:if:acc#37" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(4)} -pin  "ACC1:if:acc#37" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(5)} -pin  "ACC1:if:acc#37" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(6)} -pin  "ACC1:if:acc#37" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(7)} -pin  "ACC1:if:acc#37" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(8)} -pin  "ACC1:if:acc#37" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(9)} -pin  "ACC1:if:acc#37" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(10)} -pin  "ACC1:if:acc#37" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(11)} -pin  "ACC1:if:acc#37" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(12)} -pin  "ACC1:if:acc#37" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(13)} -pin  "ACC1:if:acc#37" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(14)} -pin  "ACC1:if:acc#37" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(15)} -pin  "ACC1:if:acc#37" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load net {ACC1:if:acc#37.itm(16)} -pin  "ACC1:if:acc#37" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#37.itm}
load inst "ACC1:if#2:acc#6" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 42891 -attr oid 610 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {rx(2).lpi#1.dfm(0)} -pin  "ACC1:if#2:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(1)} -pin  "ACC1:if#2:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(2)} -pin  "ACC1:if#2:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(3)} -pin  "ACC1:if#2:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(4)} -pin  "ACC1:if#2:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(5)} -pin  "ACC1:if#2:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(6)} -pin  "ACC1:if#2:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(7)} -pin  "ACC1:if#2:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(8)} -pin  "ACC1:if#2:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(9)} -pin  "ACC1:if#2:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(10)} -pin  "ACC1:if#2:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(11)} -pin  "ACC1:if#2:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(12)} -pin  "ACC1:if#2:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(13)} -pin  "ACC1:if#2:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(14)} -pin  "ACC1:if#2:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(15)} -pin  "ACC1:if#2:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {regs.regs(2).sva(80)} -pin  "ACC1:if#2:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(81)} -pin  "ACC1:if#2:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(82)} -pin  "ACC1:if#2:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(83)} -pin  "ACC1:if#2:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(84)} -pin  "ACC1:if#2:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(85)} -pin  "ACC1:if#2:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(86)} -pin  "ACC1:if#2:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(87)} -pin  "ACC1:if#2:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(88)} -pin  "ACC1:if#2:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {regs.regs(2).sva(89)} -pin  "ACC1:if#2:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#2.itm}
load net {ACC1:if#2:acc#6.itm(0)} -pin  "ACC1:if#2:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(1)} -pin  "ACC1:if#2:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(2)} -pin  "ACC1:if#2:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(3)} -pin  "ACC1:if#2:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(4)} -pin  "ACC1:if#2:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(5)} -pin  "ACC1:if#2:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(6)} -pin  "ACC1:if#2:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(7)} -pin  "ACC1:if#2:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(8)} -pin  "ACC1:if#2:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(9)} -pin  "ACC1:if#2:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(10)} -pin  "ACC1:if#2:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(11)} -pin  "ACC1:if#2:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(12)} -pin  "ACC1:if#2:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(13)} -pin  "ACC1:if#2:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(14)} -pin  "ACC1:if#2:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(15)} -pin  "ACC1:if#2:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load inst "SHIFT:mux1h#12" "mux1h(3,16)" "INTERFACE" -attr xrf 42892 -attr oid 611 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {rx(2).lpi#1.dfm(0)} -pin  "SHIFT:mux1h#12" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(1)} -pin  "SHIFT:mux1h#12" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(2)} -pin  "SHIFT:mux1h#12" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(3)} -pin  "SHIFT:mux1h#12" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(4)} -pin  "SHIFT:mux1h#12" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(5)} -pin  "SHIFT:mux1h#12" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(6)} -pin  "SHIFT:mux1h#12" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(7)} -pin  "SHIFT:mux1h#12" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(8)} -pin  "SHIFT:mux1h#12" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(9)} -pin  "SHIFT:mux1h#12" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(10)} -pin  "SHIFT:mux1h#12" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(11)} -pin  "SHIFT:mux1h#12" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(12)} -pin  "SHIFT:mux1h#12" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(13)} -pin  "SHIFT:mux1h#12" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(14)} -pin  "SHIFT:mux1h#12" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(15)} -pin  "SHIFT:mux1h#12" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {ACC1:if:acc#37.itm(1)} -pin  "SHIFT:mux1h#12" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(2)} -pin  "SHIFT:mux1h#12" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(3)} -pin  "SHIFT:mux1h#12" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(4)} -pin  "SHIFT:mux1h#12" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(5)} -pin  "SHIFT:mux1h#12" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(6)} -pin  "SHIFT:mux1h#12" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(7)} -pin  "SHIFT:mux1h#12" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(8)} -pin  "SHIFT:mux1h#12" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(9)} -pin  "SHIFT:mux1h#12" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(10)} -pin  "SHIFT:mux1h#12" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(11)} -pin  "SHIFT:mux1h#12" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(12)} -pin  "SHIFT:mux1h#12" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(13)} -pin  "SHIFT:mux1h#12" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(14)} -pin  "SHIFT:mux1h#12" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(15)} -pin  "SHIFT:mux1h#12" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if:acc#37.itm(16)} -pin  "SHIFT:mux1h#12" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc#6.itm}
load net {ACC1:if#2:acc#6.itm(0)} -pin  "SHIFT:mux1h#12" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(1)} -pin  "SHIFT:mux1h#12" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(2)} -pin  "SHIFT:mux1h#12" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(3)} -pin  "SHIFT:mux1h#12" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(4)} -pin  "SHIFT:mux1h#12" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(5)} -pin  "SHIFT:mux1h#12" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(6)} -pin  "SHIFT:mux1h#12" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(7)} -pin  "SHIFT:mux1h#12" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(8)} -pin  "SHIFT:mux1h#12" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(9)} -pin  "SHIFT:mux1h#12" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(10)} -pin  "SHIFT:mux1h#12" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(11)} -pin  "SHIFT:mux1h#12" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(12)} -pin  "SHIFT:mux1h#12" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(13)} -pin  "SHIFT:mux1h#12" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(14)} -pin  "SHIFT:mux1h#12" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {ACC1:if#2:acc#6.itm(15)} -pin  "SHIFT:mux1h#12" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#12" {S0} -attr xrf 42893 -attr oid 612 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#12" {S1} -attr xrf 42894 -attr oid 613 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#12" {S2} -attr xrf 42895 -attr oid 614 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#12.itm(0)} -pin  "SHIFT:mux1h#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(1)} -pin  "SHIFT:mux1h#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(2)} -pin  "SHIFT:mux1h#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(3)} -pin  "SHIFT:mux1h#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(4)} -pin  "SHIFT:mux1h#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(5)} -pin  "SHIFT:mux1h#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(6)} -pin  "SHIFT:mux1h#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(7)} -pin  "SHIFT:mux1h#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(8)} -pin  "SHIFT:mux1h#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(9)} -pin  "SHIFT:mux1h#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(10)} -pin  "SHIFT:mux1h#12" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(11)} -pin  "SHIFT:mux1h#12" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(12)} -pin  "SHIFT:mux1h#12" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(13)} -pin  "SHIFT:mux1h#12" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(14)} -pin  "SHIFT:mux1h#12" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(15)} -pin  "SHIFT:mux1h#12" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load inst "reg(rx(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42896 -attr oid 615 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(rx(2).lpi#1)}
load net {SHIFT:mux1h#12.itm(0)} -pin  "reg(rx(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(1)} -pin  "reg(rx(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(2)} -pin  "reg(rx(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(3)} -pin  "reg(rx(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(4)} -pin  "reg(rx(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(5)} -pin  "reg(rx(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(6)} -pin  "reg(rx(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(7)} -pin  "reg(rx(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(8)} -pin  "reg(rx(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(9)} -pin  "reg(rx(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(10)} -pin  "reg(rx(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(11)} -pin  "reg(rx(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(12)} -pin  "reg(rx(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(13)} -pin  "reg(rx(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(14)} -pin  "reg(rx(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {SHIFT:mux1h#12.itm(15)} -pin  "reg(rx(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(rx(2).lpi#1)" {clk} -attr xrf 42897 -attr oid 616 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(rx(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(rx(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {rx(2).lpi#1(0)} -pin  "reg(rx(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(1)} -pin  "reg(rx(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(2)} -pin  "reg(rx(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(3)} -pin  "reg(rx(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(4)} -pin  "reg(rx(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(5)} -pin  "reg(rx(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(6)} -pin  "reg(rx(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(7)} -pin  "reg(rx(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(8)} -pin  "reg(rx(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(9)} -pin  "reg(rx(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(10)} -pin  "reg(rx(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(11)} -pin  "reg(rx(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(12)} -pin  "reg(rx(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(13)} -pin  "reg(rx(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(14)} -pin  "reg(rx(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(15)} -pin  "reg(rx(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load inst "regs.operator[]#27:not#1" "not(10)" "INTERFACE" -attr xrf 42898 -attr oid 617 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(20)} -pin  "regs.operator[]#27:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(21)} -pin  "regs.operator[]#27:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(22)} -pin  "regs.operator[]#27:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(23)} -pin  "regs.operator[]#27:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(24)} -pin  "regs.operator[]#27:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(25)} -pin  "regs.operator[]#27:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(26)} -pin  "regs.operator[]#27:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(27)} -pin  "regs.operator[]#27:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(28)} -pin  "regs.operator[]#27:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.regs(0).sva(29)} -pin  "regs.operator[]#27:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#5.itm}
load net {regs.operator[]#27:not#1.itm(0)} -pin  "regs.operator[]#27:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(1)} -pin  "regs.operator[]#27:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(2)} -pin  "regs.operator[]#27:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(3)} -pin  "regs.operator[]#27:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(4)} -pin  "regs.operator[]#27:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(5)} -pin  "regs.operator[]#27:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(6)} -pin  "regs.operator[]#27:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(7)} -pin  "regs.operator[]#27:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(8)} -pin  "regs.operator[]#27:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(9)} -pin  "regs.operator[]#27:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load inst "ACC1:if:acc#32" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 42899 -attr oid 618 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc#32" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(0)} -pin  "ACC1:if:acc#32" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(1)} -pin  "ACC1:if:acc#32" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(2)} -pin  "ACC1:if:acc#32" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(3)} -pin  "ACC1:if:acc#32" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(4)} -pin  "ACC1:if:acc#32" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(5)} -pin  "ACC1:if:acc#32" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(6)} -pin  "ACC1:if:acc#32" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(7)} -pin  "ACC1:if:acc#32" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(8)} -pin  "ACC1:if:acc#32" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {regs.operator[]#27:not#1.itm(9)} -pin  "ACC1:if:acc#32" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {PWR} -pin  "ACC1:if:acc#32" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {PWR} -pin  "ACC1:if:acc#32" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(0)} -pin  "ACC1:if:acc#32" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(1)} -pin  "ACC1:if:acc#32" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(2)} -pin  "ACC1:if:acc#32" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(3)} -pin  "ACC1:if:acc#32" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(4)} -pin  "ACC1:if:acc#32" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(5)} -pin  "ACC1:if:acc#32" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(6)} -pin  "ACC1:if:acc#32" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(7)} -pin  "ACC1:if:acc#32" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(8)} -pin  "ACC1:if:acc#32" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(9)} -pin  "ACC1:if:acc#32" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(10)} -pin  "ACC1:if:acc#32" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(11)} -pin  "ACC1:if:acc#32" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(12)} -pin  "ACC1:if:acc#32" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(13)} -pin  "ACC1:if:acc#32" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(14)} -pin  "ACC1:if:acc#32" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {rx(0).lpi#1.dfm(15)} -pin  "ACC1:if:acc#32" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {ACC1:if:acc#32.itm(0)} -pin  "ACC1:if:acc#32" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(1)} -pin  "ACC1:if:acc#32" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(2)} -pin  "ACC1:if:acc#32" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(3)} -pin  "ACC1:if:acc#32" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(4)} -pin  "ACC1:if:acc#32" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(5)} -pin  "ACC1:if:acc#32" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(6)} -pin  "ACC1:if:acc#32" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(7)} -pin  "ACC1:if:acc#32" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(8)} -pin  "ACC1:if:acc#32" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(9)} -pin  "ACC1:if:acc#32" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(10)} -pin  "ACC1:if:acc#32" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(11)} -pin  "ACC1:if:acc#32" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(12)} -pin  "ACC1:if:acc#32" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(13)} -pin  "ACC1:if:acc#32" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(14)} -pin  "ACC1:if:acc#32" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(15)} -pin  "ACC1:if:acc#32" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load net {ACC1:if:acc#32.itm(16)} -pin  "ACC1:if:acc#32" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#32.itm}
load inst "ACC1:if#2:acc" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 42900 -attr oid 619 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {rx(0).lpi#1.dfm(0)} -pin  "ACC1:if#2:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(1)} -pin  "ACC1:if#2:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(2)} -pin  "ACC1:if#2:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(3)} -pin  "ACC1:if#2:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(4)} -pin  "ACC1:if#2:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(5)} -pin  "ACC1:if#2:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(6)} -pin  "ACC1:if#2:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(7)} -pin  "ACC1:if#2:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(8)} -pin  "ACC1:if#2:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(9)} -pin  "ACC1:if#2:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(10)} -pin  "ACC1:if#2:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(11)} -pin  "ACC1:if#2:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(12)} -pin  "ACC1:if#2:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(13)} -pin  "ACC1:if#2:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(14)} -pin  "ACC1:if#2:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(15)} -pin  "ACC1:if#2:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {regs.regs(2).sva(20)} -pin  "ACC1:if#2:acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(21)} -pin  "ACC1:if#2:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(22)} -pin  "ACC1:if#2:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(23)} -pin  "ACC1:if#2:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(24)} -pin  "ACC1:if#2:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(25)} -pin  "ACC1:if#2:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(26)} -pin  "ACC1:if#2:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(27)} -pin  "ACC1:if#2:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(28)} -pin  "ACC1:if#2:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {regs.regs(2).sva(29)} -pin  "ACC1:if#2:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#5.itm}
load net {ACC1:if#2:acc.itm(0)} -pin  "ACC1:if#2:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(1)} -pin  "ACC1:if#2:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(2)} -pin  "ACC1:if#2:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(3)} -pin  "ACC1:if#2:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(4)} -pin  "ACC1:if#2:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(5)} -pin  "ACC1:if#2:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(6)} -pin  "ACC1:if#2:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(7)} -pin  "ACC1:if#2:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(8)} -pin  "ACC1:if#2:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(9)} -pin  "ACC1:if#2:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(10)} -pin  "ACC1:if#2:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(11)} -pin  "ACC1:if#2:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(12)} -pin  "ACC1:if#2:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(13)} -pin  "ACC1:if#2:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(14)} -pin  "ACC1:if#2:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(15)} -pin  "ACC1:if#2:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load inst "SHIFT:mux1h#11" "mux1h(3,16)" "INTERFACE" -attr xrf 42901 -attr oid 620 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {rx(0).lpi#1.dfm(0)} -pin  "SHIFT:mux1h#11" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(1)} -pin  "SHIFT:mux1h#11" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(2)} -pin  "SHIFT:mux1h#11" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(3)} -pin  "SHIFT:mux1h#11" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(4)} -pin  "SHIFT:mux1h#11" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(5)} -pin  "SHIFT:mux1h#11" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(6)} -pin  "SHIFT:mux1h#11" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(7)} -pin  "SHIFT:mux1h#11" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(8)} -pin  "SHIFT:mux1h#11" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(9)} -pin  "SHIFT:mux1h#11" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(10)} -pin  "SHIFT:mux1h#11" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(11)} -pin  "SHIFT:mux1h#11" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(12)} -pin  "SHIFT:mux1h#11" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(13)} -pin  "SHIFT:mux1h#11" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(14)} -pin  "SHIFT:mux1h#11" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(15)} -pin  "SHIFT:mux1h#11" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {ACC1:if:acc#32.itm(1)} -pin  "SHIFT:mux1h#11" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(2)} -pin  "SHIFT:mux1h#11" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(3)} -pin  "SHIFT:mux1h#11" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(4)} -pin  "SHIFT:mux1h#11" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(5)} -pin  "SHIFT:mux1h#11" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(6)} -pin  "SHIFT:mux1h#11" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(7)} -pin  "SHIFT:mux1h#11" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(8)} -pin  "SHIFT:mux1h#11" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(9)} -pin  "SHIFT:mux1h#11" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(10)} -pin  "SHIFT:mux1h#11" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(11)} -pin  "SHIFT:mux1h#11" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(12)} -pin  "SHIFT:mux1h#11" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(13)} -pin  "SHIFT:mux1h#11" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(14)} -pin  "SHIFT:mux1h#11" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(15)} -pin  "SHIFT:mux1h#11" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if:acc#32.itm(16)} -pin  "SHIFT:mux1h#11" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:slc.itm}
load net {ACC1:if#2:acc.itm(0)} -pin  "SHIFT:mux1h#11" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(1)} -pin  "SHIFT:mux1h#11" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(2)} -pin  "SHIFT:mux1h#11" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(3)} -pin  "SHIFT:mux1h#11" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(4)} -pin  "SHIFT:mux1h#11" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(5)} -pin  "SHIFT:mux1h#11" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(6)} -pin  "SHIFT:mux1h#11" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(7)} -pin  "SHIFT:mux1h#11" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(8)} -pin  "SHIFT:mux1h#11" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(9)} -pin  "SHIFT:mux1h#11" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(10)} -pin  "SHIFT:mux1h#11" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(11)} -pin  "SHIFT:mux1h#11" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(12)} -pin  "SHIFT:mux1h#11" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(13)} -pin  "SHIFT:mux1h#11" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(14)} -pin  "SHIFT:mux1h#11" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(15)} -pin  "SHIFT:mux1h#11" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:mux1h#11" {S0} -attr xrf 42902 -attr oid 621 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load net {ACC1:and#14.cse} -pin  "SHIFT:mux1h#11" {S1} -attr xrf 42903 -attr oid 622 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load net {ACC1:and#15.cse} -pin  "SHIFT:mux1h#11" {S2} -attr xrf 42904 -attr oid 623 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load net {SHIFT:mux1h#11.itm(0)} -pin  "SHIFT:mux1h#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(1)} -pin  "SHIFT:mux1h#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(2)} -pin  "SHIFT:mux1h#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(3)} -pin  "SHIFT:mux1h#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(4)} -pin  "SHIFT:mux1h#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(5)} -pin  "SHIFT:mux1h#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(6)} -pin  "SHIFT:mux1h#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(7)} -pin  "SHIFT:mux1h#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(8)} -pin  "SHIFT:mux1h#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(9)} -pin  "SHIFT:mux1h#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(10)} -pin  "SHIFT:mux1h#11" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(11)} -pin  "SHIFT:mux1h#11" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(12)} -pin  "SHIFT:mux1h#11" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(13)} -pin  "SHIFT:mux1h#11" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(14)} -pin  "SHIFT:mux1h#11" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(15)} -pin  "SHIFT:mux1h#11" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load inst "reg(rx(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 42905 -attr oid 624 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(rx(0).lpi#1)}
load net {SHIFT:mux1h#11.itm(0)} -pin  "reg(rx(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(1)} -pin  "reg(rx(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(2)} -pin  "reg(rx(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(3)} -pin  "reg(rx(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(4)} -pin  "reg(rx(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(5)} -pin  "reg(rx(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(6)} -pin  "reg(rx(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(7)} -pin  "reg(rx(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(8)} -pin  "reg(rx(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(9)} -pin  "reg(rx(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(10)} -pin  "reg(rx(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(11)} -pin  "reg(rx(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(12)} -pin  "reg(rx(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(13)} -pin  "reg(rx(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(14)} -pin  "reg(rx(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {SHIFT:mux1h#11.itm(15)} -pin  "reg(rx(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(rx(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(rx(0).lpi#1)" {clk} -attr xrf 42906 -attr oid 625 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(rx(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(rx(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {rx(0).lpi#1(0)} -pin  "reg(rx(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(1)} -pin  "reg(rx(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(2)} -pin  "reg(rx(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(3)} -pin  "reg(rx(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(4)} -pin  "reg(rx(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(5)} -pin  "reg(rx(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(6)} -pin  "reg(rx(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(7)} -pin  "reg(rx(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(8)} -pin  "reg(rx(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(9)} -pin  "reg(rx(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(10)} -pin  "reg(rx(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(11)} -pin  "reg(rx(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(12)} -pin  "reg(rx(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(13)} -pin  "reg(rx(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(14)} -pin  "reg(rx(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(15)} -pin  "reg(rx(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load inst "or#25" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#25} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and.dcpl} -pin  "or#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {SHIFT:mux#10.tmp(0)} -pin  "or#25" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#10.tmp)#3.itm}
load net {SHIFT:mux#10.tmp(1)} -pin  "or#25" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#10.tmp)#2.itm}
load net {or#25.itm} -pin  "or#25" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#25.itm}
load inst "mux#15" "mux(2,90)" "INTERFACE" -attr xrf 42907 -attr oid 626 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(0).sva(0)} -pin  "mux#15" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "mux#15" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "mux#15" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "mux#15" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "mux#15" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "mux#15" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "mux#15" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "mux#15" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "mux#15" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "mux#15" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "mux#15" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "mux#15" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "mux#15" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "mux#15" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "mux#15" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "mux#15" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "mux#15" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "mux#15" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "mux#15" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "mux#15" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "mux#15" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "mux#15" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "mux#15" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "mux#15" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "mux#15" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "mux#15" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "mux#15" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "mux#15" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "mux#15" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "mux#15" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "mux#15" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "mux#15" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "mux#15" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "mux#15" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "mux#15" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "mux#15" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "mux#15" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "mux#15" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "mux#15" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "mux#15" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "mux#15" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "mux#15" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "mux#15" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "mux#15" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "mux#15" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "mux#15" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "mux#15" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "mux#15" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "mux#15" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "mux#15" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "mux#15" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "mux#15" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "mux#15" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "mux#15" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "mux#15" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "mux#15" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "mux#15" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "mux#15" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "mux#15" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "mux#15" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "mux#15" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "mux#15" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "mux#15" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "mux#15" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "mux#15" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "mux#15" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "mux#15" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "mux#15" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "mux#15" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "mux#15" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "mux#15" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "mux#15" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "mux#15" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "mux#15" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "mux#15" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "mux#15" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "mux#15" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "mux#15" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "mux#15" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "mux#15" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "mux#15" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "mux#15" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "mux#15" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "mux#15" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "mux#15" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "mux#15" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "mux#15" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "mux#15" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "mux#15" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "mux#15" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "mux#15" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "mux#15" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "mux#15" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "mux#15" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "mux#15" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "mux#15" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "mux#15" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "mux#15" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "mux#15" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "mux#15" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "mux#15" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "mux#15" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "mux#15" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "mux#15" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "mux#15" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "mux#15" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "mux#15" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "mux#15" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "mux#15" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "mux#15" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "mux#15" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "mux#15" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "mux#15" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "mux#15" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "mux#15" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "mux#15" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "mux#15" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "mux#15" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "mux#15" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "mux#15" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "mux#15" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "mux#15" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "mux#15" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "mux#15" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "mux#15" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "mux#15" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "mux#15" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "mux#15" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "mux#15" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "mux#15" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "mux#15" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "mux#15" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "mux#15" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "mux#15" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "mux#15" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "mux#15" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "mux#15" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "mux#15" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "mux#15" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "mux#15" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "mux#15" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "mux#15" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "mux#15" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "mux#15" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "mux#15" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "mux#15" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "mux#15" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "mux#15" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "mux#15" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "mux#15" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "mux#15" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "mux#15" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "mux#15" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "mux#15" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "mux#15" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "mux#15" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "mux#15" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "mux#15" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "mux#15" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "mux#15" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "mux#15" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "mux#15" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "mux#15" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "mux#15" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "mux#15" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "mux#15" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "mux#15" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "mux#15" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "mux#15" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "mux#15" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "mux#15" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "mux#15" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "mux#15" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "mux#15" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "mux#15" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "mux#15" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "mux#15" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "mux#15" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "mux#15" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "mux#15" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {or#25.itm} -pin  "mux#15" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#25.itm}
load net {mux#15.itm(0)} -pin  "mux#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "mux#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "mux#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(3)} -pin  "mux#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(4)} -pin  "mux#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(5)} -pin  "mux#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(6)} -pin  "mux#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(7)} -pin  "mux#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(8)} -pin  "mux#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(9)} -pin  "mux#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(10)} -pin  "mux#15" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(11)} -pin  "mux#15" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(12)} -pin  "mux#15" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(13)} -pin  "mux#15" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(14)} -pin  "mux#15" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(15)} -pin  "mux#15" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(16)} -pin  "mux#15" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(17)} -pin  "mux#15" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(18)} -pin  "mux#15" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(19)} -pin  "mux#15" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(20)} -pin  "mux#15" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(21)} -pin  "mux#15" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(22)} -pin  "mux#15" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(23)} -pin  "mux#15" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(24)} -pin  "mux#15" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(25)} -pin  "mux#15" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(26)} -pin  "mux#15" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(27)} -pin  "mux#15" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(28)} -pin  "mux#15" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(29)} -pin  "mux#15" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(30)} -pin  "mux#15" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(31)} -pin  "mux#15" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(32)} -pin  "mux#15" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(33)} -pin  "mux#15" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(34)} -pin  "mux#15" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(35)} -pin  "mux#15" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(36)} -pin  "mux#15" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(37)} -pin  "mux#15" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(38)} -pin  "mux#15" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(39)} -pin  "mux#15" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(40)} -pin  "mux#15" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(41)} -pin  "mux#15" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(42)} -pin  "mux#15" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(43)} -pin  "mux#15" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(44)} -pin  "mux#15" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(45)} -pin  "mux#15" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(46)} -pin  "mux#15" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(47)} -pin  "mux#15" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(48)} -pin  "mux#15" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(49)} -pin  "mux#15" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(50)} -pin  "mux#15" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(51)} -pin  "mux#15" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(52)} -pin  "mux#15" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(53)} -pin  "mux#15" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(54)} -pin  "mux#15" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(55)} -pin  "mux#15" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(56)} -pin  "mux#15" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(57)} -pin  "mux#15" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(58)} -pin  "mux#15" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(59)} -pin  "mux#15" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(60)} -pin  "mux#15" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(61)} -pin  "mux#15" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(62)} -pin  "mux#15" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(63)} -pin  "mux#15" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(64)} -pin  "mux#15" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(65)} -pin  "mux#15" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(66)} -pin  "mux#15" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(67)} -pin  "mux#15" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(68)} -pin  "mux#15" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(69)} -pin  "mux#15" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(70)} -pin  "mux#15" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(71)} -pin  "mux#15" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(72)} -pin  "mux#15" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(73)} -pin  "mux#15" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(74)} -pin  "mux#15" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(75)} -pin  "mux#15" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(76)} -pin  "mux#15" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(77)} -pin  "mux#15" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(78)} -pin  "mux#15" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(79)} -pin  "mux#15" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(80)} -pin  "mux#15" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(81)} -pin  "mux#15" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(82)} -pin  "mux#15" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(83)} -pin  "mux#15" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(84)} -pin  "mux#15" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(85)} -pin  "mux#15" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(86)} -pin  "mux#15" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(87)} -pin  "mux#15" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(88)} -pin  "mux#15" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(89)} -pin  "mux#15" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load inst "reg(regs.regs(0).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 42908 -attr oid 627 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva)}
load net {mux#15.itm(0)} -pin  "reg(regs.regs(0).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "reg(regs.regs(0).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "reg(regs.regs(0).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(3)} -pin  "reg(regs.regs(0).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(4)} -pin  "reg(regs.regs(0).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(5)} -pin  "reg(regs.regs(0).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(6)} -pin  "reg(regs.regs(0).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(7)} -pin  "reg(regs.regs(0).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(8)} -pin  "reg(regs.regs(0).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(9)} -pin  "reg(regs.regs(0).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(10)} -pin  "reg(regs.regs(0).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(11)} -pin  "reg(regs.regs(0).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(12)} -pin  "reg(regs.regs(0).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(13)} -pin  "reg(regs.regs(0).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(14)} -pin  "reg(regs.regs(0).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(15)} -pin  "reg(regs.regs(0).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(16)} -pin  "reg(regs.regs(0).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(17)} -pin  "reg(regs.regs(0).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(18)} -pin  "reg(regs.regs(0).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(19)} -pin  "reg(regs.regs(0).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(20)} -pin  "reg(regs.regs(0).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(21)} -pin  "reg(regs.regs(0).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(22)} -pin  "reg(regs.regs(0).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(23)} -pin  "reg(regs.regs(0).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(24)} -pin  "reg(regs.regs(0).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(25)} -pin  "reg(regs.regs(0).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(26)} -pin  "reg(regs.regs(0).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(27)} -pin  "reg(regs.regs(0).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(28)} -pin  "reg(regs.regs(0).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(29)} -pin  "reg(regs.regs(0).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(30)} -pin  "reg(regs.regs(0).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(31)} -pin  "reg(regs.regs(0).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(32)} -pin  "reg(regs.regs(0).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(33)} -pin  "reg(regs.regs(0).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(34)} -pin  "reg(regs.regs(0).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(35)} -pin  "reg(regs.regs(0).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(36)} -pin  "reg(regs.regs(0).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(37)} -pin  "reg(regs.regs(0).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(38)} -pin  "reg(regs.regs(0).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(39)} -pin  "reg(regs.regs(0).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(40)} -pin  "reg(regs.regs(0).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(41)} -pin  "reg(regs.regs(0).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(42)} -pin  "reg(regs.regs(0).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(43)} -pin  "reg(regs.regs(0).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(44)} -pin  "reg(regs.regs(0).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(45)} -pin  "reg(regs.regs(0).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(46)} -pin  "reg(regs.regs(0).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(47)} -pin  "reg(regs.regs(0).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(48)} -pin  "reg(regs.regs(0).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(49)} -pin  "reg(regs.regs(0).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(50)} -pin  "reg(regs.regs(0).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(51)} -pin  "reg(regs.regs(0).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(52)} -pin  "reg(regs.regs(0).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(53)} -pin  "reg(regs.regs(0).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(54)} -pin  "reg(regs.regs(0).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(55)} -pin  "reg(regs.regs(0).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(56)} -pin  "reg(regs.regs(0).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(57)} -pin  "reg(regs.regs(0).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(58)} -pin  "reg(regs.regs(0).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(59)} -pin  "reg(regs.regs(0).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(60)} -pin  "reg(regs.regs(0).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(61)} -pin  "reg(regs.regs(0).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(62)} -pin  "reg(regs.regs(0).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(63)} -pin  "reg(regs.regs(0).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(64)} -pin  "reg(regs.regs(0).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(65)} -pin  "reg(regs.regs(0).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(66)} -pin  "reg(regs.regs(0).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(67)} -pin  "reg(regs.regs(0).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(68)} -pin  "reg(regs.regs(0).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(69)} -pin  "reg(regs.regs(0).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(70)} -pin  "reg(regs.regs(0).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(71)} -pin  "reg(regs.regs(0).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(72)} -pin  "reg(regs.regs(0).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(73)} -pin  "reg(regs.regs(0).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(74)} -pin  "reg(regs.regs(0).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(75)} -pin  "reg(regs.regs(0).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(76)} -pin  "reg(regs.regs(0).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(77)} -pin  "reg(regs.regs(0).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(78)} -pin  "reg(regs.regs(0).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(79)} -pin  "reg(regs.regs(0).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(80)} -pin  "reg(regs.regs(0).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(81)} -pin  "reg(regs.regs(0).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(82)} -pin  "reg(regs.regs(0).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(83)} -pin  "reg(regs.regs(0).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(84)} -pin  "reg(regs.regs(0).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(85)} -pin  "reg(regs.regs(0).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(86)} -pin  "reg(regs.regs(0).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(87)} -pin  "reg(regs.regs(0).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(88)} -pin  "reg(regs.regs(0).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(89)} -pin  "reg(regs.regs(0).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {clk} -pin  "reg(regs.regs(0).sva)" {clk} -attr xrf 42909 -attr oid 628 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(0).sva(0)} -pin  "reg(regs.regs(0).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "reg(regs.regs(0).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "reg(regs.regs(0).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "reg(regs.regs(0).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "reg(regs.regs(0).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "reg(regs.regs(0).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "reg(regs.regs(0).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "reg(regs.regs(0).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "reg(regs.regs(0).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "reg(regs.regs(0).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "reg(regs.regs(0).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "reg(regs.regs(0).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "reg(regs.regs(0).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "reg(regs.regs(0).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "reg(regs.regs(0).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "reg(regs.regs(0).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "reg(regs.regs(0).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "reg(regs.regs(0).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "reg(regs.regs(0).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "reg(regs.regs(0).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "reg(regs.regs(0).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "reg(regs.regs(0).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "reg(regs.regs(0).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "reg(regs.regs(0).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "reg(regs.regs(0).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "reg(regs.regs(0).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "reg(regs.regs(0).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "reg(regs.regs(0).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "reg(regs.regs(0).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "reg(regs.regs(0).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "reg(regs.regs(0).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "reg(regs.regs(0).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "reg(regs.regs(0).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "reg(regs.regs(0).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "reg(regs.regs(0).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "reg(regs.regs(0).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "reg(regs.regs(0).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "reg(regs.regs(0).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "reg(regs.regs(0).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "reg(regs.regs(0).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "reg(regs.regs(0).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "reg(regs.regs(0).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "reg(regs.regs(0).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "reg(regs.regs(0).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "reg(regs.regs(0).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "reg(regs.regs(0).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "reg(regs.regs(0).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "reg(regs.regs(0).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "reg(regs.regs(0).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "reg(regs.regs(0).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "reg(regs.regs(0).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "reg(regs.regs(0).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "reg(regs.regs(0).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "reg(regs.regs(0).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "reg(regs.regs(0).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "reg(regs.regs(0).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "reg(regs.regs(0).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "reg(regs.regs(0).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "reg(regs.regs(0).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "reg(regs.regs(0).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "reg(regs.regs(0).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "reg(regs.regs(0).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "reg(regs.regs(0).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "reg(regs.regs(0).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "reg(regs.regs(0).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "reg(regs.regs(0).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "reg(regs.regs(0).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "reg(regs.regs(0).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "reg(regs.regs(0).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "reg(regs.regs(0).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "reg(regs.regs(0).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "reg(regs.regs(0).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "reg(regs.regs(0).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "reg(regs.regs(0).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "reg(regs.regs(0).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "reg(regs.regs(0).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "reg(regs.regs(0).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "reg(regs.regs(0).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "reg(regs.regs(0).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "reg(regs.regs(0).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "reg(regs.regs(0).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "reg(regs.regs(0).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "reg(regs.regs(0).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "reg(regs.regs(0).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "reg(regs.regs(0).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "reg(regs.regs(0).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "reg(regs.regs(0).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "reg(regs.regs(0).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "reg(regs.regs(0).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "reg(regs.regs(0).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load inst "not#229" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#229} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#10.tmp(0)} -pin  "not#229" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#10.tmp)#4.itm}
load net {not#229.itm} -pin  "not#229" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#229.itm}
load inst "or#26" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#26} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and.dcpl} -pin  "or#26" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {not#229.itm} -pin  "or#26" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#229.itm}
load net {or#26.itm} -pin  "or#26" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#26.itm}
load inst "mux#16" "mux(2,90)" "INTERFACE" -attr xrf 42910 -attr oid 629 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(1).sva(0)} -pin  "mux#16" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "mux#16" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "mux#16" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "mux#16" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "mux#16" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "mux#16" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "mux#16" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "mux#16" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "mux#16" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "mux#16" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "mux#16" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "mux#16" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "mux#16" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "mux#16" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "mux#16" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "mux#16" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "mux#16" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "mux#16" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "mux#16" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "mux#16" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "mux#16" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "mux#16" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "mux#16" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "mux#16" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "mux#16" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "mux#16" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "mux#16" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "mux#16" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "mux#16" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "mux#16" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "mux#16" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "mux#16" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "mux#16" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "mux#16" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "mux#16" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "mux#16" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "mux#16" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "mux#16" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "mux#16" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "mux#16" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "mux#16" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "mux#16" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "mux#16" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "mux#16" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "mux#16" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "mux#16" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "mux#16" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "mux#16" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "mux#16" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "mux#16" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "mux#16" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "mux#16" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "mux#16" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "mux#16" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "mux#16" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "mux#16" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "mux#16" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "mux#16" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "mux#16" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "mux#16" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "mux#16" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "mux#16" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "mux#16" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "mux#16" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "mux#16" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "mux#16" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "mux#16" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "mux#16" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "mux#16" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "mux#16" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "mux#16" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "mux#16" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "mux#16" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "mux#16" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "mux#16" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "mux#16" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "mux#16" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "mux#16" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "mux#16" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "mux#16" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "mux#16" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "mux#16" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "mux#16" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "mux#16" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "mux#16" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "mux#16" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "mux#16" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "mux#16" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "mux#16" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "mux#16" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -pin  "mux#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "mux#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "mux#16" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "mux#16" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "mux#16" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "mux#16" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "mux#16" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "mux#16" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "mux#16" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "mux#16" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "mux#16" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "mux#16" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "mux#16" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "mux#16" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "mux#16" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "mux#16" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "mux#16" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "mux#16" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "mux#16" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "mux#16" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "mux#16" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "mux#16" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "mux#16" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "mux#16" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "mux#16" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "mux#16" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "mux#16" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "mux#16" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "mux#16" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "mux#16" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "mux#16" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "mux#16" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "mux#16" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "mux#16" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "mux#16" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "mux#16" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "mux#16" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "mux#16" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "mux#16" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "mux#16" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "mux#16" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "mux#16" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "mux#16" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "mux#16" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "mux#16" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "mux#16" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "mux#16" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "mux#16" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "mux#16" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "mux#16" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "mux#16" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "mux#16" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "mux#16" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "mux#16" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "mux#16" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "mux#16" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "mux#16" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "mux#16" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "mux#16" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "mux#16" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "mux#16" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "mux#16" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "mux#16" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "mux#16" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "mux#16" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "mux#16" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "mux#16" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "mux#16" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "mux#16" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "mux#16" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "mux#16" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "mux#16" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "mux#16" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "mux#16" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "mux#16" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "mux#16" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "mux#16" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "mux#16" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "mux#16" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "mux#16" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "mux#16" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "mux#16" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "mux#16" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "mux#16" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "mux#16" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "mux#16" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "mux#16" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "mux#16" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "mux#16" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "mux#16" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {or#26.itm} -pin  "mux#16" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#26.itm}
load net {mux#16.itm(0)} -pin  "mux#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "mux#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "mux#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "mux#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(4)} -pin  "mux#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(5)} -pin  "mux#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(6)} -pin  "mux#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(7)} -pin  "mux#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(8)} -pin  "mux#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(9)} -pin  "mux#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(10)} -pin  "mux#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(11)} -pin  "mux#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(12)} -pin  "mux#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(13)} -pin  "mux#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(14)} -pin  "mux#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(15)} -pin  "mux#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(16)} -pin  "mux#16" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(17)} -pin  "mux#16" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(18)} -pin  "mux#16" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(19)} -pin  "mux#16" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(20)} -pin  "mux#16" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(21)} -pin  "mux#16" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(22)} -pin  "mux#16" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(23)} -pin  "mux#16" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(24)} -pin  "mux#16" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(25)} -pin  "mux#16" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(26)} -pin  "mux#16" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(27)} -pin  "mux#16" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(28)} -pin  "mux#16" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(29)} -pin  "mux#16" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(30)} -pin  "mux#16" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(31)} -pin  "mux#16" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(32)} -pin  "mux#16" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(33)} -pin  "mux#16" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(34)} -pin  "mux#16" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(35)} -pin  "mux#16" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(36)} -pin  "mux#16" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(37)} -pin  "mux#16" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(38)} -pin  "mux#16" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(39)} -pin  "mux#16" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(40)} -pin  "mux#16" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(41)} -pin  "mux#16" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(42)} -pin  "mux#16" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(43)} -pin  "mux#16" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(44)} -pin  "mux#16" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(45)} -pin  "mux#16" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(46)} -pin  "mux#16" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(47)} -pin  "mux#16" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(48)} -pin  "mux#16" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(49)} -pin  "mux#16" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(50)} -pin  "mux#16" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(51)} -pin  "mux#16" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(52)} -pin  "mux#16" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(53)} -pin  "mux#16" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(54)} -pin  "mux#16" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(55)} -pin  "mux#16" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(56)} -pin  "mux#16" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(57)} -pin  "mux#16" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(58)} -pin  "mux#16" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(59)} -pin  "mux#16" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(60)} -pin  "mux#16" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(61)} -pin  "mux#16" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(62)} -pin  "mux#16" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(63)} -pin  "mux#16" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(64)} -pin  "mux#16" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(65)} -pin  "mux#16" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(66)} -pin  "mux#16" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(67)} -pin  "mux#16" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(68)} -pin  "mux#16" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(69)} -pin  "mux#16" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(70)} -pin  "mux#16" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(71)} -pin  "mux#16" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(72)} -pin  "mux#16" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(73)} -pin  "mux#16" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(74)} -pin  "mux#16" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(75)} -pin  "mux#16" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(76)} -pin  "mux#16" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(77)} -pin  "mux#16" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(78)} -pin  "mux#16" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(79)} -pin  "mux#16" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(80)} -pin  "mux#16" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(81)} -pin  "mux#16" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(82)} -pin  "mux#16" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(83)} -pin  "mux#16" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(84)} -pin  "mux#16" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(85)} -pin  "mux#16" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(86)} -pin  "mux#16" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(87)} -pin  "mux#16" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(88)} -pin  "mux#16" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(89)} -pin  "mux#16" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load inst "reg(regs.regs(1).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 42911 -attr oid 630 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(1).sva)}
load net {mux#16.itm(0)} -pin  "reg(regs.regs(1).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "reg(regs.regs(1).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "reg(regs.regs(1).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "reg(regs.regs(1).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(4)} -pin  "reg(regs.regs(1).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(5)} -pin  "reg(regs.regs(1).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(6)} -pin  "reg(regs.regs(1).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(7)} -pin  "reg(regs.regs(1).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(8)} -pin  "reg(regs.regs(1).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(9)} -pin  "reg(regs.regs(1).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(10)} -pin  "reg(regs.regs(1).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(11)} -pin  "reg(regs.regs(1).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(12)} -pin  "reg(regs.regs(1).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(13)} -pin  "reg(regs.regs(1).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(14)} -pin  "reg(regs.regs(1).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(15)} -pin  "reg(regs.regs(1).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(16)} -pin  "reg(regs.regs(1).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(17)} -pin  "reg(regs.regs(1).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(18)} -pin  "reg(regs.regs(1).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(19)} -pin  "reg(regs.regs(1).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(20)} -pin  "reg(regs.regs(1).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(21)} -pin  "reg(regs.regs(1).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(22)} -pin  "reg(regs.regs(1).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(23)} -pin  "reg(regs.regs(1).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(24)} -pin  "reg(regs.regs(1).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(25)} -pin  "reg(regs.regs(1).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(26)} -pin  "reg(regs.regs(1).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(27)} -pin  "reg(regs.regs(1).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(28)} -pin  "reg(regs.regs(1).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(29)} -pin  "reg(regs.regs(1).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(30)} -pin  "reg(regs.regs(1).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(31)} -pin  "reg(regs.regs(1).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(32)} -pin  "reg(regs.regs(1).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(33)} -pin  "reg(regs.regs(1).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(34)} -pin  "reg(regs.regs(1).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(35)} -pin  "reg(regs.regs(1).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(36)} -pin  "reg(regs.regs(1).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(37)} -pin  "reg(regs.regs(1).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(38)} -pin  "reg(regs.regs(1).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(39)} -pin  "reg(regs.regs(1).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(40)} -pin  "reg(regs.regs(1).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(41)} -pin  "reg(regs.regs(1).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(42)} -pin  "reg(regs.regs(1).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(43)} -pin  "reg(regs.regs(1).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(44)} -pin  "reg(regs.regs(1).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(45)} -pin  "reg(regs.regs(1).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(46)} -pin  "reg(regs.regs(1).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(47)} -pin  "reg(regs.regs(1).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(48)} -pin  "reg(regs.regs(1).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(49)} -pin  "reg(regs.regs(1).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(50)} -pin  "reg(regs.regs(1).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(51)} -pin  "reg(regs.regs(1).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(52)} -pin  "reg(regs.regs(1).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(53)} -pin  "reg(regs.regs(1).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(54)} -pin  "reg(regs.regs(1).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(55)} -pin  "reg(regs.regs(1).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(56)} -pin  "reg(regs.regs(1).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(57)} -pin  "reg(regs.regs(1).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(58)} -pin  "reg(regs.regs(1).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(59)} -pin  "reg(regs.regs(1).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(60)} -pin  "reg(regs.regs(1).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(61)} -pin  "reg(regs.regs(1).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(62)} -pin  "reg(regs.regs(1).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(63)} -pin  "reg(regs.regs(1).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(64)} -pin  "reg(regs.regs(1).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(65)} -pin  "reg(regs.regs(1).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(66)} -pin  "reg(regs.regs(1).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(67)} -pin  "reg(regs.regs(1).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(68)} -pin  "reg(regs.regs(1).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(69)} -pin  "reg(regs.regs(1).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(70)} -pin  "reg(regs.regs(1).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(71)} -pin  "reg(regs.regs(1).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(72)} -pin  "reg(regs.regs(1).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(73)} -pin  "reg(regs.regs(1).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(74)} -pin  "reg(regs.regs(1).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(75)} -pin  "reg(regs.regs(1).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(76)} -pin  "reg(regs.regs(1).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(77)} -pin  "reg(regs.regs(1).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(78)} -pin  "reg(regs.regs(1).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(79)} -pin  "reg(regs.regs(1).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(80)} -pin  "reg(regs.regs(1).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(81)} -pin  "reg(regs.regs(1).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(82)} -pin  "reg(regs.regs(1).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(83)} -pin  "reg(regs.regs(1).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(84)} -pin  "reg(regs.regs(1).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(85)} -pin  "reg(regs.regs(1).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(86)} -pin  "reg(regs.regs(1).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(87)} -pin  "reg(regs.regs(1).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(88)} -pin  "reg(regs.regs(1).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(89)} -pin  "reg(regs.regs(1).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {clk} -pin  "reg(regs.regs(1).sva)" {clk} -attr xrf 42912 -attr oid 631 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(1).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(1).sva(0)} -pin  "reg(regs.regs(1).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "reg(regs.regs(1).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "reg(regs.regs(1).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "reg(regs.regs(1).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "reg(regs.regs(1).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "reg(regs.regs(1).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "reg(regs.regs(1).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "reg(regs.regs(1).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "reg(regs.regs(1).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "reg(regs.regs(1).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "reg(regs.regs(1).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "reg(regs.regs(1).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "reg(regs.regs(1).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "reg(regs.regs(1).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "reg(regs.regs(1).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "reg(regs.regs(1).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "reg(regs.regs(1).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "reg(regs.regs(1).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "reg(regs.regs(1).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "reg(regs.regs(1).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "reg(regs.regs(1).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "reg(regs.regs(1).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "reg(regs.regs(1).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "reg(regs.regs(1).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "reg(regs.regs(1).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "reg(regs.regs(1).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "reg(regs.regs(1).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "reg(regs.regs(1).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "reg(regs.regs(1).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "reg(regs.regs(1).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "reg(regs.regs(1).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "reg(regs.regs(1).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "reg(regs.regs(1).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "reg(regs.regs(1).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "reg(regs.regs(1).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "reg(regs.regs(1).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "reg(regs.regs(1).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "reg(regs.regs(1).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "reg(regs.regs(1).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "reg(regs.regs(1).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "reg(regs.regs(1).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "reg(regs.regs(1).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "reg(regs.regs(1).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "reg(regs.regs(1).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "reg(regs.regs(1).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "reg(regs.regs(1).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "reg(regs.regs(1).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "reg(regs.regs(1).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "reg(regs.regs(1).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "reg(regs.regs(1).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "reg(regs.regs(1).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "reg(regs.regs(1).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "reg(regs.regs(1).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "reg(regs.regs(1).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "reg(regs.regs(1).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "reg(regs.regs(1).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "reg(regs.regs(1).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "reg(regs.regs(1).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "reg(regs.regs(1).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "reg(regs.regs(1).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "reg(regs.regs(1).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "reg(regs.regs(1).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "reg(regs.regs(1).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "reg(regs.regs(1).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "reg(regs.regs(1).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "reg(regs.regs(1).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "reg(regs.regs(1).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "reg(regs.regs(1).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "reg(regs.regs(1).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "reg(regs.regs(1).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "reg(regs.regs(1).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "reg(regs.regs(1).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "reg(regs.regs(1).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "reg(regs.regs(1).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "reg(regs.regs(1).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "reg(regs.regs(1).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "reg(regs.regs(1).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "reg(regs.regs(1).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "reg(regs.regs(1).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "reg(regs.regs(1).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "reg(regs.regs(1).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "reg(regs.regs(1).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "reg(regs.regs(1).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "reg(regs.regs(1).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "reg(regs.regs(1).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "reg(regs.regs(1).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "reg(regs.regs(1).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "reg(regs.regs(1).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "reg(regs.regs(1).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "reg(regs.regs(1).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load inst "not#230" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#230} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#10.tmp(1)} -pin  "not#230" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#10.tmp).itm}
load net {not#230.itm} -pin  "not#230" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#230.itm}
load inst "or#28" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#28} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and.dcpl} -pin  "or#28" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {SHIFT:mux#10.tmp(0)} -pin  "or#28" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#10.tmp)#1.itm}
load net {not#230.itm} -pin  "or#28" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#230.itm}
load net {or#28.itm} -pin  "or#28" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#28.itm}
load inst "mux#17" "mux(2,90)" "INTERFACE" -attr xrf 42913 -attr oid 632 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(2).sva(0)} -pin  "mux#17" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "mux#17" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "mux#17" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "mux#17" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "mux#17" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "mux#17" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "mux#17" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "mux#17" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "mux#17" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "mux#17" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "mux#17" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "mux#17" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "mux#17" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "mux#17" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "mux#17" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "mux#17" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "mux#17" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "mux#17" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "mux#17" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "mux#17" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "mux#17" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "mux#17" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "mux#17" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "mux#17" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "mux#17" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "mux#17" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "mux#17" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "mux#17" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "mux#17" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "mux#17" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "mux#17" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "mux#17" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "mux#17" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "mux#17" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "mux#17" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "mux#17" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "mux#17" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "mux#17" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "mux#17" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "mux#17" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "mux#17" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "mux#17" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "mux#17" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "mux#17" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "mux#17" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "mux#17" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "mux#17" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "mux#17" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "mux#17" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "mux#17" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "mux#17" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "mux#17" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "mux#17" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "mux#17" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "mux#17" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "mux#17" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "mux#17" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "mux#17" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "mux#17" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "mux#17" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "mux#17" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "mux#17" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "mux#17" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "mux#17" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "mux#17" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "mux#17" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "mux#17" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "mux#17" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "mux#17" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "mux#17" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "mux#17" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "mux#17" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "mux#17" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "mux#17" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "mux#17" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "mux#17" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "mux#17" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "mux#17" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "mux#17" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "mux#17" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "mux#17" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "mux#17" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "mux#17" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "mux#17" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "mux#17" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "mux#17" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "mux#17" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "mux#17" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "mux#17" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "mux#17" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(1).sva(0)} -pin  "mux#17" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "mux#17" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "mux#17" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "mux#17" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "mux#17" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "mux#17" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "mux#17" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "mux#17" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "mux#17" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "mux#17" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "mux#17" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "mux#17" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "mux#17" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "mux#17" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "mux#17" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "mux#17" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "mux#17" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "mux#17" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "mux#17" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "mux#17" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "mux#17" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "mux#17" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "mux#17" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "mux#17" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "mux#17" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "mux#17" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "mux#17" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "mux#17" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "mux#17" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "mux#17" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "mux#17" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "mux#17" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "mux#17" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "mux#17" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "mux#17" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "mux#17" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "mux#17" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "mux#17" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "mux#17" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "mux#17" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "mux#17" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "mux#17" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "mux#17" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "mux#17" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "mux#17" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "mux#17" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "mux#17" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "mux#17" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "mux#17" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "mux#17" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "mux#17" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "mux#17" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "mux#17" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "mux#17" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "mux#17" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "mux#17" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "mux#17" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "mux#17" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "mux#17" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "mux#17" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "mux#17" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "mux#17" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "mux#17" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "mux#17" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "mux#17" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "mux#17" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "mux#17" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "mux#17" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "mux#17" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "mux#17" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "mux#17" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "mux#17" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "mux#17" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "mux#17" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "mux#17" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "mux#17" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "mux#17" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "mux#17" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "mux#17" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "mux#17" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "mux#17" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "mux#17" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "mux#17" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "mux#17" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "mux#17" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "mux#17" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "mux#17" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "mux#17" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "mux#17" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "mux#17" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {or#28.itm} -pin  "mux#17" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#28.itm}
load net {mux#17.itm(0)} -pin  "mux#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "mux#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(2)} -pin  "mux#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(3)} -pin  "mux#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(4)} -pin  "mux#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(5)} -pin  "mux#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(6)} -pin  "mux#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(7)} -pin  "mux#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(8)} -pin  "mux#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(9)} -pin  "mux#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(10)} -pin  "mux#17" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(11)} -pin  "mux#17" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(12)} -pin  "mux#17" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(13)} -pin  "mux#17" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(14)} -pin  "mux#17" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(15)} -pin  "mux#17" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(16)} -pin  "mux#17" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(17)} -pin  "mux#17" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(18)} -pin  "mux#17" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(19)} -pin  "mux#17" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(20)} -pin  "mux#17" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(21)} -pin  "mux#17" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(22)} -pin  "mux#17" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(23)} -pin  "mux#17" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(24)} -pin  "mux#17" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(25)} -pin  "mux#17" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(26)} -pin  "mux#17" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(27)} -pin  "mux#17" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(28)} -pin  "mux#17" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(29)} -pin  "mux#17" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(30)} -pin  "mux#17" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(31)} -pin  "mux#17" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(32)} -pin  "mux#17" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(33)} -pin  "mux#17" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(34)} -pin  "mux#17" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(35)} -pin  "mux#17" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(36)} -pin  "mux#17" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(37)} -pin  "mux#17" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(38)} -pin  "mux#17" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(39)} -pin  "mux#17" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(40)} -pin  "mux#17" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(41)} -pin  "mux#17" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(42)} -pin  "mux#17" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(43)} -pin  "mux#17" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(44)} -pin  "mux#17" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(45)} -pin  "mux#17" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(46)} -pin  "mux#17" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(47)} -pin  "mux#17" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(48)} -pin  "mux#17" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(49)} -pin  "mux#17" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(50)} -pin  "mux#17" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(51)} -pin  "mux#17" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(52)} -pin  "mux#17" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(53)} -pin  "mux#17" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(54)} -pin  "mux#17" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(55)} -pin  "mux#17" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(56)} -pin  "mux#17" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(57)} -pin  "mux#17" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(58)} -pin  "mux#17" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(59)} -pin  "mux#17" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(60)} -pin  "mux#17" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(61)} -pin  "mux#17" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(62)} -pin  "mux#17" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(63)} -pin  "mux#17" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(64)} -pin  "mux#17" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(65)} -pin  "mux#17" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(66)} -pin  "mux#17" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(67)} -pin  "mux#17" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(68)} -pin  "mux#17" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(69)} -pin  "mux#17" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(70)} -pin  "mux#17" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(71)} -pin  "mux#17" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(72)} -pin  "mux#17" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(73)} -pin  "mux#17" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(74)} -pin  "mux#17" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(75)} -pin  "mux#17" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(76)} -pin  "mux#17" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(77)} -pin  "mux#17" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(78)} -pin  "mux#17" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(79)} -pin  "mux#17" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(80)} -pin  "mux#17" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(81)} -pin  "mux#17" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(82)} -pin  "mux#17" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(83)} -pin  "mux#17" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(84)} -pin  "mux#17" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(85)} -pin  "mux#17" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(86)} -pin  "mux#17" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(87)} -pin  "mux#17" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(88)} -pin  "mux#17" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(89)} -pin  "mux#17" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load inst "reg(regs.regs(2).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 42914 -attr oid 633 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(2).sva)}
load net {mux#17.itm(0)} -pin  "reg(regs.regs(2).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "reg(regs.regs(2).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(2)} -pin  "reg(regs.regs(2).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(3)} -pin  "reg(regs.regs(2).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(4)} -pin  "reg(regs.regs(2).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(5)} -pin  "reg(regs.regs(2).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(6)} -pin  "reg(regs.regs(2).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(7)} -pin  "reg(regs.regs(2).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(8)} -pin  "reg(regs.regs(2).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(9)} -pin  "reg(regs.regs(2).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(10)} -pin  "reg(regs.regs(2).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(11)} -pin  "reg(regs.regs(2).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(12)} -pin  "reg(regs.regs(2).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(13)} -pin  "reg(regs.regs(2).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(14)} -pin  "reg(regs.regs(2).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(15)} -pin  "reg(regs.regs(2).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(16)} -pin  "reg(regs.regs(2).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(17)} -pin  "reg(regs.regs(2).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(18)} -pin  "reg(regs.regs(2).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(19)} -pin  "reg(regs.regs(2).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(20)} -pin  "reg(regs.regs(2).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(21)} -pin  "reg(regs.regs(2).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(22)} -pin  "reg(regs.regs(2).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(23)} -pin  "reg(regs.regs(2).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(24)} -pin  "reg(regs.regs(2).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(25)} -pin  "reg(regs.regs(2).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(26)} -pin  "reg(regs.regs(2).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(27)} -pin  "reg(regs.regs(2).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(28)} -pin  "reg(regs.regs(2).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(29)} -pin  "reg(regs.regs(2).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(30)} -pin  "reg(regs.regs(2).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(31)} -pin  "reg(regs.regs(2).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(32)} -pin  "reg(regs.regs(2).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(33)} -pin  "reg(regs.regs(2).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(34)} -pin  "reg(regs.regs(2).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(35)} -pin  "reg(regs.regs(2).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(36)} -pin  "reg(regs.regs(2).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(37)} -pin  "reg(regs.regs(2).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(38)} -pin  "reg(regs.regs(2).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(39)} -pin  "reg(regs.regs(2).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(40)} -pin  "reg(regs.regs(2).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(41)} -pin  "reg(regs.regs(2).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(42)} -pin  "reg(regs.regs(2).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(43)} -pin  "reg(regs.regs(2).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(44)} -pin  "reg(regs.regs(2).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(45)} -pin  "reg(regs.regs(2).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(46)} -pin  "reg(regs.regs(2).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(47)} -pin  "reg(regs.regs(2).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(48)} -pin  "reg(regs.regs(2).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(49)} -pin  "reg(regs.regs(2).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(50)} -pin  "reg(regs.regs(2).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(51)} -pin  "reg(regs.regs(2).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(52)} -pin  "reg(regs.regs(2).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(53)} -pin  "reg(regs.regs(2).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(54)} -pin  "reg(regs.regs(2).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(55)} -pin  "reg(regs.regs(2).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(56)} -pin  "reg(regs.regs(2).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(57)} -pin  "reg(regs.regs(2).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(58)} -pin  "reg(regs.regs(2).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(59)} -pin  "reg(regs.regs(2).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(60)} -pin  "reg(regs.regs(2).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(61)} -pin  "reg(regs.regs(2).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(62)} -pin  "reg(regs.regs(2).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(63)} -pin  "reg(regs.regs(2).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(64)} -pin  "reg(regs.regs(2).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(65)} -pin  "reg(regs.regs(2).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(66)} -pin  "reg(regs.regs(2).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(67)} -pin  "reg(regs.regs(2).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(68)} -pin  "reg(regs.regs(2).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(69)} -pin  "reg(regs.regs(2).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(70)} -pin  "reg(regs.regs(2).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(71)} -pin  "reg(regs.regs(2).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(72)} -pin  "reg(regs.regs(2).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(73)} -pin  "reg(regs.regs(2).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(74)} -pin  "reg(regs.regs(2).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(75)} -pin  "reg(regs.regs(2).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(76)} -pin  "reg(regs.regs(2).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(77)} -pin  "reg(regs.regs(2).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(78)} -pin  "reg(regs.regs(2).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(79)} -pin  "reg(regs.regs(2).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(80)} -pin  "reg(regs.regs(2).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(81)} -pin  "reg(regs.regs(2).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(82)} -pin  "reg(regs.regs(2).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(83)} -pin  "reg(regs.regs(2).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(84)} -pin  "reg(regs.regs(2).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(85)} -pin  "reg(regs.regs(2).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(86)} -pin  "reg(regs.regs(2).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(87)} -pin  "reg(regs.regs(2).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(88)} -pin  "reg(regs.regs(2).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(89)} -pin  "reg(regs.regs(2).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {clk} -pin  "reg(regs.regs(2).sva)" {clk} -attr xrf 42915 -attr oid 634 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(2).sva(0)} -pin  "reg(regs.regs(2).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "reg(regs.regs(2).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "reg(regs.regs(2).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "reg(regs.regs(2).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "reg(regs.regs(2).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "reg(regs.regs(2).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "reg(regs.regs(2).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "reg(regs.regs(2).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "reg(regs.regs(2).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "reg(regs.regs(2).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "reg(regs.regs(2).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "reg(regs.regs(2).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "reg(regs.regs(2).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "reg(regs.regs(2).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "reg(regs.regs(2).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "reg(regs.regs(2).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "reg(regs.regs(2).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "reg(regs.regs(2).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "reg(regs.regs(2).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "reg(regs.regs(2).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "reg(regs.regs(2).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "reg(regs.regs(2).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "reg(regs.regs(2).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "reg(regs.regs(2).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "reg(regs.regs(2).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "reg(regs.regs(2).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "reg(regs.regs(2).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "reg(regs.regs(2).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "reg(regs.regs(2).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "reg(regs.regs(2).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "reg(regs.regs(2).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "reg(regs.regs(2).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "reg(regs.regs(2).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "reg(regs.regs(2).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "reg(regs.regs(2).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "reg(regs.regs(2).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "reg(regs.regs(2).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "reg(regs.regs(2).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "reg(regs.regs(2).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "reg(regs.regs(2).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "reg(regs.regs(2).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "reg(regs.regs(2).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "reg(regs.regs(2).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "reg(regs.regs(2).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "reg(regs.regs(2).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "reg(regs.regs(2).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "reg(regs.regs(2).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "reg(regs.regs(2).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "reg(regs.regs(2).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "reg(regs.regs(2).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "reg(regs.regs(2).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "reg(regs.regs(2).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "reg(regs.regs(2).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "reg(regs.regs(2).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "reg(regs.regs(2).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "reg(regs.regs(2).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "reg(regs.regs(2).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "reg(regs.regs(2).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "reg(regs.regs(2).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "reg(regs.regs(2).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "reg(regs.regs(2).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "reg(regs.regs(2).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "reg(regs.regs(2).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "reg(regs.regs(2).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "reg(regs.regs(2).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "reg(regs.regs(2).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "reg(regs.regs(2).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "reg(regs.regs(2).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "reg(regs.regs(2).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "reg(regs.regs(2).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "reg(regs.regs(2).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "reg(regs.regs(2).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "reg(regs.regs(2).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "reg(regs.regs(2).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "reg(regs.regs(2).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "reg(regs.regs(2).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "reg(regs.regs(2).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "reg(regs.regs(2).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "reg(regs.regs(2).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "reg(regs.regs(2).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "reg(regs.regs(2).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "reg(regs.regs(2).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "reg(regs.regs(2).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "reg(regs.regs(2).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "reg(regs.regs(2).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "reg(regs.regs(2).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "reg(regs.regs(2).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "reg(regs.regs(2).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "reg(regs.regs(2).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "reg(regs.regs(2).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load inst "reg(regs.operator<<:din.lpi#1.dfm)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 42916 -attr oid 635 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.operator<<:din.lpi#1.dfm)}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {clk} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {clk} -attr xrf 42917 -attr oid 636 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.operator<<:din.lpi#1.dfm(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(30)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(31)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(32)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(33)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(34)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(35)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(36)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(37)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(38)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(39)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(40)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(41)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(42)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(43)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(44)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(45)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(46)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(47)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(48)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(49)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(50)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(51)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(52)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(53)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(54)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(55)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(56)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(57)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(58)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(59)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(60)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(61)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(62)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(63)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(64)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(65)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(66)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(67)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(68)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(69)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(70)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(71)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(72)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(73)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(74)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(75)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(76)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(77)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(78)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(79)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(80)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(81)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(82)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(83)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(84)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(85)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(86)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(87)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(88)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(89)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load inst "abs#3:else:not" "not(15)" "INTERFACE" -attr xrf 42918 -attr oid 637 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC4:acc#1.tmp(0)} -pin  "abs#3:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(1)} -pin  "abs#3:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(2)} -pin  "abs#3:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(3)} -pin  "abs#3:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(4)} -pin  "abs#3:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(5)} -pin  "abs#3:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(6)} -pin  "abs#3:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(7)} -pin  "abs#3:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(8)} -pin  "abs#3:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(9)} -pin  "abs#3:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(10)} -pin  "abs#3:else:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(11)} -pin  "abs#3:else:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(12)} -pin  "abs#3:else:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(13)} -pin  "abs#3:else:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {ACC4:acc#1.tmp(14)} -pin  "abs#3:else:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red1#1.sva).itm}
load net {abs#3:else:not.itm(0)} -pin  "abs#3:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(1)} -pin  "abs#3:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(2)} -pin  "abs#3:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(3)} -pin  "abs#3:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(4)} -pin  "abs#3:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(5)} -pin  "abs#3:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(6)} -pin  "abs#3:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(7)} -pin  "abs#3:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(8)} -pin  "abs#3:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(9)} -pin  "abs#3:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(10)} -pin  "abs#3:else:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(11)} -pin  "abs#3:else:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(12)} -pin  "abs#3:else:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(13)} -pin  "abs#3:else:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(14)} -pin  "abs#3:else:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load inst "abs#3:else:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 42919 -attr oid 638 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {abs#3:else:not.itm(0)} -pin  "abs#3:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(1)} -pin  "abs#3:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(2)} -pin  "abs#3:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(3)} -pin  "abs#3:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(4)} -pin  "abs#3:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(5)} -pin  "abs#3:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(6)} -pin  "abs#3:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(7)} -pin  "abs#3:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(8)} -pin  "abs#3:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(9)} -pin  "abs#3:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(10)} -pin  "abs#3:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(11)} -pin  "abs#3:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(12)} -pin  "abs#3:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(13)} -pin  "abs#3:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {abs#3:else:not.itm(14)} -pin  "abs#3:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:not.itm}
load net {PWR} -pin  "abs#3:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {abs#3:else:acc.itm(0)} -pin  "abs#3:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(1)} -pin  "abs#3:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(2)} -pin  "abs#3:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(3)} -pin  "abs#3:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(4)} -pin  "abs#3:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(5)} -pin  "abs#3:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(6)} -pin  "abs#3:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(7)} -pin  "abs#3:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(8)} -pin  "abs#3:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(9)} -pin  "abs#3:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(10)} -pin  "abs#3:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(11)} -pin  "abs#3:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(12)} -pin  "abs#3:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(13)} -pin  "abs#3:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(14)} -pin  "abs#3:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(15)} -pin  "abs#3:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load inst "mux#1" "mux(2,16)" "INTERFACE" -attr xrf 42920 -attr oid 639 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#1} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {abs#3:else:acc.itm(0)} -pin  "mux#1" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(1)} -pin  "mux#1" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(2)} -pin  "mux#1" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(3)} -pin  "mux#1" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(4)} -pin  "mux#1" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(5)} -pin  "mux#1" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(6)} -pin  "mux#1" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(7)} -pin  "mux#1" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(8)} -pin  "mux#1" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(9)} -pin  "mux#1" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(10)} -pin  "mux#1" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(11)} -pin  "mux#1" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(12)} -pin  "mux#1" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(13)} -pin  "mux#1" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(14)} -pin  "mux#1" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {abs#3:else:acc.itm(15)} -pin  "mux#1" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#3:else:acc.itm}
load net {ACC4:acc#1.tmp(0)} -pin  "mux#1" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(1)} -pin  "mux#1" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(2)} -pin  "mux#1" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(3)} -pin  "mux#1" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(4)} -pin  "mux#1" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(5)} -pin  "mux#1" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(6)} -pin  "mux#1" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(7)} -pin  "mux#1" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(8)} -pin  "mux#1" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(9)} -pin  "mux#1" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(10)} -pin  "mux#1" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(11)} -pin  "mux#1" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(12)} -pin  "mux#1" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(13)} -pin  "mux#1" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(14)} -pin  "mux#1" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {GND} -pin  "mux#1" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {ACC4:acc#1.tmp(15)} -pin  "mux#1" {S(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC4:acc#1.tmp).itm}
load net {abs:abs:return#3.lpi#1.dfm:mx0(0)} -pin  "mux#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(1)} -pin  "mux#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(2)} -pin  "mux#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(3)} -pin  "mux#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(4)} -pin  "mux#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(5)} -pin  "mux#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(6)} -pin  "mux#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(7)} -pin  "mux#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(8)} -pin  "mux#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(9)} -pin  "mux#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(10)} -pin  "mux#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(11)} -pin  "mux#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(12)} -pin  "mux#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(13)} -pin  "mux#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(14)} -pin  "mux#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(15)} -pin  "mux#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load inst "ACC4:mux" "mux(4,15)" "INTERFACE" -attr xrf 42921 -attr oid 640 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC4:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {DC} -pin  "ACC4:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#40}
load net {ry(2).lpi#1.sg1(0)} -pin  "ACC4:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(1)} -pin  "ACC4:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(2)} -pin  "ACC4:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(3)} -pin  "ACC4:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(4)} -pin  "ACC4:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(5)} -pin  "ACC4:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(6)} -pin  "ACC4:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(7)} -pin  "ACC4:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(8)} -pin  "ACC4:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(9)} -pin  "ACC4:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(10)} -pin  "ACC4:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(11)} -pin  "ACC4:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(12)} -pin  "ACC4:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(13)} -pin  "ACC4:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(14)} -pin  "ACC4:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {GND} -pin  "ACC4:mux" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {GND} -pin  "ACC4:mux" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#21}
load net {ry(0).lpi#1.sg1(0)} -pin  "ACC4:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(1)} -pin  "ACC4:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(2)} -pin  "ACC4:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(3)} -pin  "ACC4:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(4)} -pin  "ACC4:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(5)} -pin  "ACC4:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(6)} -pin  "ACC4:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(7)} -pin  "ACC4:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(8)} -pin  "ACC4:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(9)} -pin  "ACC4:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(10)} -pin  "ACC4:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(11)} -pin  "ACC4:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(12)} -pin  "ACC4:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(13)} -pin  "ACC4:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(14)} -pin  "ACC4:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {i#6.lpi#1(0)} -pin  "ACC4:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC4:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {ACC4:mux.itm(0)} -pin  "ACC4:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(1)} -pin  "ACC4:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(2)} -pin  "ACC4:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(3)} -pin  "ACC4:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(4)} -pin  "ACC4:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(5)} -pin  "ACC4:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(6)} -pin  "ACC4:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(7)} -pin  "ACC4:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(8)} -pin  "ACC4:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(9)} -pin  "ACC4:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(10)} -pin  "ACC4:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(11)} -pin  "ACC4:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(12)} -pin  "ACC4:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(13)} -pin  "ACC4:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(14)} -pin  "ACC4:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load inst "ACC4:mux#15" "mux(4,1)" "INTERFACE" -attr xrf 42922 -attr oid 641 -attr @path {/edge_detect/edge_detect:core/ACC4:mux#15} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC4:mux#15" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#41}
load net {ry(2).lpi#3} -pin  "ACC4:mux#15" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#3}
load net {GND} -pin  "ACC4:mux#15" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#22}
load net {ry(0).lpi#3} -pin  "ACC4:mux#15" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#3}
load net {i#6.lpi#1(0)} -pin  "ACC4:mux#15" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC4:mux#15" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {ACC4:mux#15.itm} -pin  "ACC4:mux#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:mux#15.itm}
load inst "ACC4:acc#1" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42923 -attr oid 642 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {red1#1.lpi#1(0)} -pin  "ACC4:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(1)} -pin  "ACC4:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(2)} -pin  "ACC4:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(3)} -pin  "ACC4:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(4)} -pin  "ACC4:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(5)} -pin  "ACC4:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(6)} -pin  "ACC4:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(7)} -pin  "ACC4:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(8)} -pin  "ACC4:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(9)} -pin  "ACC4:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(10)} -pin  "ACC4:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(11)} -pin  "ACC4:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(12)} -pin  "ACC4:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(13)} -pin  "ACC4:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(14)} -pin  "ACC4:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {red1#1.lpi#1(15)} -pin  "ACC4:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red1#1.lpi#1}
load net {ACC4:mux#15.itm} -pin  "ACC4:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(0)} -pin  "ACC4:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(1)} -pin  "ACC4:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(2)} -pin  "ACC4:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(3)} -pin  "ACC4:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(4)} -pin  "ACC4:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(5)} -pin  "ACC4:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(6)} -pin  "ACC4:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(7)} -pin  "ACC4:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(8)} -pin  "ACC4:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(9)} -pin  "ACC4:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(10)} -pin  "ACC4:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(11)} -pin  "ACC4:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(12)} -pin  "ACC4:acc#1" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(13)} -pin  "ACC4:acc#1" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(14)} -pin  "ACC4:acc#1" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:acc#1.tmp(0)} -pin  "ACC4:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(1)} -pin  "ACC4:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(2)} -pin  "ACC4:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(3)} -pin  "ACC4:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(4)} -pin  "ACC4:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(5)} -pin  "ACC4:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(6)} -pin  "ACC4:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(7)} -pin  "ACC4:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(8)} -pin  "ACC4:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(9)} -pin  "ACC4:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(10)} -pin  "ACC4:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(11)} -pin  "ACC4:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(12)} -pin  "ACC4:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(13)} -pin  "ACC4:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(14)} -pin  "ACC4:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load net {ACC4:acc#1.tmp(15)} -pin  "ACC4:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1.tmp}
load inst "abs#4:else:not" "not(15)" "INTERFACE" -attr xrf 42924 -attr oid 643 -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC4:acc#2.tmp(0)} -pin  "abs#4:else:not" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(1)} -pin  "abs#4:else:not" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(2)} -pin  "abs#4:else:not" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(3)} -pin  "abs#4:else:not" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(4)} -pin  "abs#4:else:not" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(5)} -pin  "abs#4:else:not" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(6)} -pin  "abs#4:else:not" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(7)} -pin  "abs#4:else:not" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(8)} -pin  "abs#4:else:not" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(9)} -pin  "abs#4:else:not" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(10)} -pin  "abs#4:else:not" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(11)} -pin  "abs#4:else:not" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(12)} -pin  "abs#4:else:not" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(13)} -pin  "abs#4:else:not" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {ACC4:acc#2.tmp(14)} -pin  "abs#4:else:not" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green1#1.sva).itm}
load net {abs#4:else:not.itm(0)} -pin  "abs#4:else:not" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(1)} -pin  "abs#4:else:not" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(2)} -pin  "abs#4:else:not" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(3)} -pin  "abs#4:else:not" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(4)} -pin  "abs#4:else:not" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(5)} -pin  "abs#4:else:not" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(6)} -pin  "abs#4:else:not" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(7)} -pin  "abs#4:else:not" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(8)} -pin  "abs#4:else:not" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(9)} -pin  "abs#4:else:not" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(10)} -pin  "abs#4:else:not" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(11)} -pin  "abs#4:else:not" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(12)} -pin  "abs#4:else:not" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(13)} -pin  "abs#4:else:not" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(14)} -pin  "abs#4:else:not" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load inst "abs#4:else:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 42925 -attr oid 644 -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {abs#4:else:not.itm(0)} -pin  "abs#4:else:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(1)} -pin  "abs#4:else:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(2)} -pin  "abs#4:else:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(3)} -pin  "abs#4:else:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(4)} -pin  "abs#4:else:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(5)} -pin  "abs#4:else:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(6)} -pin  "abs#4:else:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(7)} -pin  "abs#4:else:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(8)} -pin  "abs#4:else:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(9)} -pin  "abs#4:else:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(10)} -pin  "abs#4:else:acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(11)} -pin  "abs#4:else:acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(12)} -pin  "abs#4:else:acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(13)} -pin  "abs#4:else:acc" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {abs#4:else:not.itm(14)} -pin  "abs#4:else:acc" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:not.itm}
load net {PWR} -pin  "abs#4:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {abs#4:else:acc.itm(0)} -pin  "abs#4:else:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(1)} -pin  "abs#4:else:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(2)} -pin  "abs#4:else:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(3)} -pin  "abs#4:else:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(4)} -pin  "abs#4:else:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(5)} -pin  "abs#4:else:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(6)} -pin  "abs#4:else:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(7)} -pin  "abs#4:else:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(8)} -pin  "abs#4:else:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(9)} -pin  "abs#4:else:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(10)} -pin  "abs#4:else:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(11)} -pin  "abs#4:else:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(12)} -pin  "abs#4:else:acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(13)} -pin  "abs#4:else:acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(14)} -pin  "abs#4:else:acc" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(15)} -pin  "abs#4:else:acc" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load inst "mux#2" "mux(2,16)" "INTERFACE" -attr xrf 42926 -attr oid 645 -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux#2} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {abs#4:else:acc.itm(0)} -pin  "mux#2" {A0(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(1)} -pin  "mux#2" {A0(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(2)} -pin  "mux#2" {A0(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(3)} -pin  "mux#2" {A0(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(4)} -pin  "mux#2" {A0(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(5)} -pin  "mux#2" {A0(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(6)} -pin  "mux#2" {A0(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(7)} -pin  "mux#2" {A0(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(8)} -pin  "mux#2" {A0(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(9)} -pin  "mux#2" {A0(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(10)} -pin  "mux#2" {A0(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(11)} -pin  "mux#2" {A0(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(12)} -pin  "mux#2" {A0(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(13)} -pin  "mux#2" {A0(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(14)} -pin  "mux#2" {A0(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {abs#4:else:acc.itm(15)} -pin  "mux#2" {A0(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs#4:else:acc.itm}
load net {ACC4:acc#2.tmp(0)} -pin  "mux#2" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(1)} -pin  "mux#2" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(2)} -pin  "mux#2" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(3)} -pin  "mux#2" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(4)} -pin  "mux#2" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(5)} -pin  "mux#2" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(6)} -pin  "mux#2" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(7)} -pin  "mux#2" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(8)} -pin  "mux#2" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(9)} -pin  "mux#2" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(10)} -pin  "mux#2" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(11)} -pin  "mux#2" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(12)} -pin  "mux#2" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(13)} -pin  "mux#2" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(14)} -pin  "mux#2" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {GND} -pin  "mux#2" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {ACC4:acc#2.tmp(15)} -pin  "mux#2" {S(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC4:acc#2.tmp).itm}
load net {abs:abs:return#4.lpi#1.dfm:mx0(0)} -pin  "mux#2" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(1)} -pin  "mux#2" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(2)} -pin  "mux#2" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(3)} -pin  "mux#2" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(4)} -pin  "mux#2" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(5)} -pin  "mux#2" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(6)} -pin  "mux#2" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(7)} -pin  "mux#2" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(8)} -pin  "mux#2" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(9)} -pin  "mux#2" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(10)} -pin  "mux#2" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(11)} -pin  "mux#2" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(12)} -pin  "mux#2" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(13)} -pin  "mux#2" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(14)} -pin  "mux#2" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(15)} -pin  "mux#2" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load inst "ACC4:mux#13" "mux(4,15)" "INTERFACE" -attr xrf 42927 -attr oid 646 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC4:mux#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {DC} -pin  "ACC4:mux#13" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#42}
load net {gy(2).lpi#1.sg1(0)} -pin  "ACC4:mux#13" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(1)} -pin  "ACC4:mux#13" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(2)} -pin  "ACC4:mux#13" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(3)} -pin  "ACC4:mux#13" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(4)} -pin  "ACC4:mux#13" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(5)} -pin  "ACC4:mux#13" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(6)} -pin  "ACC4:mux#13" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(7)} -pin  "ACC4:mux#13" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(8)} -pin  "ACC4:mux#13" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(9)} -pin  "ACC4:mux#13" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(10)} -pin  "ACC4:mux#13" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(11)} -pin  "ACC4:mux#13" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(12)} -pin  "ACC4:mux#13" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(13)} -pin  "ACC4:mux#13" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(14)} -pin  "ACC4:mux#13" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {GND} -pin  "ACC4:mux#13" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {GND} -pin  "ACC4:mux#13" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#23}
load net {gy(0).lpi#1.sg1(0)} -pin  "ACC4:mux#13" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(1)} -pin  "ACC4:mux#13" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(2)} -pin  "ACC4:mux#13" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(3)} -pin  "ACC4:mux#13" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(4)} -pin  "ACC4:mux#13" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(5)} -pin  "ACC4:mux#13" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(6)} -pin  "ACC4:mux#13" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(7)} -pin  "ACC4:mux#13" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(8)} -pin  "ACC4:mux#13" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(9)} -pin  "ACC4:mux#13" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(10)} -pin  "ACC4:mux#13" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(11)} -pin  "ACC4:mux#13" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(12)} -pin  "ACC4:mux#13" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(13)} -pin  "ACC4:mux#13" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(14)} -pin  "ACC4:mux#13" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {i#6.lpi#1(0)} -pin  "ACC4:mux#13" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC4:mux#13" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {ACC4:mux#13.itm(0)} -pin  "ACC4:mux#13" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(1)} -pin  "ACC4:mux#13" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(2)} -pin  "ACC4:mux#13" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(3)} -pin  "ACC4:mux#13" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(4)} -pin  "ACC4:mux#13" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(5)} -pin  "ACC4:mux#13" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(6)} -pin  "ACC4:mux#13" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(7)} -pin  "ACC4:mux#13" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(8)} -pin  "ACC4:mux#13" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(9)} -pin  "ACC4:mux#13" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(10)} -pin  "ACC4:mux#13" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(11)} -pin  "ACC4:mux#13" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(12)} -pin  "ACC4:mux#13" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(13)} -pin  "ACC4:mux#13" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load net {ACC4:mux#13.itm(14)} -pin  "ACC4:mux#13" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#13.itm}
load inst "ACC4:mux#16" "mux(4,1)" "INTERFACE" -attr xrf 42928 -attr oid 647 -attr @path {/edge_detect/edge_detect:core/ACC4:mux#16} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC4:mux#16" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#43}
load net {gy(2).lpi#3} -pin  "ACC4:mux#16" {A1(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#3}
load net {GND} -pin  "ACC4:mux#16" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#24}
load net {gy(0).lpi#3} -pin  "ACC4:mux#16" {A3(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#3}
load net {i#6.lpi#1(0)} -pin  "ACC4:mux#16" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC4:mux#16" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {ACC4:mux#16.itm} -pin  "ACC4:mux#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:mux#16.itm}
load inst "ACC4:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42929 -attr oid 648 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {green1#1.lpi#1(0)} -pin  "ACC4:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(1)} -pin  "ACC4:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(2)} -pin  "ACC4:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(3)} -pin  "ACC4:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(4)} -pin  "ACC4:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(5)} -pin  "ACC4:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(6)} -pin  "ACC4:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(7)} -pin  "ACC4:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(8)} -pin  "ACC4:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(9)} -pin  "ACC4:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(10)} -pin  "ACC4:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(11)} -pin  "ACC4:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(12)} -pin  "ACC4:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(13)} -pin  "ACC4:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(14)} -pin  "ACC4:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {green1#1.lpi#1(15)} -pin  "ACC4:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green1#1.lpi#1}
load net {ACC4:mux#16.itm} -pin  "ACC4:acc#2" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(0)} -pin  "ACC4:acc#2" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(1)} -pin  "ACC4:acc#2" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(2)} -pin  "ACC4:acc#2" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(3)} -pin  "ACC4:acc#2" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(4)} -pin  "ACC4:acc#2" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(5)} -pin  "ACC4:acc#2" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(6)} -pin  "ACC4:acc#2" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(7)} -pin  "ACC4:acc#2" {B(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(8)} -pin  "ACC4:acc#2" {B(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(9)} -pin  "ACC4:acc#2" {B(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(10)} -pin  "ACC4:acc#2" {B(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(11)} -pin  "ACC4:acc#2" {B(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(12)} -pin  "ACC4:acc#2" {B(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(13)} -pin  "ACC4:acc#2" {B(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#13.itm(14)} -pin  "ACC4:acc#2" {B(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:acc#2.tmp(0)} -pin  "ACC4:acc#2" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(1)} -pin  "ACC4:acc#2" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(2)} -pin  "ACC4:acc#2" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(3)} -pin  "ACC4:acc#2" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(4)} -pin  "ACC4:acc#2" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(5)} -pin  "ACC4:acc#2" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(6)} -pin  "ACC4:acc#2" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(7)} -pin  "ACC4:acc#2" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(8)} -pin  "ACC4:acc#2" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(9)} -pin  "ACC4:acc#2" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(10)} -pin  "ACC4:acc#2" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(11)} -pin  "ACC4:acc#2" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(12)} -pin  "ACC4:acc#2" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(13)} -pin  "ACC4:acc#2" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(14)} -pin  "ACC4:acc#2" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load net {ACC4:acc#2.tmp(15)} -pin  "ACC4:acc#2" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2.tmp}
load inst "abs#5:else:not" "not(15)" "INTERFACE" -attr xrf 42930 -attr oid 649 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC4:acc#3.tmp(0)} -pin  "abs#5:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(1)} -pin  "abs#5:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(2)} -pin  "abs#5:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(3)} -pin  "abs#5:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(4)} -pin  "abs#5:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(5)} -pin  "abs#5:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(6)} -pin  "abs#5:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(7)} -pin  "abs#5:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(8)} -pin  "abs#5:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(9)} -pin  "abs#5:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(10)} -pin  "abs#5:else:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(11)} -pin  "abs#5:else:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(12)} -pin  "abs#5:else:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(13)} -pin  "abs#5:else:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {ACC4:acc#3.tmp(14)} -pin  "abs#5:else:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue1#1.sva).itm}
load net {abs#5:else:not.itm(0)} -pin  "abs#5:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(1)} -pin  "abs#5:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(2)} -pin  "abs#5:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(3)} -pin  "abs#5:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(4)} -pin  "abs#5:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(5)} -pin  "abs#5:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(6)} -pin  "abs#5:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(7)} -pin  "abs#5:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(8)} -pin  "abs#5:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(9)} -pin  "abs#5:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(10)} -pin  "abs#5:else:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(11)} -pin  "abs#5:else:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(12)} -pin  "abs#5:else:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(13)} -pin  "abs#5:else:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(14)} -pin  "abs#5:else:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load inst "abs#5:else:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 42931 -attr oid 650 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {abs#5:else:not.itm(0)} -pin  "abs#5:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(1)} -pin  "abs#5:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(2)} -pin  "abs#5:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(3)} -pin  "abs#5:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(4)} -pin  "abs#5:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(5)} -pin  "abs#5:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(6)} -pin  "abs#5:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(7)} -pin  "abs#5:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(8)} -pin  "abs#5:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(9)} -pin  "abs#5:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(10)} -pin  "abs#5:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(11)} -pin  "abs#5:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(12)} -pin  "abs#5:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(13)} -pin  "abs#5:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {abs#5:else:not.itm(14)} -pin  "abs#5:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:not.itm}
load net {PWR} -pin  "abs#5:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {abs#5:else:acc.itm(0)} -pin  "abs#5:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(1)} -pin  "abs#5:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(2)} -pin  "abs#5:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(3)} -pin  "abs#5:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(4)} -pin  "abs#5:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(5)} -pin  "abs#5:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(6)} -pin  "abs#5:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(7)} -pin  "abs#5:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(8)} -pin  "abs#5:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(9)} -pin  "abs#5:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(10)} -pin  "abs#5:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(11)} -pin  "abs#5:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(12)} -pin  "abs#5:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(13)} -pin  "abs#5:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(14)} -pin  "abs#5:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(15)} -pin  "abs#5:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load inst "mux#3" "mux(2,16)" "INTERFACE" -attr xrf 42932 -attr oid 651 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#3} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {abs#5:else:acc.itm(0)} -pin  "mux#3" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(1)} -pin  "mux#3" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(2)} -pin  "mux#3" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(3)} -pin  "mux#3" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(4)} -pin  "mux#3" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(5)} -pin  "mux#3" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(6)} -pin  "mux#3" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(7)} -pin  "mux#3" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(8)} -pin  "mux#3" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(9)} -pin  "mux#3" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(10)} -pin  "mux#3" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(11)} -pin  "mux#3" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(12)} -pin  "mux#3" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(13)} -pin  "mux#3" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(14)} -pin  "mux#3" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {abs#5:else:acc.itm(15)} -pin  "mux#3" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#5:else:acc.itm}
load net {ACC4:acc#3.tmp(0)} -pin  "mux#3" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(1)} -pin  "mux#3" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(2)} -pin  "mux#3" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(3)} -pin  "mux#3" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(4)} -pin  "mux#3" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(5)} -pin  "mux#3" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(6)} -pin  "mux#3" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(7)} -pin  "mux#3" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(8)} -pin  "mux#3" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(9)} -pin  "mux#3" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(10)} -pin  "mux#3" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(11)} -pin  "mux#3" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(12)} -pin  "mux#3" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(13)} -pin  "mux#3" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(14)} -pin  "mux#3" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {GND} -pin  "mux#3" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC4:acc#3.tmp(15)} -pin  "mux#3" {S(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC4:acc#3.tmp).itm}
load net {abs:abs:return#5.lpi#1.dfm:mx0(0)} -pin  "mux#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(1)} -pin  "mux#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(2)} -pin  "mux#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(3)} -pin  "mux#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(4)} -pin  "mux#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(5)} -pin  "mux#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(6)} -pin  "mux#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(7)} -pin  "mux#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(8)} -pin  "mux#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(9)} -pin  "mux#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(10)} -pin  "mux#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(11)} -pin  "mux#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(12)} -pin  "mux#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(13)} -pin  "mux#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(14)} -pin  "mux#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(15)} -pin  "mux#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load inst "ACC4:mux#14" "mux(4,15)" "INTERFACE" -attr xrf 42933 -attr oid 652 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC4:mux#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {DC} -pin  "ACC4:mux#14" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#44}
load net {by(2).lpi#1.sg1(0)} -pin  "ACC4:mux#14" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(1)} -pin  "ACC4:mux#14" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(2)} -pin  "ACC4:mux#14" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(3)} -pin  "ACC4:mux#14" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(4)} -pin  "ACC4:mux#14" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(5)} -pin  "ACC4:mux#14" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(6)} -pin  "ACC4:mux#14" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(7)} -pin  "ACC4:mux#14" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(8)} -pin  "ACC4:mux#14" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(9)} -pin  "ACC4:mux#14" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(10)} -pin  "ACC4:mux#14" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(11)} -pin  "ACC4:mux#14" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(12)} -pin  "ACC4:mux#14" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(13)} -pin  "ACC4:mux#14" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(14)} -pin  "ACC4:mux#14" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {GND} -pin  "ACC4:mux#14" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {GND} -pin  "ACC4:mux#14" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#25}
load net {by(0).lpi#1.sg1(0)} -pin  "ACC4:mux#14" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(1)} -pin  "ACC4:mux#14" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(2)} -pin  "ACC4:mux#14" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(3)} -pin  "ACC4:mux#14" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(4)} -pin  "ACC4:mux#14" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(5)} -pin  "ACC4:mux#14" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(6)} -pin  "ACC4:mux#14" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(7)} -pin  "ACC4:mux#14" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(8)} -pin  "ACC4:mux#14" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(9)} -pin  "ACC4:mux#14" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(10)} -pin  "ACC4:mux#14" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(11)} -pin  "ACC4:mux#14" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(12)} -pin  "ACC4:mux#14" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(13)} -pin  "ACC4:mux#14" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(14)} -pin  "ACC4:mux#14" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {i#6.lpi#1(0)} -pin  "ACC4:mux#14" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC4:mux#14" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {ACC4:mux#14.itm(0)} -pin  "ACC4:mux#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(1)} -pin  "ACC4:mux#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(2)} -pin  "ACC4:mux#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(3)} -pin  "ACC4:mux#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(4)} -pin  "ACC4:mux#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(5)} -pin  "ACC4:mux#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(6)} -pin  "ACC4:mux#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(7)} -pin  "ACC4:mux#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(8)} -pin  "ACC4:mux#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(9)} -pin  "ACC4:mux#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(10)} -pin  "ACC4:mux#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(11)} -pin  "ACC4:mux#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(12)} -pin  "ACC4:mux#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(13)} -pin  "ACC4:mux#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load net {ACC4:mux#14.itm(14)} -pin  "ACC4:mux#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#14.itm}
load inst "ACC4:mux#17" "mux(4,1)" "INTERFACE" -attr xrf 42934 -attr oid 653 -attr @path {/edge_detect/edge_detect:core/ACC4:mux#17} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC4:mux#17" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#45}
load net {by(2).lpi#3} -pin  "ACC4:mux#17" {A1(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#3}
load net {GND} -pin  "ACC4:mux#17" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#26}
load net {by(0).lpi#3} -pin  "ACC4:mux#17" {A3(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#3}
load net {i#6.lpi#1(0)} -pin  "ACC4:mux#17" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC4:mux#17" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {ACC4:mux#17.itm} -pin  "ACC4:mux#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:mux#17.itm}
load inst "ACC4:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42935 -attr oid 654 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {blue1#1.lpi#1(0)} -pin  "ACC4:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(1)} -pin  "ACC4:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(2)} -pin  "ACC4:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(3)} -pin  "ACC4:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(4)} -pin  "ACC4:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(5)} -pin  "ACC4:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(6)} -pin  "ACC4:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(7)} -pin  "ACC4:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(8)} -pin  "ACC4:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(9)} -pin  "ACC4:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(10)} -pin  "ACC4:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(11)} -pin  "ACC4:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(12)} -pin  "ACC4:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(13)} -pin  "ACC4:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(14)} -pin  "ACC4:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {blue1#1.lpi#1(15)} -pin  "ACC4:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue1#1.lpi#1}
load net {ACC4:mux#17.itm} -pin  "ACC4:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(0)} -pin  "ACC4:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(1)} -pin  "ACC4:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(2)} -pin  "ACC4:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(3)} -pin  "ACC4:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(4)} -pin  "ACC4:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(5)} -pin  "ACC4:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(6)} -pin  "ACC4:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(7)} -pin  "ACC4:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(8)} -pin  "ACC4:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(9)} -pin  "ACC4:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(10)} -pin  "ACC4:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(11)} -pin  "ACC4:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(12)} -pin  "ACC4:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(13)} -pin  "ACC4:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#14.itm(14)} -pin  "ACC4:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:acc#3.tmp(0)} -pin  "ACC4:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(1)} -pin  "ACC4:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(2)} -pin  "ACC4:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(3)} -pin  "ACC4:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(4)} -pin  "ACC4:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(5)} -pin  "ACC4:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(6)} -pin  "ACC4:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(7)} -pin  "ACC4:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(8)} -pin  "ACC4:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(9)} -pin  "ACC4:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(10)} -pin  "ACC4:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(11)} -pin  "ACC4:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(12)} -pin  "ACC4:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(13)} -pin  "ACC4:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(14)} -pin  "ACC4:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load net {ACC4:acc#3.tmp(15)} -pin  "ACC4:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3.tmp}
load inst "FRAME:intensity:acc#12" "add(7,0,6,0,8)" "INTERFACE" -attr xrf 42936 -attr oid 655 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12} -attr area 8.271060 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,8)"
load net {PWR} -pin  "FRAME:intensity:acc#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {acc.psp.sva(9)} -pin  "FRAME:intensity:acc#12" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {acc.psp.sva(9)} -pin  "FRAME:intensity:acc#12" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {GND} -pin  "FRAME:intensity:acc#12" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {acc.psp.sva(5)} -pin  "FRAME:intensity:acc#12" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {GND} -pin  "FRAME:intensity:acc#12" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {acc.psp.sva(7)} -pin  "FRAME:intensity:acc#12" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {acc.imod#1.sva(1)} -pin  "FRAME:intensity:acc#12" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#204.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:intensity:acc#12" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#204.itm}
load net {GND} -pin  "FRAME:intensity:acc#12" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#204.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:intensity:acc#12" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#204.itm}
load net {GND} -pin  "FRAME:intensity:acc#12" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#204.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:intensity:acc#12" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#204.itm}
load net {FRAME:intensity:acc#12.itm(0)} -pin  "FRAME:intensity:acc#12" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {FRAME:intensity:acc#12.itm(1)} -pin  "FRAME:intensity:acc#12" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {FRAME:intensity:acc#12.itm(2)} -pin  "FRAME:intensity:acc#12" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {FRAME:intensity:acc#12.itm(3)} -pin  "FRAME:intensity:acc#12" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {FRAME:intensity:acc#12.itm(4)} -pin  "FRAME:intensity:acc#12" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {FRAME:intensity:acc#12.itm(5)} -pin  "FRAME:intensity:acc#12" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {FRAME:intensity:acc#12.itm(6)} -pin  "FRAME:intensity:acc#12" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load net {FRAME:intensity:acc#12.itm(7)} -pin  "FRAME:intensity:acc#12" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#12.itm}
load inst "FRAME:intensity:not#12" "not(1)" "INTERFACE" -attr xrf 42937 -attr oid 656 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#12} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(1)} -pin  "FRAME:intensity:not#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#2.itm}
load net {FRAME:intensity:not#12.itm} -pin  "FRAME:intensity:not#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#12.itm}
load inst "FRAME:intensity:not#23" "not(1)" "INTERFACE" -attr xrf 42938 -attr oid 657 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#23} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "FRAME:intensity:not#23" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#4.itm}
load net {FRAME:intensity:not#23.itm} -pin  "FRAME:intensity:not#23" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#23.itm}
load inst "FRAME:intensity:acc#17" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 42939 -attr oid 658 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#17} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4)"
load net {PWR} -pin  "FRAME:intensity:acc#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.imod#1.sva(0)} -pin  "FRAME:intensity:acc#17" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {PWR} -pin  "FRAME:intensity:acc#17" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {FRAME:intensity:not#23.itm} -pin  "FRAME:intensity:acc#17" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#80.itm}
load net {FRAME:intensity:not#12.itm} -pin  "FRAME:intensity:acc#17" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#80.itm}
load net {FRAME:intensity:acc#17.itm(0)} -pin  "FRAME:intensity:acc#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#17.itm}
load net {FRAME:intensity:acc#17.itm(1)} -pin  "FRAME:intensity:acc#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#17.itm}
load net {FRAME:intensity:acc#17.itm(2)} -pin  "FRAME:intensity:acc#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#17.itm}
load inst "FRAME:intensity:not#20" "not(1)" "INTERFACE" -attr xrf 42940 -attr oid 659 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:intensity:acc#17.itm(2)} -pin  "FRAME:intensity:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#12.itm}
load net {FRAME:intensity:not#20.itm} -pin  "FRAME:intensity:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#20.itm}
load inst "FRAME:intensity:acc#14" "add(9,-1,8,0,9)" "INTERFACE" -attr xrf 42941 -attr oid 660 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14} -attr area 10.253676 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,0,10)"
load net {PWR} -pin  "FRAME:intensity:acc#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {acc.psp.sva(5)} -pin  "FRAME:intensity:acc#14" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {acc.psp.sva(5)} -pin  "FRAME:intensity:acc#14" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {GND} -pin  "FRAME:intensity:acc#14" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {acc.psp.sva(9)} -pin  "FRAME:intensity:acc#14" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {GND} -pin  "FRAME:intensity:acc#14" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {acc.psp.sva(9)} -pin  "FRAME:intensity:acc#14" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {GND} -pin  "FRAME:intensity:acc#14" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {acc.psp.sva(9)} -pin  "FRAME:intensity:acc#14" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {FRAME:intensity:not#20.itm} -pin  "FRAME:intensity:acc#14" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#12.itm(1)} -pin  "FRAME:intensity:acc#14" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#12.itm(2)} -pin  "FRAME:intensity:acc#14" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#12.itm(3)} -pin  "FRAME:intensity:acc#14" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#12.itm(4)} -pin  "FRAME:intensity:acc#14" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#12.itm(5)} -pin  "FRAME:intensity:acc#14" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#12.itm(6)} -pin  "FRAME:intensity:acc#14" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#12.itm(7)} -pin  "FRAME:intensity:acc#14" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#77.itm}
load net {FRAME:intensity:acc#14.itm(0)} -pin  "FRAME:intensity:acc#14" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(1)} -pin  "FRAME:intensity:acc#14" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(2)} -pin  "FRAME:intensity:acc#14" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(3)} -pin  "FRAME:intensity:acc#14" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(4)} -pin  "FRAME:intensity:acc#14" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(5)} -pin  "FRAME:intensity:acc#14" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(6)} -pin  "FRAME:intensity:acc#14" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(7)} -pin  "FRAME:intensity:acc#14" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load net {FRAME:intensity:acc#14.itm(8)} -pin  "FRAME:intensity:acc#14" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#14.itm}
load inst "FRAME:intensity:acc#18" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 42942 -attr oid 661 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {acc.psp.sva(7)} -pin  "FRAME:intensity:acc#18" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {acc.psp.sva(7)} -pin  "FRAME:intensity:acc#18" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {GND} -pin  "FRAME:intensity:acc#18" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {acc.psp.sva(11)} -pin  "FRAME:intensity:acc#18" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {GND} -pin  "FRAME:intensity:acc#18" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {acc.psp.sva(11)} -pin  "FRAME:intensity:acc#18" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {GND} -pin  "FRAME:intensity:acc#18" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {acc.psp.sva(11)} -pin  "FRAME:intensity:acc#18" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {FRAME:intensity:acc#14.itm(1)} -pin  "FRAME:intensity:acc#18" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(2)} -pin  "FRAME:intensity:acc#18" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(3)} -pin  "FRAME:intensity:acc#18" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(4)} -pin  "FRAME:intensity:acc#18" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(5)} -pin  "FRAME:intensity:acc#18" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(6)} -pin  "FRAME:intensity:acc#18" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(7)} -pin  "FRAME:intensity:acc#18" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#14.itm(8)} -pin  "FRAME:intensity:acc#18" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#13.itm}
load net {FRAME:intensity:acc#18.itm(0)} -pin  "FRAME:intensity:acc#18" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(1)} -pin  "FRAME:intensity:acc#18" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(2)} -pin  "FRAME:intensity:acc#18" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(3)} -pin  "FRAME:intensity:acc#18" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(4)} -pin  "FRAME:intensity:acc#18" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(5)} -pin  "FRAME:intensity:acc#18" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(6)} -pin  "FRAME:intensity:acc#18" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(7)} -pin  "FRAME:intensity:acc#18" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load net {FRAME:intensity:acc#18.itm(8)} -pin  "FRAME:intensity:acc#18" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#18.itm}
load inst "FRAME:intensity:acc#9" "add(3,0,3,1,4)" "INTERFACE" -attr xrf 42943 -attr oid 662 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#9} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4)"
load net {PWR} -pin  "FRAME:intensity:acc#9" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {acc.psp.sva(1)} -pin  "FRAME:intensity:acc#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {acc.psp.sva(3)} -pin  "FRAME:intensity:acc#9" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {acc.psp.sva(3)} -pin  "FRAME:intensity:acc#9" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {acc.psp.sva(2)} -pin  "FRAME:intensity:acc#9" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {PWR} -pin  "FRAME:intensity:acc#9" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {FRAME:intensity:acc#9.itm(0)} -pin  "FRAME:intensity:acc#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#9.itm}
load net {FRAME:intensity:acc#9.itm(1)} -pin  "FRAME:intensity:acc#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#9.itm}
load net {FRAME:intensity:acc#9.itm(2)} -pin  "FRAME:intensity:acc#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#9.itm}
load net {FRAME:intensity:acc#9.itm(3)} -pin  "FRAME:intensity:acc#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#9.itm}
load inst "FRAME:intensity:acc#10" "add(4,1,3,1,5)" "INTERFACE" -attr xrf 42944 -attr oid 663 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#10} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,1,5)"
load net {PWR} -pin  "FRAME:intensity:acc#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {FRAME:intensity:acc#9.itm(1)} -pin  "FRAME:intensity:acc#10" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {FRAME:intensity:acc#9.itm(2)} -pin  "FRAME:intensity:acc#10" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {FRAME:intensity:acc#9.itm(3)} -pin  "FRAME:intensity:acc#10" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {acc.psp.sva(4)} -pin  "FRAME:intensity:acc#10" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#69.itm}
load net {acc#1.psp.sva(2)} -pin  "FRAME:intensity:acc#10" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#69.itm}
load net {acc#1.psp.sva(3)} -pin  "FRAME:intensity:acc#10" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#69.itm}
load net {FRAME:intensity:acc#10.itm(0)} -pin  "FRAME:intensity:acc#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#10.itm}
load net {FRAME:intensity:acc#10.itm(1)} -pin  "FRAME:intensity:acc#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#10.itm}
load net {FRAME:intensity:acc#10.itm(2)} -pin  "FRAME:intensity:acc#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#10.itm}
load net {FRAME:intensity:acc#10.itm(3)} -pin  "FRAME:intensity:acc#10" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#10.itm}
load net {FRAME:intensity:acc#10.itm(4)} -pin  "FRAME:intensity:acc#10" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#10.itm}
load inst "FRAME:intensity:acc#11" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 42945 -attr oid 664 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "FRAME:intensity:acc#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {FRAME:intensity:acc#10.itm(1)} -pin  "FRAME:intensity:acc#11" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {FRAME:intensity:acc#10.itm(2)} -pin  "FRAME:intensity:acc#11" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {FRAME:intensity:acc#10.itm(3)} -pin  "FRAME:intensity:acc#11" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {FRAME:intensity:acc#10.itm(4)} -pin  "FRAME:intensity:acc#11" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {acc#1.psp.sva(1)} -pin  "FRAME:intensity:acc#11" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#71.itm}
load net {acc.psp.sva(11)} -pin  "FRAME:intensity:acc#11" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#71.itm}
load net {acc.psp.sva(11)} -pin  "FRAME:intensity:acc#11" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#71.itm}
load net {acc.psp.sva(4)} -pin  "FRAME:intensity:acc#11" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#71.itm}
load net {acc.psp.sva(7)} -pin  "FRAME:intensity:acc#11" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#71.itm}
load net {FRAME:intensity:acc#11.itm(0)} -pin  "FRAME:intensity:acc#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load net {FRAME:intensity:acc#11.itm(1)} -pin  "FRAME:intensity:acc#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load net {FRAME:intensity:acc#11.itm(2)} -pin  "FRAME:intensity:acc#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load net {FRAME:intensity:acc#11.itm(3)} -pin  "FRAME:intensity:acc#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load net {FRAME:intensity:acc#11.itm(4)} -pin  "FRAME:intensity:acc#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load net {FRAME:intensity:acc#11.itm(5)} -pin  "FRAME:intensity:acc#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load net {FRAME:intensity:acc#11.itm(6)} -pin  "FRAME:intensity:acc#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#11.itm}
load inst "FRAME:intensity:not#21" "not(1)" "INTERFACE" -attr xrf 42946 -attr oid 665 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#21} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "FRAME:intensity:not#21" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#3.itm}
load net {FRAME:intensity:not#21.itm} -pin  "FRAME:intensity:not#21" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#21.itm}
load inst "FRAME:intensity:acc#13" "add(8,0,7,1,9)" "INTERFACE" -attr xrf 42947 -attr oid 666 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,1,9)"
load net {PWR} -pin  "FRAME:intensity:acc#13" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(8)} -pin  "FRAME:intensity:acc#13" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {GND} -pin  "FRAME:intensity:acc#13" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(8)} -pin  "FRAME:intensity:acc#13" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {GND} -pin  "FRAME:intensity:acc#13" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(8)} -pin  "FRAME:intensity:acc#13" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {GND} -pin  "FRAME:intensity:acc#13" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(8)} -pin  "FRAME:intensity:acc#13" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {FRAME:intensity:not#21.itm} -pin  "FRAME:intensity:acc#13" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:acc#11.itm(1)} -pin  "FRAME:intensity:acc#13" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:acc#11.itm(2)} -pin  "FRAME:intensity:acc#13" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:acc#11.itm(3)} -pin  "FRAME:intensity:acc#13" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:acc#11.itm(4)} -pin  "FRAME:intensity:acc#13" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:acc#11.itm(5)} -pin  "FRAME:intensity:acc#13" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:acc#11.itm(6)} -pin  "FRAME:intensity:acc#13" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#74.itm}
load net {FRAME:intensity:acc#13.itm(0)} -pin  "FRAME:intensity:acc#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(1)} -pin  "FRAME:intensity:acc#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(2)} -pin  "FRAME:intensity:acc#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(3)} -pin  "FRAME:intensity:acc#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(4)} -pin  "FRAME:intensity:acc#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(5)} -pin  "FRAME:intensity:acc#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(6)} -pin  "FRAME:intensity:acc#13" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(7)} -pin  "FRAME:intensity:acc#13" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load net {FRAME:intensity:acc#13.itm(8)} -pin  "FRAME:intensity:acc#13" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#13.itm}
load inst "FRAME:intensity:acc#15" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 42948 -attr oid 667 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {acc.psp.sva(10)} -pin  "FRAME:intensity:acc#15" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {GND} -pin  "FRAME:intensity:acc#15" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {acc.psp.sva(10)} -pin  "FRAME:intensity:acc#15" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {GND} -pin  "FRAME:intensity:acc#15" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {acc.psp.sva(10)} -pin  "FRAME:intensity:acc#15" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {GND} -pin  "FRAME:intensity:acc#15" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {acc.psp.sva(10)} -pin  "FRAME:intensity:acc#15" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {GND} -pin  "FRAME:intensity:acc#15" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {acc.psp.sva(10)} -pin  "FRAME:intensity:acc#15" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:intensity:acc#13.itm(1)} -pin  "FRAME:intensity:acc#15" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(2)} -pin  "FRAME:intensity:acc#15" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(3)} -pin  "FRAME:intensity:acc#15" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(4)} -pin  "FRAME:intensity:acc#15" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(5)} -pin  "FRAME:intensity:acc#15" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(6)} -pin  "FRAME:intensity:acc#15" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(7)} -pin  "FRAME:intensity:acc#15" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#13.itm(8)} -pin  "FRAME:intensity:acc#15" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc.itm}
load net {FRAME:intensity:acc#15.itm(0)} -pin  "FRAME:intensity:acc#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(1)} -pin  "FRAME:intensity:acc#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(2)} -pin  "FRAME:intensity:acc#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(3)} -pin  "FRAME:intensity:acc#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(4)} -pin  "FRAME:intensity:acc#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(5)} -pin  "FRAME:intensity:acc#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(6)} -pin  "FRAME:intensity:acc#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(7)} -pin  "FRAME:intensity:acc#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(8)} -pin  "FRAME:intensity:acc#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(9)} -pin  "FRAME:intensity:acc#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load inst "FRAME:intensity:acc" "add(10,0,10,1,12)" "INTERFACE" -attr xrf 42949 -attr oid 668 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc} -attr area 11.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {FRAME:intensity:acc#18.itm(0)} -pin  "FRAME:intensity:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(1)} -pin  "FRAME:intensity:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(2)} -pin  "FRAME:intensity:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(3)} -pin  "FRAME:intensity:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(4)} -pin  "FRAME:intensity:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(5)} -pin  "FRAME:intensity:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(6)} -pin  "FRAME:intensity:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(7)} -pin  "FRAME:intensity:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#18.itm(8)} -pin  "FRAME:intensity:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {acc.psp.sva(11)} -pin  "FRAME:intensity:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#81.itm}
load net {FRAME:intensity:acc#15.itm(0)} -pin  "FRAME:intensity:acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(1)} -pin  "FRAME:intensity:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(2)} -pin  "FRAME:intensity:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(3)} -pin  "FRAME:intensity:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(4)} -pin  "FRAME:intensity:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(5)} -pin  "FRAME:intensity:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(6)} -pin  "FRAME:intensity:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(7)} -pin  "FRAME:intensity:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(8)} -pin  "FRAME:intensity:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc#15.itm(9)} -pin  "FRAME:intensity:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#15.itm}
load net {FRAME:intensity:acc.psp.sva(0)} -pin  "FRAME:intensity:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(1)} -pin  "FRAME:intensity:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(2)} -pin  "FRAME:intensity:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(3)} -pin  "FRAME:intensity:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(4)} -pin  "FRAME:intensity:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(5)} -pin  "FRAME:intensity:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(6)} -pin  "FRAME:intensity:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(7)} -pin  "FRAME:intensity:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(8)} -pin  "FRAME:intensity:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(9)} -pin  "FRAME:intensity:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(10)} -pin  "FRAME:intensity:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load net {FRAME:intensity:acc.psp.sva(11)} -pin  "FRAME:intensity:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc.psp.sva}
load inst "FRAME:not#8" "not(6)" "INTERFACE" -attr xrf 42950 -attr oid 669 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {green#3.sva(10)} -pin  "FRAME:not#8" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva)#1.itm}
load net {green#3.sva(11)} -pin  "FRAME:not#8" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva)#1.itm}
load net {green#3.sva(12)} -pin  "FRAME:not#8" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva)#1.itm}
load net {green#3.sva(13)} -pin  "FRAME:not#8" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva)#1.itm}
load net {green#3.sva(14)} -pin  "FRAME:not#8" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva)#1.itm}
load net {green#3.sva(15)} -pin  "FRAME:not#8" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva)#1.itm}
load net {FRAME:not#8.itm(0)} -pin  "FRAME:not#8" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load net {FRAME:not#8.itm(1)} -pin  "FRAME:not#8" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load net {FRAME:not#8.itm(2)} -pin  "FRAME:not#8" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load net {FRAME:not#8.itm(3)} -pin  "FRAME:not#8" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load net {FRAME:not#8.itm(4)} -pin  "FRAME:not#8" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load net {FRAME:not#8.itm(5)} -pin  "FRAME:not#8" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load inst "FRAME:if#14:acc" "add(7,-1,1,0,7)" "INTERFACE" -attr xrf 42951 -attr oid 670 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,2,1,7)"
load net {FRAME:not#8.itm(0)} -pin  "FRAME:if#14:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:not#8.itm(1)} -pin  "FRAME:if#14:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:not#8.itm(2)} -pin  "FRAME:if#14:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:not#8.itm(3)} -pin  "FRAME:if#14:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:not#8.itm(4)} -pin  "FRAME:if#14:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:not#8.itm(5)} -pin  "FRAME:if#14:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {PWR} -pin  "FRAME:if#14:acc" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {PWR} -pin  "FRAME:if#14:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#14:acc.itm(0)} -pin  "FRAME:if#14:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc.itm}
load net {FRAME:if#14:acc.itm(1)} -pin  "FRAME:if#14:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc.itm}
load net {FRAME:if#14:acc.itm(2)} -pin  "FRAME:if#14:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc.itm}
load net {FRAME:if#14:acc.itm(3)} -pin  "FRAME:if#14:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc.itm}
load net {FRAME:if#14:acc.itm(4)} -pin  "FRAME:if#14:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc.itm}
load net {FRAME:if#14:acc.itm(5)} -pin  "FRAME:if#14:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "FRAME:if#14:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#14:acc.itm}
load inst "or#42" "or(2,10)" "INTERFACE" -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {green#3.sva(0)} -pin  "or#42" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(1)} -pin  "or#42" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(2)} -pin  "or#42" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(3)} -pin  "or#42" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(4)} -pin  "or#42" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(5)} -pin  "or#42" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(6)} -pin  "or#42" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(7)} -pin  "or#42" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(8)} -pin  "or#42" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {green#3.sva(9)} -pin  "or#42" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#3.sva).itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {FRAME:if#14:acc.itm(6)} -pin  "or#42" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {or#42.itm(0)} -pin  "or#42" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(1)} -pin  "or#42" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(2)} -pin  "or#42" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(3)} -pin  "or#42" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(4)} -pin  "or#42" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(5)} -pin  "or#42" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(6)} -pin  "or#42" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(7)} -pin  "or#42" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(8)} -pin  "or#42" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(9)} -pin  "or#42" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load inst "FRAME:not#9" "not(6)" "INTERFACE" -attr xrf 42952 -attr oid 671 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {blue#3.sva(10)} -pin  "FRAME:not#9" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva)#1.itm}
load net {blue#3.sva(11)} -pin  "FRAME:not#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva)#1.itm}
load net {blue#3.sva(12)} -pin  "FRAME:not#9" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva)#1.itm}
load net {blue#3.sva(13)} -pin  "FRAME:not#9" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva)#1.itm}
load net {blue#3.sva(14)} -pin  "FRAME:not#9" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva)#1.itm}
load net {blue#3.sva(15)} -pin  "FRAME:not#9" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva)#1.itm}
load net {FRAME:not#9.itm(0)} -pin  "FRAME:not#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9.itm}
load net {FRAME:not#9.itm(1)} -pin  "FRAME:not#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9.itm}
load net {FRAME:not#9.itm(2)} -pin  "FRAME:not#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9.itm}
load net {FRAME:not#9.itm(3)} -pin  "FRAME:not#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9.itm}
load net {FRAME:not#9.itm(4)} -pin  "FRAME:not#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9.itm}
load net {FRAME:not#9.itm(5)} -pin  "FRAME:not#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#9.itm}
load inst "FRAME:if#16:acc" "add(7,-1,1,0,7)" "INTERFACE" -attr xrf 42953 -attr oid 672 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,2,1,7)"
load net {FRAME:not#9.itm(0)} -pin  "FRAME:if#16:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {FRAME:not#9.itm(1)} -pin  "FRAME:if#16:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {FRAME:not#9.itm(2)} -pin  "FRAME:if#16:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {FRAME:not#9.itm(3)} -pin  "FRAME:if#16:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {FRAME:not#9.itm(4)} -pin  "FRAME:if#16:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {FRAME:not#9.itm(5)} -pin  "FRAME:if#16:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {PWR} -pin  "FRAME:if#16:acc" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {PWR} -pin  "FRAME:if#16:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#16:acc.itm(0)} -pin  "FRAME:if#16:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc.itm}
load net {FRAME:if#16:acc.itm(1)} -pin  "FRAME:if#16:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc.itm}
load net {FRAME:if#16:acc.itm(2)} -pin  "FRAME:if#16:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc.itm}
load net {FRAME:if#16:acc.itm(3)} -pin  "FRAME:if#16:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc.itm}
load net {FRAME:if#16:acc.itm(4)} -pin  "FRAME:if#16:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc.itm}
load net {FRAME:if#16:acc.itm(5)} -pin  "FRAME:if#16:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "FRAME:if#16:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#16:acc.itm}
load inst "or#43" "or(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {blue#3.sva(0)} -pin  "or#43" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(1)} -pin  "or#43" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(2)} -pin  "or#43" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(3)} -pin  "or#43" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(4)} -pin  "or#43" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(5)} -pin  "or#43" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(6)} -pin  "or#43" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(7)} -pin  "or#43" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(8)} -pin  "or#43" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {blue#3.sva(9)} -pin  "or#43" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#3.sva).itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {FRAME:if#16:acc.itm(6)} -pin  "or#43" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {or#43.itm(0)} -pin  "or#43" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(1)} -pin  "or#43" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(2)} -pin  "or#43" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(3)} -pin  "or#43" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(4)} -pin  "or#43" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(5)} -pin  "or#43" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(6)} -pin  "or#43" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(7)} -pin  "or#43" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(8)} -pin  "or#43" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(9)} -pin  "or#43" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load inst "FRAME:intensity:acc#2" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 42954 -attr oid 673 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {or#42.itm(0)} -pin  "FRAME:intensity:acc#2" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(1)} -pin  "FRAME:intensity:acc#2" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(2)} -pin  "FRAME:intensity:acc#2" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(3)} -pin  "FRAME:intensity:acc#2" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(4)} -pin  "FRAME:intensity:acc#2" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(5)} -pin  "FRAME:intensity:acc#2" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(6)} -pin  "FRAME:intensity:acc#2" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(7)} -pin  "FRAME:intensity:acc#2" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(8)} -pin  "FRAME:intensity:acc#2" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#42.itm(9)} -pin  "FRAME:intensity:acc#2" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/or#42.itm}
load net {or#43.itm(0)} -pin  "FRAME:intensity:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(1)} -pin  "FRAME:intensity:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(2)} -pin  "FRAME:intensity:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(3)} -pin  "FRAME:intensity:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(4)} -pin  "FRAME:intensity:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(5)} -pin  "FRAME:intensity:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(6)} -pin  "FRAME:intensity:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(7)} -pin  "FRAME:intensity:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(8)} -pin  "FRAME:intensity:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {or#43.itm(9)} -pin  "FRAME:intensity:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#43.itm}
load net {FRAME:intensity:acc#2.itm(0)} -pin  "FRAME:intensity:acc#2" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(1)} -pin  "FRAME:intensity:acc#2" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(2)} -pin  "FRAME:intensity:acc#2" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(3)} -pin  "FRAME:intensity:acc#2" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(4)} -pin  "FRAME:intensity:acc#2" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(5)} -pin  "FRAME:intensity:acc#2" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(6)} -pin  "FRAME:intensity:acc#2" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(7)} -pin  "FRAME:intensity:acc#2" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(8)} -pin  "FRAME:intensity:acc#2" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(9)} -pin  "FRAME:intensity:acc#2" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(10)} -pin  "FRAME:intensity:acc#2" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load inst "FRAME:not#7" "not(6)" "INTERFACE" -attr xrf 42955 -attr oid 674 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {red#3.sva(10)} -pin  "FRAME:not#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva)#1.itm}
load net {red#3.sva(11)} -pin  "FRAME:not#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva)#1.itm}
load net {red#3.sva(12)} -pin  "FRAME:not#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva)#1.itm}
load net {red#3.sva(13)} -pin  "FRAME:not#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva)#1.itm}
load net {red#3.sva(14)} -pin  "FRAME:not#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva)#1.itm}
load net {red#3.sva(15)} -pin  "FRAME:not#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva)#1.itm}
load net {FRAME:not#7.itm(0)} -pin  "FRAME:not#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load net {FRAME:not#7.itm(1)} -pin  "FRAME:not#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load net {FRAME:not#7.itm(2)} -pin  "FRAME:not#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load net {FRAME:not#7.itm(3)} -pin  "FRAME:not#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load net {FRAME:not#7.itm(4)} -pin  "FRAME:not#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load net {FRAME:not#7.itm(5)} -pin  "FRAME:not#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load inst "FRAME:if#12:acc" "add(7,-1,1,0,7)" "INTERFACE" -attr xrf 42956 -attr oid 675 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,2,1,7)"
load net {FRAME:not#7.itm(0)} -pin  "FRAME:if#12:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:not#7.itm(1)} -pin  "FRAME:if#12:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:not#7.itm(2)} -pin  "FRAME:if#12:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:not#7.itm(3)} -pin  "FRAME:if#12:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:not#7.itm(4)} -pin  "FRAME:if#12:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:not#7.itm(5)} -pin  "FRAME:if#12:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {PWR} -pin  "FRAME:if#12:acc" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {PWR} -pin  "FRAME:if#12:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#12:acc.itm(0)} -pin  "FRAME:if#12:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc.itm}
load net {FRAME:if#12:acc.itm(1)} -pin  "FRAME:if#12:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc.itm}
load net {FRAME:if#12:acc.itm(2)} -pin  "FRAME:if#12:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc.itm}
load net {FRAME:if#12:acc.itm(3)} -pin  "FRAME:if#12:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc.itm}
load net {FRAME:if#12:acc.itm(4)} -pin  "FRAME:if#12:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc.itm}
load net {FRAME:if#12:acc.itm(5)} -pin  "FRAME:if#12:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "FRAME:if#12:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#12:acc.itm}
load inst "or#44" "or(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {red#3.sva(0)} -pin  "or#44" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(1)} -pin  "or#44" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(2)} -pin  "or#44" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(3)} -pin  "or#44" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(4)} -pin  "or#44" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(5)} -pin  "or#44" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(6)} -pin  "or#44" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(7)} -pin  "or#44" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(8)} -pin  "or#44" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {red#3.sva(9)} -pin  "or#44" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#3.sva).itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {FRAME:if#12:acc.itm(6)} -pin  "or#44" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {or#44.itm(0)} -pin  "or#44" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(1)} -pin  "or#44" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(2)} -pin  "or#44" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(3)} -pin  "or#44" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(4)} -pin  "or#44" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(5)} -pin  "or#44" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(6)} -pin  "or#44" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(7)} -pin  "or#44" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(8)} -pin  "or#44" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(9)} -pin  "or#44" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load inst "acc" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 42957 -attr oid 676 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {FRAME:intensity:acc#2.itm(0)} -pin  "acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(1)} -pin  "acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(2)} -pin  "acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(3)} -pin  "acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(4)} -pin  "acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(5)} -pin  "acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(6)} -pin  "acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(7)} -pin  "acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(8)} -pin  "acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(9)} -pin  "acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {FRAME:intensity:acc#2.itm(10)} -pin  "acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#2.itm}
load net {or#44.itm(0)} -pin  "acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(1)} -pin  "acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(2)} -pin  "acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(3)} -pin  "acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(4)} -pin  "acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(5)} -pin  "acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(6)} -pin  "acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(7)} -pin  "acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(8)} -pin  "acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {or#44.itm(9)} -pin  "acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/or#44.itm}
load net {acc.psp.sva(0)} -pin  "acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(1)} -pin  "acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(2)} -pin  "acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(3)} -pin  "acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(4)} -pin  "acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(5)} -pin  "acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(6)} -pin  "acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(7)} -pin  "acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(8)} -pin  "acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(9)} -pin  "acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(10)} -pin  "acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(11)} -pin  "acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load inst "FRAME:intensity:acc#8" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 42958 -attr oid 677 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#8} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#1.psp.sva(1)} -pin  "FRAME:intensity:acc#8" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(acc#1.psp.sva)#2.itm}
load net {acc#1.psp.sva(0)} -pin  "FRAME:intensity:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc#1.psp.sva)#3.itm}
load net {FRAME:intensity:acc#8.itm(0)} -pin  "FRAME:intensity:acc#8" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#8.itm}
load net {FRAME:intensity:acc#8.itm(1)} -pin  "FRAME:intensity:acc#8" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#8.itm}
load inst "acc#2" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 42959 -attr oid 678 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#2} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {FRAME:intensity:acc#8.itm(0)} -pin  "acc#2" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#8.itm}
load net {FRAME:intensity:acc#8.itm(1)} -pin  "acc#2" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#8.itm}
load net {acc#1.psp.sva(2)} -pin  "acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc#1.psp.sva).itm}
load net {acc#1.psp.sva(3)} -pin  "acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc#1.psp.sva).itm}
load net {acc.imod#1.sva(0)} -pin  "acc#2" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(1)} -pin  "acc#2" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(2)} -pin  "acc#2" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load inst "FRAME:intensity:not#1" "not(1)" "INTERFACE" -attr xrf 42960 -attr oid 679 -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(3)} -pin  "FRAME:intensity:not#1" {A(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#7.itm}
load net {FRAME:intensity:not#1.itm} -pin  "FRAME:intensity:not#1" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#1.itm}
load inst "FRAME:intensity:acc#4" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 42961 -attr oid 680 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#4} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:intensity:acc#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {FRAME:intensity:not#1.itm} -pin  "FRAME:intensity:acc#4" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {acc.psp.sva(8)} -pin  "FRAME:intensity:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#58.itm}
load net {acc.psp.sva(4)} -pin  "FRAME:intensity:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#58.itm}
load net {FRAME:intensity:acc#4.itm(0)} -pin  "FRAME:intensity:acc#4" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#4.itm}
load net {FRAME:intensity:acc#4.itm(1)} -pin  "FRAME:intensity:acc#4" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#4.itm}
load net {FRAME:intensity:acc#4.itm(2)} -pin  "FRAME:intensity:acc#4" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#4.itm}
load inst "FRAME:intensity:not#2" "not(1)" "INTERFACE" -attr xrf 42962 -attr oid 681 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(5)} -pin  "FRAME:intensity:not#2" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#3.itm}
load net {FRAME:intensity:not#2.itm} -pin  "FRAME:intensity:not#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#2.itm}
load inst "FRAME:intensity:not#3" "not(1)" "INTERFACE" -attr xrf 42963 -attr oid 682 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(7)} -pin  "FRAME:intensity:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#1.itm}
load net {FRAME:intensity:not#3.itm} -pin  "FRAME:intensity:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#3.itm}
load inst "FRAME:intensity:acc#3" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 42964 -attr oid 683 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#3} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:intensity:acc#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {FRAME:intensity:not#2.itm} -pin  "FRAME:intensity:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {FRAME:intensity:not#3.itm} -pin  "FRAME:intensity:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#56.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:intensity:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#56.itm}
load net {FRAME:intensity:acc#3.itm(0)} -pin  "FRAME:intensity:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#3.itm}
load net {FRAME:intensity:acc#3.itm(1)} -pin  "FRAME:intensity:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#3.itm}
load net {FRAME:intensity:acc#3.itm(2)} -pin  "FRAME:intensity:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#3.itm}
load inst "FRAME:intensity:acc#6" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 42965 -attr oid 684 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#6} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:intensity:acc#6" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {FRAME:intensity:acc#4.itm(1)} -pin  "FRAME:intensity:acc#6" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {FRAME:intensity:acc#4.itm(2)} -pin  "FRAME:intensity:acc#6" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {acc.psp.sva(10)} -pin  "FRAME:intensity:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#62.itm}
load net {FRAME:intensity:acc#3.itm(1)} -pin  "FRAME:intensity:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#62.itm}
load net {FRAME:intensity:acc#3.itm(2)} -pin  "FRAME:intensity:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#62.itm}
load net {FRAME:intensity:acc#6.itm(0)} -pin  "FRAME:intensity:acc#6" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#6.itm}
load net {FRAME:intensity:acc#6.itm(1)} -pin  "FRAME:intensity:acc#6" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#6.itm}
load net {FRAME:intensity:acc#6.itm(2)} -pin  "FRAME:intensity:acc#6" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#6.itm}
load net {FRAME:intensity:acc#6.itm(3)} -pin  "FRAME:intensity:acc#6" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#6.itm}
load inst "FRAME:intensity:not" "not(1)" "INTERFACE" -attr xrf 42966 -attr oid 685 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(1)} -pin  "FRAME:intensity:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#8.itm}
load net {FRAME:intensity:not.itm} -pin  "FRAME:intensity:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not.itm}
load inst "FRAME:intensity:not#4" "not(1)" "INTERFACE" -attr xrf 42967 -attr oid 686 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(9)} -pin  "FRAME:intensity:not#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#36.itm}
load net {FRAME:intensity:not#4.itm} -pin  "FRAME:intensity:not#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#4.itm}
load inst "FRAME:intensity:acc#5" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 42968 -attr oid 687 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#5} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:intensity:acc#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {FRAME:intensity:not.itm} -pin  "FRAME:intensity:acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {FRAME:intensity:not#4.itm} -pin  "FRAME:intensity:acc#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#60.itm}
load net {acc.psp.sva(2)} -pin  "FRAME:intensity:acc#5" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#60.itm}
load net {FRAME:intensity:acc#5.itm(0)} -pin  "FRAME:intensity:acc#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#5.itm}
load net {FRAME:intensity:acc#5.itm(1)} -pin  "FRAME:intensity:acc#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#5.itm}
load net {FRAME:intensity:acc#5.itm(2)} -pin  "FRAME:intensity:acc#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#5.itm}
load inst "FRAME:intensity:not#5" "not(1)" "INTERFACE" -attr xrf 42969 -attr oid 688 -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(11)} -pin  "FRAME:intensity:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#27.itm}
load net {FRAME:intensity:not#5.itm} -pin  "FRAME:intensity:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:not#5.itm}
load inst "FRAME:intensity:acc#7" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 42970 -attr oid 689 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#7} -attr area 5.297136 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,0,5)"
load net {PWR} -pin  "FRAME:intensity:acc#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {FRAME:intensity:acc#6.itm(1)} -pin  "FRAME:intensity:acc#7" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {FRAME:intensity:acc#6.itm(2)} -pin  "FRAME:intensity:acc#7" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {FRAME:intensity:acc#6.itm(3)} -pin  "FRAME:intensity:acc#7" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {FRAME:intensity:not#5.itm} -pin  "FRAME:intensity:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#64.itm}
load net {FRAME:intensity:acc#5.itm(1)} -pin  "FRAME:intensity:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#64.itm}
load net {FRAME:intensity:acc#5.itm(2)} -pin  "FRAME:intensity:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:conc#64.itm}
load net {FRAME:intensity:acc#7.itm(0)} -pin  "FRAME:intensity:acc#7" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#7.itm}
load net {FRAME:intensity:acc#7.itm(1)} -pin  "FRAME:intensity:acc#7" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#7.itm}
load net {FRAME:intensity:acc#7.itm(2)} -pin  "FRAME:intensity:acc#7" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#7.itm}
load net {FRAME:intensity:acc#7.itm(3)} -pin  "FRAME:intensity:acc#7" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#7.itm}
load net {FRAME:intensity:acc#7.itm(4)} -pin  "FRAME:intensity:acc#7" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:acc#7.itm}
load inst "acc#1" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 42971 -attr oid 690 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#1} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {FRAME:intensity:acc#7.itm(1)} -pin  "acc#1" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#5.itm}
load net {FRAME:intensity:acc#7.itm(2)} -pin  "acc#1" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#5.itm}
load net {FRAME:intensity:acc#7.itm(3)} -pin  "acc#1" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#5.itm}
load net {FRAME:intensity:acc#7.itm(4)} -pin  "acc#1" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:intensity:slc#5.itm}
load net {acc.psp.sva(0)} -pin  "acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {PWR} -pin  "acc#1" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {GND} -pin  "acc#1" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {PWR} -pin  "acc#1" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {acc#1.psp.sva(0)} -pin  "acc#1" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#1.psp.sva}
load net {acc#1.psp.sva(1)} -pin  "acc#1" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#1.psp.sva}
load net {acc#1.psp.sva(2)} -pin  "acc#1" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#1.psp.sva}
load net {acc#1.psp.sva(3)} -pin  "acc#1" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#1.psp.sva}
load inst "FRAME:not#5" "not(6)" "INTERFACE" -attr xrf 42972 -attr oid 691 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {abs:abs:return#4.lpi#1.dfm:mx0(10)} -pin  "FRAME:not#5" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#4.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#4.lpi#1.dfm:mx0(11)} -pin  "FRAME:not#5" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#4.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#4.lpi#1.dfm:mx0(12)} -pin  "FRAME:not#5" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#4.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#4.lpi#1.dfm:mx0(13)} -pin  "FRAME:not#5" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#4.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#4.lpi#1.dfm:mx0(14)} -pin  "FRAME:not#5" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#4.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#4.lpi#1.dfm:mx0(15)} -pin  "FRAME:not#5" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#4.lpi#1.dfm:mx0).itm}
load net {FRAME:not#5.itm(0)} -pin  "FRAME:not#5" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(1)} -pin  "FRAME:not#5" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(2)} -pin  "FRAME:not#5" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(3)} -pin  "FRAME:not#5" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(4)} -pin  "FRAME:not#5" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(5)} -pin  "FRAME:not#5" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load inst "FRAME:if#8:acc" "add(6,-1,1,0,6)" "INTERFACE" -attr xrf 42973 -attr oid 692 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#8:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,6)"
load net {FRAME:not#5.itm(0)} -pin  "FRAME:if#8:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(1)} -pin  "FRAME:if#8:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(2)} -pin  "FRAME:if#8:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(3)} -pin  "FRAME:if#8:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(4)} -pin  "FRAME:if#8:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {FRAME:not#5.itm(5)} -pin  "FRAME:if#8:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load net {PWR} -pin  "FRAME:if#8:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#8:acc.itm(0)} -pin  "FRAME:if#8:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#8:acc.itm}
load net {FRAME:if#8:acc.itm(1)} -pin  "FRAME:if#8:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#8:acc.itm}
load net {FRAME:if#8:acc.itm(2)} -pin  "FRAME:if#8:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#8:acc.itm}
load net {FRAME:if#8:acc.itm(3)} -pin  "FRAME:if#8:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#8:acc.itm}
load net {FRAME:if#8:acc.itm(4)} -pin  "FRAME:if#8:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#8:acc.itm}
load net {FRAME:if#8:acc.itm(5)} -pin  "FRAME:if#8:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:if#8:acc.itm}
load inst "FRAME:mux#1" "mux(2,16)" "INTERFACE" -attr xrf 42974 -attr oid 693 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1} -attr area 14.710768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {PWR} -pin  "FRAME:mux#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#1" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#1" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#1" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#1" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#1" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#1" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#1" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {abs:abs:return#4.lpi#1.dfm:mx0(0)} -pin  "FRAME:mux#1" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(1)} -pin  "FRAME:mux#1" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(2)} -pin  "FRAME:mux#1" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(3)} -pin  "FRAME:mux#1" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(4)} -pin  "FRAME:mux#1" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(5)} -pin  "FRAME:mux#1" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(6)} -pin  "FRAME:mux#1" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(7)} -pin  "FRAME:mux#1" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(8)} -pin  "FRAME:mux#1" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(9)} -pin  "FRAME:mux#1" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(10)} -pin  "FRAME:mux#1" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(11)} -pin  "FRAME:mux#1" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(12)} -pin  "FRAME:mux#1" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(13)} -pin  "FRAME:mux#1" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(14)} -pin  "FRAME:mux#1" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {abs:abs:return#4.lpi#1.dfm:mx0(15)} -pin  "FRAME:mux#1" {A1(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/abs:abs:return#4.lpi#1.dfm:mx0}
load net {FRAME:if#8:acc.itm(5)} -pin  "FRAME:mux#1" {S(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:slc#9.itm}
load net {FRAME:mux#1.itm(0)} -pin  "FRAME:mux#1" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(1)} -pin  "FRAME:mux#1" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(2)} -pin  "FRAME:mux#1" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(3)} -pin  "FRAME:mux#1" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(4)} -pin  "FRAME:mux#1" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(5)} -pin  "FRAME:mux#1" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(6)} -pin  "FRAME:mux#1" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(7)} -pin  "FRAME:mux#1" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(8)} -pin  "FRAME:mux#1" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(9)} -pin  "FRAME:mux#1" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(10)} -pin  "FRAME:mux#1" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(11)} -pin  "FRAME:mux#1" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(12)} -pin  "FRAME:mux#1" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(13)} -pin  "FRAME:mux#1" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(14)} -pin  "FRAME:mux#1" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(15)} -pin  "FRAME:mux#1" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load inst "FRAME:acc#15" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42975 -attr oid 694 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {FRAME:mux#1.itm(0)} -pin  "FRAME:acc#15" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(1)} -pin  "FRAME:acc#15" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(2)} -pin  "FRAME:acc#15" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(3)} -pin  "FRAME:acc#15" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(4)} -pin  "FRAME:acc#15" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(5)} -pin  "FRAME:acc#15" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(6)} -pin  "FRAME:acc#15" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(7)} -pin  "FRAME:acc#15" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(8)} -pin  "FRAME:acc#15" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(9)} -pin  "FRAME:acc#15" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(10)} -pin  "FRAME:acc#15" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(11)} -pin  "FRAME:acc#15" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(12)} -pin  "FRAME:acc#15" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(13)} -pin  "FRAME:acc#15" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(14)} -pin  "FRAME:acc#15" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {FRAME:mux#1.itm(15)} -pin  "FRAME:acc#15" {A(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:mux#1.itm}
load net {green#2.lpi#1(0)} -pin  "FRAME:acc#15" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(1)} -pin  "FRAME:acc#15" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(2)} -pin  "FRAME:acc#15" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(3)} -pin  "FRAME:acc#15" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(4)} -pin  "FRAME:acc#15" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(5)} -pin  "FRAME:acc#15" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(6)} -pin  "FRAME:acc#15" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(7)} -pin  "FRAME:acc#15" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(8)} -pin  "FRAME:acc#15" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(9)} -pin  "FRAME:acc#15" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(10)} -pin  "FRAME:acc#15" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(11)} -pin  "FRAME:acc#15" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(12)} -pin  "FRAME:acc#15" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(13)} -pin  "FRAME:acc#15" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(14)} -pin  "FRAME:acc#15" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#2.lpi#1(15)} -pin  "FRAME:acc#15" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#2.lpi#1}
load net {green#3.sva(0)} -pin  "FRAME:acc#15" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(1)} -pin  "FRAME:acc#15" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(2)} -pin  "FRAME:acc#15" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(3)} -pin  "FRAME:acc#15" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(4)} -pin  "FRAME:acc#15" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(5)} -pin  "FRAME:acc#15" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(6)} -pin  "FRAME:acc#15" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(7)} -pin  "FRAME:acc#15" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(8)} -pin  "FRAME:acc#15" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(9)} -pin  "FRAME:acc#15" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(10)} -pin  "FRAME:acc#15" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(11)} -pin  "FRAME:acc#15" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(12)} -pin  "FRAME:acc#15" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(13)} -pin  "FRAME:acc#15" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(14)} -pin  "FRAME:acc#15" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load net {green#3.sva(15)} -pin  "FRAME:acc#15" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green#3.sva}
load inst "FRAME:not#6" "not(6)" "INTERFACE" -attr xrf 42976 -attr oid 695 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {abs:abs:return#5.lpi#1.dfm:mx0(10)} -pin  "FRAME:not#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#5.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#5.lpi#1.dfm:mx0(11)} -pin  "FRAME:not#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#5.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#5.lpi#1.dfm:mx0(12)} -pin  "FRAME:not#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#5.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#5.lpi#1.dfm:mx0(13)} -pin  "FRAME:not#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#5.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#5.lpi#1.dfm:mx0(14)} -pin  "FRAME:not#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#5.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#5.lpi#1.dfm:mx0(15)} -pin  "FRAME:not#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#5.lpi#1.dfm:mx0).itm}
load net {FRAME:not#6.itm(0)} -pin  "FRAME:not#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(1)} -pin  "FRAME:not#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(2)} -pin  "FRAME:not#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(3)} -pin  "FRAME:not#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(4)} -pin  "FRAME:not#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(5)} -pin  "FRAME:not#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load inst "FRAME:if#10:acc" "add(6,-1,1,0,6)" "INTERFACE" -attr xrf 42977 -attr oid 696 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#10:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,6)"
load net {FRAME:not#6.itm(0)} -pin  "FRAME:if#10:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(1)} -pin  "FRAME:if#10:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(2)} -pin  "FRAME:if#10:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(3)} -pin  "FRAME:if#10:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(4)} -pin  "FRAME:if#10:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(5)} -pin  "FRAME:if#10:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load net {PWR} -pin  "FRAME:if#10:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#10:acc.itm(0)} -pin  "FRAME:if#10:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#10:acc.itm}
load net {FRAME:if#10:acc.itm(1)} -pin  "FRAME:if#10:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#10:acc.itm}
load net {FRAME:if#10:acc.itm(2)} -pin  "FRAME:if#10:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#10:acc.itm}
load net {FRAME:if#10:acc.itm(3)} -pin  "FRAME:if#10:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#10:acc.itm}
load net {FRAME:if#10:acc.itm(4)} -pin  "FRAME:if#10:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#10:acc.itm}
load net {FRAME:if#10:acc.itm(5)} -pin  "FRAME:if#10:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#10:acc.itm}
load inst "FRAME:mux#2" "mux(2,16)" "INTERFACE" -attr xrf 42978 -attr oid 697 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2} -attr area 14.710768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {PWR} -pin  "FRAME:mux#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux#2" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#2" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#2" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#2" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#2" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#2" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux#2" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {abs:abs:return#5.lpi#1.dfm:mx0(0)} -pin  "FRAME:mux#2" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(1)} -pin  "FRAME:mux#2" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(2)} -pin  "FRAME:mux#2" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(3)} -pin  "FRAME:mux#2" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(4)} -pin  "FRAME:mux#2" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(5)} -pin  "FRAME:mux#2" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(6)} -pin  "FRAME:mux#2" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(7)} -pin  "FRAME:mux#2" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(8)} -pin  "FRAME:mux#2" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(9)} -pin  "FRAME:mux#2" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(10)} -pin  "FRAME:mux#2" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(11)} -pin  "FRAME:mux#2" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(12)} -pin  "FRAME:mux#2" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(13)} -pin  "FRAME:mux#2" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(14)} -pin  "FRAME:mux#2" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {abs:abs:return#5.lpi#1.dfm:mx0(15)} -pin  "FRAME:mux#2" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#5.lpi#1.dfm:mx0}
load net {FRAME:if#10:acc.itm(5)} -pin  "FRAME:mux#2" {S(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#11.itm}
load net {FRAME:mux#2.itm(0)} -pin  "FRAME:mux#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(1)} -pin  "FRAME:mux#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(2)} -pin  "FRAME:mux#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(3)} -pin  "FRAME:mux#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(4)} -pin  "FRAME:mux#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(5)} -pin  "FRAME:mux#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(6)} -pin  "FRAME:mux#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(7)} -pin  "FRAME:mux#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(8)} -pin  "FRAME:mux#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(9)} -pin  "FRAME:mux#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(10)} -pin  "FRAME:mux#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(11)} -pin  "FRAME:mux#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(12)} -pin  "FRAME:mux#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(13)} -pin  "FRAME:mux#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(14)} -pin  "FRAME:mux#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(15)} -pin  "FRAME:mux#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load inst "FRAME:acc#16" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42979 -attr oid 698 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {FRAME:mux#2.itm(0)} -pin  "FRAME:acc#16" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(1)} -pin  "FRAME:acc#16" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(2)} -pin  "FRAME:acc#16" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(3)} -pin  "FRAME:acc#16" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(4)} -pin  "FRAME:acc#16" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(5)} -pin  "FRAME:acc#16" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(6)} -pin  "FRAME:acc#16" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(7)} -pin  "FRAME:acc#16" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(8)} -pin  "FRAME:acc#16" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(9)} -pin  "FRAME:acc#16" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(10)} -pin  "FRAME:acc#16" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(11)} -pin  "FRAME:acc#16" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(12)} -pin  "FRAME:acc#16" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(13)} -pin  "FRAME:acc#16" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(14)} -pin  "FRAME:acc#16" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {FRAME:mux#2.itm(15)} -pin  "FRAME:acc#16" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux#2.itm}
load net {blue#2.lpi#1(0)} -pin  "FRAME:acc#16" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(1)} -pin  "FRAME:acc#16" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(2)} -pin  "FRAME:acc#16" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(3)} -pin  "FRAME:acc#16" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(4)} -pin  "FRAME:acc#16" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(5)} -pin  "FRAME:acc#16" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(6)} -pin  "FRAME:acc#16" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(7)} -pin  "FRAME:acc#16" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(8)} -pin  "FRAME:acc#16" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(9)} -pin  "FRAME:acc#16" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(10)} -pin  "FRAME:acc#16" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(11)} -pin  "FRAME:acc#16" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(12)} -pin  "FRAME:acc#16" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(13)} -pin  "FRAME:acc#16" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(14)} -pin  "FRAME:acc#16" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#2.lpi#1(15)} -pin  "FRAME:acc#16" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#2.lpi#1}
load net {blue#3.sva(0)} -pin  "FRAME:acc#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(1)} -pin  "FRAME:acc#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(2)} -pin  "FRAME:acc#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(3)} -pin  "FRAME:acc#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(4)} -pin  "FRAME:acc#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(5)} -pin  "FRAME:acc#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(6)} -pin  "FRAME:acc#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(7)} -pin  "FRAME:acc#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(8)} -pin  "FRAME:acc#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(9)} -pin  "FRAME:acc#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(10)} -pin  "FRAME:acc#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(11)} -pin  "FRAME:acc#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(12)} -pin  "FRAME:acc#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(13)} -pin  "FRAME:acc#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(14)} -pin  "FRAME:acc#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load net {blue#3.sva(15)} -pin  "FRAME:acc#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#3.sva}
load inst "FRAME:not#4" "not(6)" "INTERFACE" -attr xrf 42980 -attr oid 699 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {abs:abs:return#3.lpi#1.dfm:mx0(10)} -pin  "FRAME:not#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#3.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#3.lpi#1.dfm:mx0(11)} -pin  "FRAME:not#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#3.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#3.lpi#1.dfm:mx0(12)} -pin  "FRAME:not#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#3.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#3.lpi#1.dfm:mx0(13)} -pin  "FRAME:not#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#3.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#3.lpi#1.dfm:mx0(14)} -pin  "FRAME:not#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#3.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#3.lpi#1.dfm:mx0(15)} -pin  "FRAME:not#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#3.lpi#1.dfm:mx0).itm}
load net {FRAME:not#4.itm(0)} -pin  "FRAME:not#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(1)} -pin  "FRAME:not#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(2)} -pin  "FRAME:not#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(3)} -pin  "FRAME:not#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(4)} -pin  "FRAME:not#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(5)} -pin  "FRAME:not#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load inst "FRAME:if#6:acc" "add(6,-1,1,0,6)" "INTERFACE" -attr xrf 42981 -attr oid 700 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#6:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,6)"
load net {FRAME:not#4.itm(0)} -pin  "FRAME:if#6:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(1)} -pin  "FRAME:if#6:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(2)} -pin  "FRAME:if#6:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(3)} -pin  "FRAME:if#6:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(4)} -pin  "FRAME:if#6:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {FRAME:not#4.itm(5)} -pin  "FRAME:if#6:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load net {PWR} -pin  "FRAME:if#6:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#6:acc.itm(0)} -pin  "FRAME:if#6:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#6:acc.itm}
load net {FRAME:if#6:acc.itm(1)} -pin  "FRAME:if#6:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#6:acc.itm}
load net {FRAME:if#6:acc.itm(2)} -pin  "FRAME:if#6:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#6:acc.itm}
load net {FRAME:if#6:acc.itm(3)} -pin  "FRAME:if#6:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#6:acc.itm}
load net {FRAME:if#6:acc.itm(4)} -pin  "FRAME:if#6:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#6:acc.itm}
load net {FRAME:if#6:acc.itm(5)} -pin  "FRAME:if#6:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#6:acc.itm}
load inst "FRAME:mux" "mux(2,16)" "INTERFACE" -attr xrf 42982 -attr oid 701 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux} -attr area 14.710768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {PWR} -pin  "FRAME:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "FRAME:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "FRAME:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {abs:abs:return#3.lpi#1.dfm:mx0(0)} -pin  "FRAME:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(1)} -pin  "FRAME:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(2)} -pin  "FRAME:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(3)} -pin  "FRAME:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(4)} -pin  "FRAME:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(5)} -pin  "FRAME:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(6)} -pin  "FRAME:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(7)} -pin  "FRAME:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(8)} -pin  "FRAME:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(9)} -pin  "FRAME:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(10)} -pin  "FRAME:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(11)} -pin  "FRAME:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(12)} -pin  "FRAME:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(13)} -pin  "FRAME:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(14)} -pin  "FRAME:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {abs:abs:return#3.lpi#1.dfm:mx0(15)} -pin  "FRAME:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#3.lpi#1.dfm:mx0}
load net {FRAME:if#6:acc.itm(5)} -pin  "FRAME:mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#7.itm}
load net {FRAME:mux.itm(0)} -pin  "FRAME:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(1)} -pin  "FRAME:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(2)} -pin  "FRAME:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(3)} -pin  "FRAME:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(4)} -pin  "FRAME:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(5)} -pin  "FRAME:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(6)} -pin  "FRAME:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(7)} -pin  "FRAME:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(8)} -pin  "FRAME:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(9)} -pin  "FRAME:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(10)} -pin  "FRAME:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(11)} -pin  "FRAME:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(12)} -pin  "FRAME:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(13)} -pin  "FRAME:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(14)} -pin  "FRAME:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(15)} -pin  "FRAME:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load inst "FRAME:acc#14" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42983 -attr oid 702 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#14} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {FRAME:mux.itm(0)} -pin  "FRAME:acc#14" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(1)} -pin  "FRAME:acc#14" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(2)} -pin  "FRAME:acc#14" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(3)} -pin  "FRAME:acc#14" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(4)} -pin  "FRAME:acc#14" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(5)} -pin  "FRAME:acc#14" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(6)} -pin  "FRAME:acc#14" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(7)} -pin  "FRAME:acc#14" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(8)} -pin  "FRAME:acc#14" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(9)} -pin  "FRAME:acc#14" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(10)} -pin  "FRAME:acc#14" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(11)} -pin  "FRAME:acc#14" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(12)} -pin  "FRAME:acc#14" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(13)} -pin  "FRAME:acc#14" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(14)} -pin  "FRAME:acc#14" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {FRAME:mux.itm(15)} -pin  "FRAME:acc#14" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:mux.itm}
load net {red#2.lpi#1(0)} -pin  "FRAME:acc#14" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(1)} -pin  "FRAME:acc#14" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(2)} -pin  "FRAME:acc#14" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(3)} -pin  "FRAME:acc#14" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(4)} -pin  "FRAME:acc#14" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(5)} -pin  "FRAME:acc#14" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(6)} -pin  "FRAME:acc#14" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(7)} -pin  "FRAME:acc#14" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(8)} -pin  "FRAME:acc#14" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(9)} -pin  "FRAME:acc#14" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(10)} -pin  "FRAME:acc#14" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(11)} -pin  "FRAME:acc#14" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(12)} -pin  "FRAME:acc#14" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(13)} -pin  "FRAME:acc#14" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(14)} -pin  "FRAME:acc#14" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#2.lpi#1(15)} -pin  "FRAME:acc#14" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#2.lpi#1}
load net {red#3.sva(0)} -pin  "FRAME:acc#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(1)} -pin  "FRAME:acc#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(2)} -pin  "FRAME:acc#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(3)} -pin  "FRAME:acc#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(4)} -pin  "FRAME:acc#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(5)} -pin  "FRAME:acc#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(6)} -pin  "FRAME:acc#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(7)} -pin  "FRAME:acc#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(8)} -pin  "FRAME:acc#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(9)} -pin  "FRAME:acc#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(10)} -pin  "FRAME:acc#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(11)} -pin  "FRAME:acc#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(12)} -pin  "FRAME:acc#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(13)} -pin  "FRAME:acc#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(14)} -pin  "FRAME:acc#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load net {red#3.sva(15)} -pin  "FRAME:acc#14" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#3.sva}
load inst "ACC4:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 42984 -attr oid 703 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#6.sva(0)} -pin  "ACC4:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {i#6.sva(1)} -pin  "ACC4:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {PWR} -pin  "ACC4:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {ACC4:acc.itm(0)} -pin  "ACC4:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc.itm}
load net {ACC4:acc.itm(1)} -pin  "ACC4:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc.itm}
load inst "ACC4:acc#4" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 42985 -attr oid 704 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#4} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {i#6.lpi#1(0)} -pin  "ACC4:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC4:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {PWR} -pin  "ACC4:acc#4" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {i#6.sva(0)} -pin  "ACC4:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {i#6.sva(1)} -pin  "ACC4:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load inst "ACC2:mux#44" "mux(4,16)" "INTERFACE" -attr xrf 42986 -attr oid 705 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC2:mux#44" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#44" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {bx(2).lpi#1.dfm(0)} -pin  "ACC2:mux#44" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(1)} -pin  "ACC2:mux#44" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(2)} -pin  "ACC2:mux#44" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(3)} -pin  "ACC2:mux#44" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(4)} -pin  "ACC2:mux#44" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(5)} -pin  "ACC2:mux#44" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(6)} -pin  "ACC2:mux#44" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(7)} -pin  "ACC2:mux#44" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(8)} -pin  "ACC2:mux#44" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(9)} -pin  "ACC2:mux#44" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(10)} -pin  "ACC2:mux#44" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(11)} -pin  "ACC2:mux#44" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(12)} -pin  "ACC2:mux#44" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(13)} -pin  "ACC2:mux#44" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(14)} -pin  "ACC2:mux#44" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(15)} -pin  "ACC2:mux#44" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {GND} -pin  "ACC2:mux#44" {A2(0)} -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(0)} -pin  "ACC2:mux#44" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(1)} -pin  "ACC2:mux#44" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(2)} -pin  "ACC2:mux#44" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(3)} -pin  "ACC2:mux#44" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(4)} -pin  "ACC2:mux#44" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(5)} -pin  "ACC2:mux#44" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(6)} -pin  "ACC2:mux#44" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(7)} -pin  "ACC2:mux#44" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(8)} -pin  "ACC2:mux#44" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(9)} -pin  "ACC2:mux#44" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(10)} -pin  "ACC2:mux#44" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(11)} -pin  "ACC2:mux#44" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(12)} -pin  "ACC2:mux#44" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(13)} -pin  "ACC2:mux#44" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(1).sg1.lpi#1.dfm(14)} -pin  "ACC2:mux#44" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {bx(0).lpi#1.dfm(0)} -pin  "ACC2:mux#44" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(1)} -pin  "ACC2:mux#44" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(2)} -pin  "ACC2:mux#44" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(3)} -pin  "ACC2:mux#44" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(4)} -pin  "ACC2:mux#44" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(5)} -pin  "ACC2:mux#44" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(6)} -pin  "ACC2:mux#44" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(7)} -pin  "ACC2:mux#44" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(8)} -pin  "ACC2:mux#44" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(9)} -pin  "ACC2:mux#44" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(10)} -pin  "ACC2:mux#44" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(11)} -pin  "ACC2:mux#44" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(12)} -pin  "ACC2:mux#44" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(13)} -pin  "ACC2:mux#44" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(14)} -pin  "ACC2:mux#44" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(15)} -pin  "ACC2:mux#44" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {i#8.lpi#1(0)} -pin  "ACC2:mux#44" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "ACC2:mux#44" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {ACC2:mux#44.itm(0)} -pin  "ACC2:mux#44" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(1)} -pin  "ACC2:mux#44" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(2)} -pin  "ACC2:mux#44" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(3)} -pin  "ACC2:mux#44" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(4)} -pin  "ACC2:mux#44" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(5)} -pin  "ACC2:mux#44" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(6)} -pin  "ACC2:mux#44" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(7)} -pin  "ACC2:mux#44" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(8)} -pin  "ACC2:mux#44" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(9)} -pin  "ACC2:mux#44" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(10)} -pin  "ACC2:mux#44" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(11)} -pin  "ACC2:mux#44" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(12)} -pin  "ACC2:mux#44" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(13)} -pin  "ACC2:mux#44" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(14)} -pin  "ACC2:mux#44" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(15)} -pin  "ACC2:mux#44" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load inst "ACC2:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42987 -attr oid 706 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {blue#1.lpi#1.dfm(0)} -pin  "ACC2:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(1)} -pin  "ACC2:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(2)} -pin  "ACC2:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(3)} -pin  "ACC2:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(4)} -pin  "ACC2:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(5)} -pin  "ACC2:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(6)} -pin  "ACC2:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(7)} -pin  "ACC2:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(8)} -pin  "ACC2:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(9)} -pin  "ACC2:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(10)} -pin  "ACC2:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(11)} -pin  "ACC2:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(12)} -pin  "ACC2:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(13)} -pin  "ACC2:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(14)} -pin  "ACC2:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(15)} -pin  "ACC2:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {ACC2:mux#44.itm(0)} -pin  "ACC2:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(1)} -pin  "ACC2:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(2)} -pin  "ACC2:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(3)} -pin  "ACC2:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(4)} -pin  "ACC2:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(5)} -pin  "ACC2:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(6)} -pin  "ACC2:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(7)} -pin  "ACC2:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(8)} -pin  "ACC2:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(9)} -pin  "ACC2:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(10)} -pin  "ACC2:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(11)} -pin  "ACC2:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(12)} -pin  "ACC2:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(13)} -pin  "ACC2:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(14)} -pin  "ACC2:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:mux#44.itm(15)} -pin  "ACC2:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#44.itm}
load net {ACC2:acc#3.tmp(0)} -pin  "ACC2:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(1)} -pin  "ACC2:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(2)} -pin  "ACC2:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(3)} -pin  "ACC2:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(4)} -pin  "ACC2:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(5)} -pin  "ACC2:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(6)} -pin  "ACC2:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(7)} -pin  "ACC2:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(8)} -pin  "ACC2:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(9)} -pin  "ACC2:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(10)} -pin  "ACC2:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(11)} -pin  "ACC2:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(12)} -pin  "ACC2:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(13)} -pin  "ACC2:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(14)} -pin  "ACC2:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load net {ACC2:acc#3.tmp(15)} -pin  "ACC2:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.tmp}
load inst "ACC2:mux#43" "mux(4,16)" "INTERFACE" -attr xrf 42988 -attr oid 707 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC2:mux#43" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux#43" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {gx(2).lpi#1.dfm(0)} -pin  "ACC2:mux#43" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(1)} -pin  "ACC2:mux#43" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(2)} -pin  "ACC2:mux#43" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(3)} -pin  "ACC2:mux#43" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(4)} -pin  "ACC2:mux#43" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(5)} -pin  "ACC2:mux#43" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(6)} -pin  "ACC2:mux#43" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(7)} -pin  "ACC2:mux#43" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(8)} -pin  "ACC2:mux#43" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(9)} -pin  "ACC2:mux#43" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(10)} -pin  "ACC2:mux#43" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(11)} -pin  "ACC2:mux#43" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(12)} -pin  "ACC2:mux#43" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(13)} -pin  "ACC2:mux#43" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(14)} -pin  "ACC2:mux#43" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(15)} -pin  "ACC2:mux#43" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {GND} -pin  "ACC2:mux#43" {A2(0)} -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(0)} -pin  "ACC2:mux#43" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(1)} -pin  "ACC2:mux#43" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(2)} -pin  "ACC2:mux#43" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(3)} -pin  "ACC2:mux#43" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(4)} -pin  "ACC2:mux#43" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(5)} -pin  "ACC2:mux#43" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(6)} -pin  "ACC2:mux#43" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(7)} -pin  "ACC2:mux#43" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(8)} -pin  "ACC2:mux#43" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(9)} -pin  "ACC2:mux#43" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(10)} -pin  "ACC2:mux#43" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(11)} -pin  "ACC2:mux#43" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(12)} -pin  "ACC2:mux#43" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(13)} -pin  "ACC2:mux#43" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(1).sg1.lpi#1.dfm(14)} -pin  "ACC2:mux#43" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {gx(0).lpi#1.dfm(0)} -pin  "ACC2:mux#43" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(1)} -pin  "ACC2:mux#43" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(2)} -pin  "ACC2:mux#43" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(3)} -pin  "ACC2:mux#43" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(4)} -pin  "ACC2:mux#43" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(5)} -pin  "ACC2:mux#43" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(6)} -pin  "ACC2:mux#43" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(7)} -pin  "ACC2:mux#43" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(8)} -pin  "ACC2:mux#43" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(9)} -pin  "ACC2:mux#43" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(10)} -pin  "ACC2:mux#43" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(11)} -pin  "ACC2:mux#43" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(12)} -pin  "ACC2:mux#43" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(13)} -pin  "ACC2:mux#43" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(14)} -pin  "ACC2:mux#43" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(15)} -pin  "ACC2:mux#43" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {i#8.lpi#1(0)} -pin  "ACC2:mux#43" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "ACC2:mux#43" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {ACC2:mux#43.itm(0)} -pin  "ACC2:mux#43" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(1)} -pin  "ACC2:mux#43" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(2)} -pin  "ACC2:mux#43" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(3)} -pin  "ACC2:mux#43" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(4)} -pin  "ACC2:mux#43" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(5)} -pin  "ACC2:mux#43" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(6)} -pin  "ACC2:mux#43" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(7)} -pin  "ACC2:mux#43" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(8)} -pin  "ACC2:mux#43" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(9)} -pin  "ACC2:mux#43" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(10)} -pin  "ACC2:mux#43" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(11)} -pin  "ACC2:mux#43" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(12)} -pin  "ACC2:mux#43" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(13)} -pin  "ACC2:mux#43" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(14)} -pin  "ACC2:mux#43" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(15)} -pin  "ACC2:mux#43" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load inst "ACC2:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42989 -attr oid 708 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {green#1.lpi#1.dfm(0)} -pin  "ACC2:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(1)} -pin  "ACC2:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(2)} -pin  "ACC2:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(3)} -pin  "ACC2:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(4)} -pin  "ACC2:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(5)} -pin  "ACC2:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(6)} -pin  "ACC2:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(7)} -pin  "ACC2:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(8)} -pin  "ACC2:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(9)} -pin  "ACC2:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(10)} -pin  "ACC2:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(11)} -pin  "ACC2:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(12)} -pin  "ACC2:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(13)} -pin  "ACC2:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(14)} -pin  "ACC2:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(15)} -pin  "ACC2:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {ACC2:mux#43.itm(0)} -pin  "ACC2:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(1)} -pin  "ACC2:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(2)} -pin  "ACC2:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(3)} -pin  "ACC2:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(4)} -pin  "ACC2:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(5)} -pin  "ACC2:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(6)} -pin  "ACC2:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(7)} -pin  "ACC2:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(8)} -pin  "ACC2:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(9)} -pin  "ACC2:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(10)} -pin  "ACC2:acc#2" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(11)} -pin  "ACC2:acc#2" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(12)} -pin  "ACC2:acc#2" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(13)} -pin  "ACC2:acc#2" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(14)} -pin  "ACC2:acc#2" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:mux#43.itm(15)} -pin  "ACC2:acc#2" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#43.itm}
load net {ACC2:acc#2.tmp(0)} -pin  "ACC2:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(1)} -pin  "ACC2:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(2)} -pin  "ACC2:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(3)} -pin  "ACC2:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(4)} -pin  "ACC2:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(5)} -pin  "ACC2:acc#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(6)} -pin  "ACC2:acc#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(7)} -pin  "ACC2:acc#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(8)} -pin  "ACC2:acc#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(9)} -pin  "ACC2:acc#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(10)} -pin  "ACC2:acc#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(11)} -pin  "ACC2:acc#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(12)} -pin  "ACC2:acc#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(13)} -pin  "ACC2:acc#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(14)} -pin  "ACC2:acc#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load net {ACC2:acc#2.tmp(15)} -pin  "ACC2:acc#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.tmp}
load inst "ACC2:mux" "mux(4,16)" "INTERFACE" -attr xrf 42990 -attr oid 709 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC2:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC2:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {rx(2).lpi#1.dfm(0)} -pin  "ACC2:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(1)} -pin  "ACC2:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(2)} -pin  "ACC2:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(3)} -pin  "ACC2:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(4)} -pin  "ACC2:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(5)} -pin  "ACC2:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(6)} -pin  "ACC2:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(7)} -pin  "ACC2:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(8)} -pin  "ACC2:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(9)} -pin  "ACC2:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(10)} -pin  "ACC2:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(11)} -pin  "ACC2:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(12)} -pin  "ACC2:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(13)} -pin  "ACC2:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(14)} -pin  "ACC2:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(15)} -pin  "ACC2:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {GND} -pin  "ACC2:mux" {A2(0)} -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(0)} -pin  "ACC2:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(1)} -pin  "ACC2:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(2)} -pin  "ACC2:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(3)} -pin  "ACC2:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(4)} -pin  "ACC2:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(5)} -pin  "ACC2:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(6)} -pin  "ACC2:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(7)} -pin  "ACC2:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(8)} -pin  "ACC2:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(9)} -pin  "ACC2:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(10)} -pin  "ACC2:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(11)} -pin  "ACC2:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(12)} -pin  "ACC2:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(13)} -pin  "ACC2:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(1).sg1.lpi#1.dfm(14)} -pin  "ACC2:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {rx(0).lpi#1.dfm(0)} -pin  "ACC2:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(1)} -pin  "ACC2:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(2)} -pin  "ACC2:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(3)} -pin  "ACC2:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(4)} -pin  "ACC2:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(5)} -pin  "ACC2:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(6)} -pin  "ACC2:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(7)} -pin  "ACC2:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(8)} -pin  "ACC2:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(9)} -pin  "ACC2:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(10)} -pin  "ACC2:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(11)} -pin  "ACC2:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(12)} -pin  "ACC2:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(13)} -pin  "ACC2:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(14)} -pin  "ACC2:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(15)} -pin  "ACC2:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {i#8.lpi#1(0)} -pin  "ACC2:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "ACC2:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {ACC2:mux.itm(0)} -pin  "ACC2:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(1)} -pin  "ACC2:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(2)} -pin  "ACC2:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(3)} -pin  "ACC2:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(4)} -pin  "ACC2:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(5)} -pin  "ACC2:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(6)} -pin  "ACC2:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(7)} -pin  "ACC2:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(8)} -pin  "ACC2:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(9)} -pin  "ACC2:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(10)} -pin  "ACC2:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(11)} -pin  "ACC2:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(12)} -pin  "ACC2:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(13)} -pin  "ACC2:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(14)} -pin  "ACC2:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(15)} -pin  "ACC2:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load inst "ACC2:acc#1" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 42991 -attr oid 710 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {red#1.lpi#1.dfm(0)} -pin  "ACC2:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(1)} -pin  "ACC2:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(2)} -pin  "ACC2:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(3)} -pin  "ACC2:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(4)} -pin  "ACC2:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(5)} -pin  "ACC2:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(6)} -pin  "ACC2:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(7)} -pin  "ACC2:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(8)} -pin  "ACC2:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(9)} -pin  "ACC2:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(10)} -pin  "ACC2:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(11)} -pin  "ACC2:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(12)} -pin  "ACC2:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(13)} -pin  "ACC2:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(14)} -pin  "ACC2:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(15)} -pin  "ACC2:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {ACC2:mux.itm(0)} -pin  "ACC2:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(1)} -pin  "ACC2:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(2)} -pin  "ACC2:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(3)} -pin  "ACC2:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(4)} -pin  "ACC2:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(5)} -pin  "ACC2:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(6)} -pin  "ACC2:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(7)} -pin  "ACC2:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(8)} -pin  "ACC2:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(9)} -pin  "ACC2:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(10)} -pin  "ACC2:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(11)} -pin  "ACC2:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(12)} -pin  "ACC2:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(13)} -pin  "ACC2:acc#1" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(14)} -pin  "ACC2:acc#1" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(15)} -pin  "ACC2:acc#1" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:acc#1.tmp(0)} -pin  "ACC2:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(1)} -pin  "ACC2:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(2)} -pin  "ACC2:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(3)} -pin  "ACC2:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(4)} -pin  "ACC2:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(5)} -pin  "ACC2:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(6)} -pin  "ACC2:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(7)} -pin  "ACC2:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(8)} -pin  "ACC2:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(9)} -pin  "ACC2:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(10)} -pin  "ACC2:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(11)} -pin  "ACC2:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(12)} -pin  "ACC2:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(13)} -pin  "ACC2:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(14)} -pin  "ACC2:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load net {ACC2:acc#1.tmp(15)} -pin  "ACC2:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.tmp}
load inst "ACC2:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 42992 -attr oid 711 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#8.sva(0)} -pin  "ACC2:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#8.sva(1)} -pin  "ACC2:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {PWR} -pin  "ACC2:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {ACC2:acc.itm(0)} -pin  "ACC2:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc.itm}
load net {ACC2:acc.itm(1)} -pin  "ACC2:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc.itm}
load inst "ACC3:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 42993 -attr oid 712 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#9.sva(0)} -pin  "ACC3:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.sva}
load net {i#9.sva(1)} -pin  "ACC3:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.sva}
load net {PWR} -pin  "ACC3:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {ACC3:acc.itm(0)} -pin  "ACC3:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load net {ACC3:acc.itm(1)} -pin  "ACC3:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load inst "ACC2:nor" "nor(2,1)" "INTERFACE" -attr xrf 42994 -attr oid 713 -attr @path {/edge_detect/edge_detect:core/ACC2:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ACC2:acc.itm(1)} -pin  "ACC2:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:slc.itm}
load net {ACC3:acc.itm(1)} -pin  "ACC2:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:slc.itm}
load net {exit:ACC2.sva#1} -pin  "ACC2:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load inst "ACC2:acc#4" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 42995 -attr oid 714 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#4} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {i#8.lpi#1(0)} -pin  "ACC2:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "ACC2:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {PWR} -pin  "ACC2:acc#4" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {i#8.sva(0)} -pin  "ACC2:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#8.sva(1)} -pin  "ACC2:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load inst "ACC3:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 42996 -attr oid 715 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {i#9.lpi#1(0)} -pin  "ACC3:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.lpi#1}
load net {i#9.lpi#1(1)} -pin  "ACC3:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.lpi#1}
load net {PWR} -pin  "ACC3:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {i#9.sva(0)} -pin  "ACC3:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.sva}
load net {i#9.sva(1)} -pin  "ACC3:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#9.sva}
load inst "not#318" "not(1)" "INTERFACE" -attr xrf 42997 -attr oid 716 -attr @path {/edge_detect/edge_detect:core/not#318} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#318" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#318.itm} -pin  "not#318" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#318.itm}
load inst "and#81" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#81} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue#1.lpi#1(0)} -pin  "and#81" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(1)} -pin  "and#81" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(2)} -pin  "and#81" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(3)} -pin  "and#81" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(4)} -pin  "and#81" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(5)} -pin  "and#81" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(6)} -pin  "and#81" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(7)} -pin  "and#81" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(8)} -pin  "and#81" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(9)} -pin  "and#81" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(10)} -pin  "and#81" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(11)} -pin  "and#81" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(12)} -pin  "and#81" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(13)} -pin  "and#81" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(14)} -pin  "and#81" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {blue#1.lpi#1(15)} -pin  "and#81" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1}
load net {not#318.itm} -pin  "and#81" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#318.itm} -pin  "and#81" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {blue#1.lpi#1.dfm(0)} -pin  "and#81" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(1)} -pin  "and#81" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(2)} -pin  "and#81" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(3)} -pin  "and#81" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(4)} -pin  "and#81" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(5)} -pin  "and#81" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(6)} -pin  "and#81" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(7)} -pin  "and#81" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(8)} -pin  "and#81" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(9)} -pin  "and#81" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(10)} -pin  "and#81" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(11)} -pin  "and#81" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(12)} -pin  "and#81" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(13)} -pin  "and#81" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(14)} -pin  "and#81" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load net {blue#1.lpi#1.dfm(15)} -pin  "and#81" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue#1.lpi#1.dfm}
load inst "not#319" "not(1)" "INTERFACE" -attr xrf 42998 -attr oid 717 -attr @path {/edge_detect/edge_detect:core/not#319} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#319" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#319.itm} -pin  "not#319" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#319.itm}
load inst "and#82" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#82} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {bx(2).lpi#1(0)} -pin  "and#82" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(1)} -pin  "and#82" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(2)} -pin  "and#82" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(3)} -pin  "and#82" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(4)} -pin  "and#82" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(5)} -pin  "and#82" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(6)} -pin  "and#82" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(7)} -pin  "and#82" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(8)} -pin  "and#82" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(9)} -pin  "and#82" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(10)} -pin  "and#82" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(11)} -pin  "and#82" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(12)} -pin  "and#82" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(13)} -pin  "and#82" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(14)} -pin  "and#82" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {bx(2).lpi#1(15)} -pin  "and#82" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1}
load net {not#319.itm} -pin  "and#82" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#319.itm} -pin  "and#82" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {bx(2).lpi#1.dfm(0)} -pin  "and#82" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(1)} -pin  "and#82" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(2)} -pin  "and#82" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(3)} -pin  "and#82" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(4)} -pin  "and#82" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(5)} -pin  "and#82" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(6)} -pin  "and#82" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(7)} -pin  "and#82" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(8)} -pin  "and#82" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(9)} -pin  "and#82" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(10)} -pin  "and#82" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(11)} -pin  "and#82" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(12)} -pin  "and#82" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(13)} -pin  "and#82" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(14)} -pin  "and#82" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load net {bx(2).lpi#1.dfm(15)} -pin  "and#82" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm}
load inst "not#320" "not(1)" "INTERFACE" -attr xrf 42999 -attr oid 718 -attr @path {/edge_detect/edge_detect:core/not#320} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#320" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#320.itm} -pin  "not#320" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#320.itm}
load inst "and#83" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#83} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {bx(1).sg1.lpi#1(0)} -pin  "and#83" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(1)} -pin  "and#83" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(2)} -pin  "and#83" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(3)} -pin  "and#83" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(4)} -pin  "and#83" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(5)} -pin  "and#83" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(6)} -pin  "and#83" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(7)} -pin  "and#83" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(8)} -pin  "and#83" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(9)} -pin  "and#83" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(10)} -pin  "and#83" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(11)} -pin  "and#83" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(12)} -pin  "and#83" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(13)} -pin  "and#83" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {bx(1).sg1.lpi#1(14)} -pin  "and#83" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1}
load net {not#320.itm} -pin  "and#83" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#320.itm} -pin  "and#83" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {bx(1).sg1.lpi#1.dfm(0)} -pin  "and#83" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(1)} -pin  "and#83" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(2)} -pin  "and#83" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(3)} -pin  "and#83" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(4)} -pin  "and#83" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(5)} -pin  "and#83" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(6)} -pin  "and#83" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(7)} -pin  "and#83" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(8)} -pin  "and#83" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(9)} -pin  "and#83" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(10)} -pin  "and#83" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(11)} -pin  "and#83" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(12)} -pin  "and#83" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(13)} -pin  "and#83" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load net {bx(1).sg1.lpi#1.dfm(14)} -pin  "and#83" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(1).sg1.lpi#1.dfm}
load inst "not#321" "not(1)" "INTERFACE" -attr xrf 43000 -attr oid 719 -attr @path {/edge_detect/edge_detect:core/not#321} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#321" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#321.itm} -pin  "not#321" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#321.itm}
load inst "and#84" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#84} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {bx(0).lpi#1(0)} -pin  "and#84" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(1)} -pin  "and#84" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(2)} -pin  "and#84" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(3)} -pin  "and#84" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(4)} -pin  "and#84" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(5)} -pin  "and#84" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(6)} -pin  "and#84" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(7)} -pin  "and#84" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(8)} -pin  "and#84" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(9)} -pin  "and#84" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(10)} -pin  "and#84" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(11)} -pin  "and#84" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(12)} -pin  "and#84" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(13)} -pin  "and#84" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(14)} -pin  "and#84" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {bx(0).lpi#1(15)} -pin  "and#84" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1}
load net {not#321.itm} -pin  "and#84" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#321.itm} -pin  "and#84" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {bx(0).lpi#1.dfm(0)} -pin  "and#84" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(1)} -pin  "and#84" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(2)} -pin  "and#84" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(3)} -pin  "and#84" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(4)} -pin  "and#84" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(5)} -pin  "and#84" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(6)} -pin  "and#84" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(7)} -pin  "and#84" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(8)} -pin  "and#84" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(9)} -pin  "and#84" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(10)} -pin  "and#84" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(11)} -pin  "and#84" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(12)} -pin  "and#84" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(13)} -pin  "and#84" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(14)} -pin  "and#84" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load net {bx(0).lpi#1.dfm(15)} -pin  "and#84" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm}
load inst "not#322" "not(1)" "INTERFACE" -attr xrf 43001 -attr oid 720 -attr @path {/edge_detect/edge_detect:core/not#322} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#322" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#322.itm} -pin  "not#322" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#322.itm}
load inst "and#85" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#85} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green#1.lpi#1(0)} -pin  "and#85" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(1)} -pin  "and#85" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(2)} -pin  "and#85" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(3)} -pin  "and#85" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(4)} -pin  "and#85" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(5)} -pin  "and#85" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(6)} -pin  "and#85" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(7)} -pin  "and#85" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(8)} -pin  "and#85" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(9)} -pin  "and#85" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(10)} -pin  "and#85" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(11)} -pin  "and#85" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(12)} -pin  "and#85" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(13)} -pin  "and#85" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(14)} -pin  "and#85" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {green#1.lpi#1(15)} -pin  "and#85" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1}
load net {not#322.itm} -pin  "and#85" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#322.itm} -pin  "and#85" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {green#1.lpi#1.dfm(0)} -pin  "and#85" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(1)} -pin  "and#85" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(2)} -pin  "and#85" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(3)} -pin  "and#85" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(4)} -pin  "and#85" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(5)} -pin  "and#85" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(6)} -pin  "and#85" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(7)} -pin  "and#85" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(8)} -pin  "and#85" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(9)} -pin  "and#85" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(10)} -pin  "and#85" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(11)} -pin  "and#85" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(12)} -pin  "and#85" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(13)} -pin  "and#85" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(14)} -pin  "and#85" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load net {green#1.lpi#1.dfm(15)} -pin  "and#85" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green#1.lpi#1.dfm}
load inst "not#323" "not(1)" "INTERFACE" -attr xrf 43002 -attr oid 721 -attr @path {/edge_detect/edge_detect:core/not#323} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#323" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#323.itm} -pin  "not#323" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#323.itm}
load inst "and#86" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#86} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {gx(2).lpi#1(0)} -pin  "and#86" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(1)} -pin  "and#86" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(2)} -pin  "and#86" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(3)} -pin  "and#86" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(4)} -pin  "and#86" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(5)} -pin  "and#86" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(6)} -pin  "and#86" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(7)} -pin  "and#86" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(8)} -pin  "and#86" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(9)} -pin  "and#86" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(10)} -pin  "and#86" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(11)} -pin  "and#86" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(12)} -pin  "and#86" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(13)} -pin  "and#86" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(14)} -pin  "and#86" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {gx(2).lpi#1(15)} -pin  "and#86" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1}
load net {not#323.itm} -pin  "and#86" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#323.itm} -pin  "and#86" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {gx(2).lpi#1.dfm(0)} -pin  "and#86" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(1)} -pin  "and#86" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(2)} -pin  "and#86" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(3)} -pin  "and#86" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(4)} -pin  "and#86" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(5)} -pin  "and#86" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(6)} -pin  "and#86" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(7)} -pin  "and#86" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(8)} -pin  "and#86" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(9)} -pin  "and#86" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(10)} -pin  "and#86" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(11)} -pin  "and#86" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(12)} -pin  "and#86" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(13)} -pin  "and#86" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(14)} -pin  "and#86" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load net {gx(2).lpi#1.dfm(15)} -pin  "and#86" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm}
load inst "not#324" "not(1)" "INTERFACE" -attr xrf 43003 -attr oid 722 -attr @path {/edge_detect/edge_detect:core/not#324} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#324" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#324.itm} -pin  "not#324" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#324.itm}
load inst "and#87" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#87} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {gx(1).sg1.lpi#1(0)} -pin  "and#87" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(1)} -pin  "and#87" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(2)} -pin  "and#87" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(3)} -pin  "and#87" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(4)} -pin  "and#87" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(5)} -pin  "and#87" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(6)} -pin  "and#87" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(7)} -pin  "and#87" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(8)} -pin  "and#87" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(9)} -pin  "and#87" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(10)} -pin  "and#87" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(11)} -pin  "and#87" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(12)} -pin  "and#87" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(13)} -pin  "and#87" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {gx(1).sg1.lpi#1(14)} -pin  "and#87" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1}
load net {not#324.itm} -pin  "and#87" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#324.itm} -pin  "and#87" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {gx(1).sg1.lpi#1.dfm(0)} -pin  "and#87" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(1)} -pin  "and#87" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(2)} -pin  "and#87" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(3)} -pin  "and#87" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(4)} -pin  "and#87" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(5)} -pin  "and#87" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(6)} -pin  "and#87" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(7)} -pin  "and#87" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(8)} -pin  "and#87" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(9)} -pin  "and#87" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(10)} -pin  "and#87" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(11)} -pin  "and#87" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(12)} -pin  "and#87" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(13)} -pin  "and#87" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load net {gx(1).sg1.lpi#1.dfm(14)} -pin  "and#87" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(1).sg1.lpi#1.dfm}
load inst "not#325" "not(1)" "INTERFACE" -attr xrf 43004 -attr oid 723 -attr @path {/edge_detect/edge_detect:core/not#325} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#325" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#325.itm} -pin  "not#325" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#325.itm}
load inst "and#88" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#88} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {gx(0).lpi#1(0)} -pin  "and#88" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(1)} -pin  "and#88" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(2)} -pin  "and#88" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(3)} -pin  "and#88" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(4)} -pin  "and#88" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(5)} -pin  "and#88" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(6)} -pin  "and#88" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(7)} -pin  "and#88" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(8)} -pin  "and#88" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(9)} -pin  "and#88" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(10)} -pin  "and#88" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(11)} -pin  "and#88" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(12)} -pin  "and#88" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(13)} -pin  "and#88" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(14)} -pin  "and#88" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {gx(0).lpi#1(15)} -pin  "and#88" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1}
load net {not#325.itm} -pin  "and#88" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {not#325.itm} -pin  "and#88" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {gx(0).lpi#1.dfm(0)} -pin  "and#88" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(1)} -pin  "and#88" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(2)} -pin  "and#88" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(3)} -pin  "and#88" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(4)} -pin  "and#88" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(5)} -pin  "and#88" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(6)} -pin  "and#88" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(7)} -pin  "and#88" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(8)} -pin  "and#88" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(9)} -pin  "and#88" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(10)} -pin  "and#88" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(11)} -pin  "and#88" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(12)} -pin  "and#88" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(13)} -pin  "and#88" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(14)} -pin  "and#88" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load net {gx(0).lpi#1.dfm(15)} -pin  "and#88" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm}
load inst "not#326" "not(1)" "INTERFACE" -attr xrf 43005 -attr oid 724 -attr @path {/edge_detect/edge_detect:core/not#326} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#326" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#326.itm} -pin  "not#326" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#326.itm}
load inst "and#89" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#89} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red#1.lpi#1(0)} -pin  "and#89" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(1)} -pin  "and#89" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(2)} -pin  "and#89" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(3)} -pin  "and#89" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(4)} -pin  "and#89" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(5)} -pin  "and#89" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(6)} -pin  "and#89" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(7)} -pin  "and#89" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(8)} -pin  "and#89" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(9)} -pin  "and#89" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(10)} -pin  "and#89" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(11)} -pin  "and#89" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(12)} -pin  "and#89" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(13)} -pin  "and#89" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(14)} -pin  "and#89" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {red#1.lpi#1(15)} -pin  "and#89" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1}
load net {not#326.itm} -pin  "and#89" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#326.itm} -pin  "and#89" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {red#1.lpi#1.dfm(0)} -pin  "and#89" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(1)} -pin  "and#89" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(2)} -pin  "and#89" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(3)} -pin  "and#89" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(4)} -pin  "and#89" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(5)} -pin  "and#89" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(6)} -pin  "and#89" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(7)} -pin  "and#89" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(8)} -pin  "and#89" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(9)} -pin  "and#89" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(10)} -pin  "and#89" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(11)} -pin  "and#89" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(12)} -pin  "and#89" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(13)} -pin  "and#89" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(14)} -pin  "and#89" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load net {red#1.lpi#1.dfm(15)} -pin  "and#89" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red#1.lpi#1.dfm}
load inst "not#327" "not(1)" "INTERFACE" -attr xrf 43006 -attr oid 725 -attr @path {/edge_detect/edge_detect:core/not#327} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#327" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#327.itm} -pin  "not#327" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#327.itm}
load inst "and#90" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#90} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {rx(2).lpi#1(0)} -pin  "and#90" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(1)} -pin  "and#90" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(2)} -pin  "and#90" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(3)} -pin  "and#90" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(4)} -pin  "and#90" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(5)} -pin  "and#90" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(6)} -pin  "and#90" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(7)} -pin  "and#90" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(8)} -pin  "and#90" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(9)} -pin  "and#90" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(10)} -pin  "and#90" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(11)} -pin  "and#90" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(12)} -pin  "and#90" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(13)} -pin  "and#90" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(14)} -pin  "and#90" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {rx(2).lpi#1(15)} -pin  "and#90" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1}
load net {not#327.itm} -pin  "and#90" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#327.itm} -pin  "and#90" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {rx(2).lpi#1.dfm(0)} -pin  "and#90" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(1)} -pin  "and#90" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(2)} -pin  "and#90" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(3)} -pin  "and#90" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(4)} -pin  "and#90" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(5)} -pin  "and#90" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(6)} -pin  "and#90" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(7)} -pin  "and#90" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(8)} -pin  "and#90" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(9)} -pin  "and#90" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(10)} -pin  "and#90" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(11)} -pin  "and#90" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(12)} -pin  "and#90" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(13)} -pin  "and#90" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(14)} -pin  "and#90" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load net {rx(2).lpi#1.dfm(15)} -pin  "and#90" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm}
load inst "not#328" "not(1)" "INTERFACE" -attr xrf 43007 -attr oid 726 -attr @path {/edge_detect/edge_detect:core/not#328} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#328" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#328.itm} -pin  "not#328" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#328.itm}
load inst "and#91" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#91} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {rx(1).sg1.lpi#1(0)} -pin  "and#91" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(1)} -pin  "and#91" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(2)} -pin  "and#91" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(3)} -pin  "and#91" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(4)} -pin  "and#91" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(5)} -pin  "and#91" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(6)} -pin  "and#91" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(7)} -pin  "and#91" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(8)} -pin  "and#91" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(9)} -pin  "and#91" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(10)} -pin  "and#91" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(11)} -pin  "and#91" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(12)} -pin  "and#91" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(13)} -pin  "and#91" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {rx(1).sg1.lpi#1(14)} -pin  "and#91" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1}
load net {not#328.itm} -pin  "and#91" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#328.itm} -pin  "and#91" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {rx(1).sg1.lpi#1.dfm(0)} -pin  "and#91" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(1)} -pin  "and#91" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(2)} -pin  "and#91" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(3)} -pin  "and#91" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(4)} -pin  "and#91" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(5)} -pin  "and#91" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(6)} -pin  "and#91" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(7)} -pin  "and#91" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(8)} -pin  "and#91" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(9)} -pin  "and#91" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(10)} -pin  "and#91" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(11)} -pin  "and#91" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(12)} -pin  "and#91" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(13)} -pin  "and#91" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load net {rx(1).sg1.lpi#1.dfm(14)} -pin  "and#91" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(1).sg1.lpi#1.dfm}
load inst "not#329" "not(1)" "INTERFACE" -attr xrf 43008 -attr oid 727 -attr @path {/edge_detect/edge_detect:core/not#329} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#329" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#329.itm} -pin  "not#329" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#329.itm}
load inst "and#92" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#92} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {rx(0).lpi#1(0)} -pin  "and#92" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(1)} -pin  "and#92" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(2)} -pin  "and#92" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(3)} -pin  "and#92" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(4)} -pin  "and#92" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(5)} -pin  "and#92" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(6)} -pin  "and#92" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(7)} -pin  "and#92" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(8)} -pin  "and#92" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(9)} -pin  "and#92" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(10)} -pin  "and#92" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(11)} -pin  "and#92" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(12)} -pin  "and#92" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(13)} -pin  "and#92" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(14)} -pin  "and#92" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {rx(0).lpi#1(15)} -pin  "and#92" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1}
load net {not#329.itm} -pin  "and#92" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#329.itm} -pin  "and#92" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {rx(0).lpi#1.dfm(0)} -pin  "and#92" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(1)} -pin  "and#92" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(2)} -pin  "and#92" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(3)} -pin  "and#92" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(4)} -pin  "and#92" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(5)} -pin  "and#92" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(6)} -pin  "and#92" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(7)} -pin  "and#92" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(8)} -pin  "and#92" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(9)} -pin  "and#92" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(10)} -pin  "and#92" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(11)} -pin  "and#92" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(12)} -pin  "and#92" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(13)} -pin  "and#92" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(14)} -pin  "and#92" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load net {rx(0).lpi#1.dfm(15)} -pin  "and#92" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm}
load inst "ACC4:not#21" "not(1)" "INTERFACE" -attr xrf 43009 -attr oid 728 -attr @path {/edge_detect/edge_detect:core/ACC4:not#21} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#21" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#21.itm} -pin  "ACC4:not#21" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#21.itm}
load inst "SHIFT:and#13" "and(2,1)" "INTERFACE" -attr xrf 43010 -attr oid 729 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#13} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC2.lpi#1} -pin  "SHIFT:and#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1}
load net {ACC4:not#21.itm} -pin  "SHIFT:and#13" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#21.itm}
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:and#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load inst "ACC4:not#20" "not(1)" "INTERFACE" -attr xrf 43011 -attr oid 730 -attr @path {/edge_detect/edge_detect:core/ACC4:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#20.itm} -pin  "ACC4:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#20.itm}
load inst "SHIFT:and#14" "and(2,1)" "INTERFACE" -attr xrf 43012 -attr oid 731 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#14} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC1.lpi#1} -pin  "SHIFT:and#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1}
load net {ACC4:not#20.itm} -pin  "SHIFT:and#14" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#20.itm}
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:and#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load inst "ACC4:not#19" "not(1)" "INTERFACE" -attr xrf 43013 -attr oid 732 -attr @path {/edge_detect/edge_detect:core/ACC4:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#19" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#19.itm} -pin  "ACC4:not#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#19.itm}
load inst "SHIFT:and#15" "and(2,1)" "INTERFACE" -attr xrf 43014 -attr oid 733 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#15} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:SHIFT.lpi#1} -pin  "SHIFT:and#15" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {ACC4:not#19.itm} -pin  "SHIFT:and#15" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#19.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load inst "SHIFT:not#14" "not(1)" "INTERFACE" -attr xrf 43015 -attr oid 734 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#14} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:not#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:not#14.itm} -pin  "SHIFT:not#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#14.itm}
load inst "ACC1:and#37" "and(2,1)" "INTERFACE" -attr xrf 43016 -attr oid 735 -attr @path {/edge_detect/edge_detect:core/ACC1:and#37} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:not#14.itm} -pin  "ACC1:and#37" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#14.itm}
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:and#37" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:and#37.tmp} -pin  "ACC1:and#37" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load inst "SHIFT:nor" "nor(2,1)" "INTERFACE" -attr xrf 43017 -attr oid 736 -attr @path {/edge_detect/edge_detect:core/SHIFT:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {nor.tmp#1} -pin  "SHIFT:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp#1}
load net {SHIFT:nor.itm} -pin  "SHIFT:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nor.itm}
load inst "SHIFT:nand#10" "nand(2,1)" "INTERFACE" -attr xrf 43018 -attr oid 737 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:nor.itm} -pin  "SHIFT:nand#10" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nor.itm}
load net {SHIFT:nand#10.cse} -pin  "SHIFT:nand#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#10.cse}
load inst "nor#3" "nor(2,1)" "INTERFACE" -attr xrf 43019 -attr oid 738 -attr @path {/edge_detect/edge_detect:core/nor#3} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {equal.tmp#8} -pin  "nor#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load net {nor.tmp#1} -pin  "nor#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp#1}
load net {nor#3.itm} -pin  "nor#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#3.itm}
load inst "not#219" "not(1)" "INTERFACE" -attr xrf 43020 -attr oid 739 -attr @path {/edge_detect/edge_detect:core/not#219} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1.dfm} -pin  "not#219" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {not#219.itm} -pin  "not#219" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#219.itm}
load inst "ACC1:and#14" "and(3,1)" "INTERFACE" -attr xrf 43021 -attr oid 740 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {nor#3.itm} -pin  "ACC1:and#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#3.itm}
load net {not#219.itm} -pin  "ACC1:and#14" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#219.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC1:and#14" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#14.cse} -pin  "ACC1:and#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.cse}
load inst "not#245" "not(1)" "INTERFACE" -attr xrf 43022 -attr oid 741 -attr @path {/edge_detect/edge_detect:core/not#245} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1.dfm} -pin  "not#245" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {not#245.itm} -pin  "not#245" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#245.itm}
load inst "ACC1:and#15" "and(3,1)" "INTERFACE" -attr xrf 43023 -attr oid 742 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {equal.tmp#8} -pin  "ACC1:and#15" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load net {not#245.itm} -pin  "ACC1:and#15" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#245.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC1:and#15" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#15.cse} -pin  "ACC1:and#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.cse}
load inst "SHIFT:not#17" "not(1)" "INTERFACE" -attr xrf 43024 -attr oid 743 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#17} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:not#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:not#17.itm} -pin  "SHIFT:not#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#17.itm}
load inst "SHIFT:and#61" "and(3,1)" "INTERFACE" -attr xrf 43025 -attr oid 744 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {SHIFT:not#17.itm} -pin  "SHIFT:and#61" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#17.itm}
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:and#61" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#61" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#61.cse#1} -pin  "SHIFT:and#61" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61.cse#1}
load inst "not#244" "not(1)" "INTERFACE" -attr xrf 43026 -attr oid 745 -attr @path {/edge_detect/edge_detect:core/not#244} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1.dfm} -pin  "not#244" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {not#244.itm} -pin  "not#244" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#244.itm}
load inst "SHIFT:and#18" "and(2,1)" "INTERFACE" -attr xrf 43027 -attr oid 746 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#244.itm} -pin  "SHIFT:and#18" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#244.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#18" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#18.cse#1} -pin  "SHIFT:and#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load inst "SHIFT:and#17" "and(2,1)" "INTERFACE" -attr xrf 43028 -attr oid 747 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:and#17" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#17" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#17.m1c#1} -pin  "SHIFT:and#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load inst "SHIFT:nand#32" "nand(3,1)" "INTERFACE" -attr xrf 43029 -attr oid 748 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#32} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,3)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand#32" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#37.tmp} -pin  "SHIFT:nand#32" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#37.tmp}
load net {exit:ACC2.sva#1} -pin  "SHIFT:nand#32" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {SHIFT:nand#32.cse} -pin  "SHIFT:nand#32" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#32.cse}
load inst "FRAME:not#3" "not(6)" "INTERFACE" -attr xrf 43030 -attr oid 749 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {abs:abs:return#2.lpi#1.dfm:mx0(10)} -pin  "FRAME:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#2.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#2.lpi#1.dfm:mx0(11)} -pin  "FRAME:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#2.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#2.lpi#1.dfm:mx0(12)} -pin  "FRAME:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#2.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#2.lpi#1.dfm:mx0(13)} -pin  "FRAME:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#2.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#2.lpi#1.dfm:mx0(14)} -pin  "FRAME:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#2.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#2.lpi#1.dfm:mx0(15)} -pin  "FRAME:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#2.lpi#1.dfm:mx0).itm}
load net {FRAME:not#3.itm(0)} -pin  "FRAME:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(1)} -pin  "FRAME:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(2)} -pin  "FRAME:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(3)} -pin  "FRAME:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(4)} -pin  "FRAME:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(5)} -pin  "FRAME:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load inst "FRAME:if#4:acc" "add(6,-1,1,0,6)" "INTERFACE" -attr xrf 43031 -attr oid 750 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#4:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,6)"
load net {FRAME:not#3.itm(0)} -pin  "FRAME:if#4:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(1)} -pin  "FRAME:if#4:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(2)} -pin  "FRAME:if#4:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(3)} -pin  "FRAME:if#4:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(4)} -pin  "FRAME:if#4:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(5)} -pin  "FRAME:if#4:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {PWR} -pin  "FRAME:if#4:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#4:acc.itm(0)} -pin  "FRAME:if#4:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#4:acc.itm}
load net {FRAME:if#4:acc.itm(1)} -pin  "FRAME:if#4:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#4:acc.itm}
load net {FRAME:if#4:acc.itm(2)} -pin  "FRAME:if#4:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#4:acc.itm}
load net {FRAME:if#4:acc.itm(3)} -pin  "FRAME:if#4:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#4:acc.itm}
load net {FRAME:if#4:acc.itm(4)} -pin  "FRAME:if#4:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#4:acc.itm}
load net {FRAME:if#4:acc.itm(5)} -pin  "FRAME:if#4:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#4:acc.itm}
load inst "FRAME:not#2" "not(6)" "INTERFACE" -attr xrf 43032 -attr oid 751 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {abs:abs:return#1.lpi#1.dfm:mx0(10)} -pin  "FRAME:not#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#1.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#1.lpi#1.dfm:mx0(11)} -pin  "FRAME:not#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#1.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#1.lpi#1.dfm:mx0(12)} -pin  "FRAME:not#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#1.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#1.lpi#1.dfm:mx0(13)} -pin  "FRAME:not#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#1.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#1.lpi#1.dfm:mx0(14)} -pin  "FRAME:not#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#1.lpi#1.dfm:mx0).itm}
load net {abs:abs:return#1.lpi#1.dfm:mx0(15)} -pin  "FRAME:not#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return#1.lpi#1.dfm:mx0).itm}
load net {FRAME:not#2.itm(0)} -pin  "FRAME:not#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(1)} -pin  "FRAME:not#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(2)} -pin  "FRAME:not#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(3)} -pin  "FRAME:not#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(4)} -pin  "FRAME:not#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(5)} -pin  "FRAME:not#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load inst "FRAME:if#2:acc" "add(6,-1,1,0,6)" "INTERFACE" -attr xrf 43033 -attr oid 752 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#2:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,6)"
load net {FRAME:not#2.itm(0)} -pin  "FRAME:if#2:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(1)} -pin  "FRAME:if#2:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(2)} -pin  "FRAME:if#2:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(3)} -pin  "FRAME:if#2:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(4)} -pin  "FRAME:if#2:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(5)} -pin  "FRAME:if#2:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {PWR} -pin  "FRAME:if#2:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if#2:acc.itm(0)} -pin  "FRAME:if#2:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#2:acc.itm}
load net {FRAME:if#2:acc.itm(1)} -pin  "FRAME:if#2:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#2:acc.itm}
load net {FRAME:if#2:acc.itm(2)} -pin  "FRAME:if#2:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#2:acc.itm}
load net {FRAME:if#2:acc.itm(3)} -pin  "FRAME:if#2:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#2:acc.itm}
load net {FRAME:if#2:acc.itm(4)} -pin  "FRAME:if#2:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#2:acc.itm}
load net {FRAME:if#2:acc.itm(5)} -pin  "FRAME:if#2:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if#2:acc.itm}
load inst "FRAME:not#1" "not(6)" "INTERFACE" -attr xrf 43034 -attr oid 753 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {abs:abs:return.lpi#1.dfm:mx0(10)} -pin  "FRAME:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return.lpi#1.dfm:mx0).itm}
load net {abs:abs:return.lpi#1.dfm:mx0(11)} -pin  "FRAME:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return.lpi#1.dfm:mx0).itm}
load net {abs:abs:return.lpi#1.dfm:mx0(12)} -pin  "FRAME:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return.lpi#1.dfm:mx0).itm}
load net {abs:abs:return.lpi#1.dfm:mx0(13)} -pin  "FRAME:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return.lpi#1.dfm:mx0).itm}
load net {abs:abs:return.lpi#1.dfm:mx0(14)} -pin  "FRAME:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return.lpi#1.dfm:mx0).itm}
load net {abs:abs:return.lpi#1.dfm:mx0(15)} -pin  "FRAME:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(abs:abs:return.lpi#1.dfm:mx0).itm}
load net {FRAME:not#1.itm(0)} -pin  "FRAME:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(1)} -pin  "FRAME:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(2)} -pin  "FRAME:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(3)} -pin  "FRAME:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(4)} -pin  "FRAME:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(5)} -pin  "FRAME:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load inst "FRAME:if:acc" "add(6,-1,1,0,6)" "INTERFACE" -attr xrf 43035 -attr oid 754 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,6)"
load net {FRAME:not#1.itm(0)} -pin  "FRAME:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(1)} -pin  "FRAME:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(2)} -pin  "FRAME:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(3)} -pin  "FRAME:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(4)} -pin  "FRAME:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(5)} -pin  "FRAME:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {PWR} -pin  "FRAME:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {FRAME:if:acc.itm(0)} -pin  "FRAME:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if:acc.itm}
load net {FRAME:if:acc.itm(1)} -pin  "FRAME:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if:acc.itm}
load net {FRAME:if:acc.itm(2)} -pin  "FRAME:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if:acc.itm}
load net {FRAME:if:acc.itm(3)} -pin  "FRAME:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if:acc.itm}
load net {FRAME:if:acc.itm(4)} -pin  "FRAME:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if:acc.itm}
load net {FRAME:if:acc.itm(5)} -pin  "FRAME:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:if:acc.itm}
load inst "nor#1" "nor(3,1)" "INTERFACE" -attr xrf 43036 -attr oid 755 -attr @path {/edge_detect/edge_detect:core/nor#1} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {equal.tmp} -pin  "nor#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load net {equal.tmp#1} -pin  "nor#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load net {nor.tmp} -pin  "nor#1" {A2(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp}
load net {nor#1.itm} -pin  "nor#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#1.itm}
load inst "SHIFT:not#20" "not(1)" "INTERFACE" -attr xrf 43037 -attr oid 756 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:not#20.itm} -pin  "SHIFT:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#20.itm}
load inst "ACC2:and#7" "and(3,1)" "INTERFACE" -attr xrf 43038 -attr oid 757 -attr @path {/edge_detect/edge_detect:core/ACC2:and#7} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {nor#1.itm} -pin  "ACC2:and#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#1.itm}
load net {SHIFT:not#20.itm} -pin  "ACC2:and#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#20.itm}
load net {SHIFT:and#17.m1c#1} -pin  "ACC2:and#7" {A2(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load net {ACC2:and#7.cse} -pin  "ACC2:and#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#7.cse}
load inst "SHIFT:not#19" "not(1)" "INTERFACE" -attr xrf 43039 -attr oid 758 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:not#19" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:not#19.itm} -pin  "SHIFT:not#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#19.itm}
load inst "ACC2:and#8" "and(3,1)" "INTERFACE" -attr xrf 43040 -attr oid 759 -attr @path {/edge_detect/edge_detect:core/ACC2:and#8} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {equal.tmp} -pin  "ACC2:and#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load net {SHIFT:not#19.itm} -pin  "ACC2:and#8" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#19.itm}
load net {SHIFT:and#17.m1c#1} -pin  "ACC2:and#8" {A2(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load net {ACC2:and#8.cse} -pin  "ACC2:and#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#8.cse}
load inst "SHIFT:not#18" "not(1)" "INTERFACE" -attr xrf 43041 -attr oid 760 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#18} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:not#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:not#18.itm} -pin  "SHIFT:not#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#18.itm}
load inst "ACC2:and#9" "and(3,1)" "INTERFACE" -attr xrf 43042 -attr oid 761 -attr @path {/edge_detect/edge_detect:core/ACC2:and#9} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {equal.tmp#1} -pin  "ACC2:and#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load net {SHIFT:not#18.itm} -pin  "ACC2:and#9" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#18.itm}
load net {SHIFT:and#17.m1c#1} -pin  "ACC2:and#9" {A2(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load net {ACC2:and#9.cse} -pin  "ACC2:and#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#9.cse}
load inst "ACC2:or" "or(2,1)" "INTERFACE" -attr xrf 43043 -attr oid 762 -attr @path {/edge_detect/edge_detect:core/ACC2:or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {nor.tmp} -pin  "ACC2:or" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp}
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC2:or" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {ACC2:or.itm} -pin  "ACC2:or" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:or.itm}
load inst "SHIFT:nand#20" "nand(2,1)" "INTERFACE" -attr xrf 43044 -attr oid 763 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#20} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {ACC2:or.itm} -pin  "SHIFT:nand#20" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:or.itm}
load net {SHIFT:and#17.m1c#1} -pin  "SHIFT:nand#20" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load net {SHIFT:nand#20.itm} -pin  "SHIFT:nand#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#20.itm}
load inst "SHIFT:nand#19" "nand(2,1)" "INTERFACE" -attr xrf 43045 -attr oid 764 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#19} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {SHIFT:nand#20.itm} -pin  "SHIFT:nand#19" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#20.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand#19" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:nand#19.cse} -pin  "SHIFT:nand#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#19.cse}
load inst "SHIFT:or" "or(2,1)" "INTERFACE" -attr xrf 43046 -attr oid 765 -attr @path {/edge_detect/edge_detect:core/SHIFT:or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {ACC2:and#8.cse} -pin  "SHIFT:or" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#8.cse}
load net {SHIFT:nand#19.cse} -pin  "SHIFT:or" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#19.cse}
load net {SHIFT:or.cse} -pin  "SHIFT:or" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:or.cse}
load inst "ACC3:nor" "nor(2,1)" "INTERFACE" -attr xrf 43047 -attr oid 766 -attr @path {/edge_detect/edge_detect:core/ACC3:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {i#9.lpi#1(1)} -pin  "ACC3:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#9.lpi#1)#4.itm}
load net {i#9.lpi#1(0)} -pin  "ACC3:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#9.lpi#1)#2.itm}
load net {ACC3:nor.itm} -pin  "ACC3:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:nor.itm}
load inst "nor" "nor(3,1)" "INTERFACE" -attr xrf 43048 -attr oid 767 -attr @path {/edge_detect/edge_detect:core/nor} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {ACC3:nor.itm} -pin  "nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:nor.itm}
load net {equal.tmp} -pin  "nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load net {equal.tmp#1} -pin  "nor" {A2(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load net {nor.tmp} -pin  "nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp}
load inst "ACC3:not#1" "not(1)" "INTERFACE" -attr xrf 43049 -attr oid 768 -attr @path {/edge_detect/edge_detect:core/ACC3:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {i#9.lpi#1(0)} -pin  "ACC3:not#1" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#9.lpi#1)#3.itm}
load net {ACC3:not#1.itm} -pin  "ACC3:not#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#1.itm}
load inst "ACC3:and#2" "and(2,1)" "INTERFACE" -attr xrf 43050 -attr oid 769 -attr @path {/edge_detect/edge_detect:core/ACC3:and#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {i#9.lpi#1(1)} -pin  "ACC3:and#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#9.lpi#1)#5.itm}
load net {ACC3:not#1.itm} -pin  "ACC3:and#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#1.itm}
load net {equal.tmp#1} -pin  "ACC3:and#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load inst "ACC3:not" "not(1)" "INTERFACE" -attr xrf 43051 -attr oid 770 -attr @path {/edge_detect/edge_detect:core/ACC3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {i#9.lpi#1(1)} -pin  "ACC3:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#9.lpi#1).itm}
load net {ACC3:not.itm} -pin  "ACC3:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load inst "ACC3:and" "and(2,1)" "INTERFACE" -attr xrf 43052 -attr oid 771 -attr @path {/edge_detect/edge_detect:core/ACC3:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {i#9.lpi#1(0)} -pin  "ACC3:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#9.lpi#1)#1.itm}
load net {ACC3:not.itm} -pin  "ACC3:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load net {equal.tmp} -pin  "ACC3:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load inst "ACC1:not#1" "not(1)" "INTERFACE" -attr xrf 43053 -attr oid 772 -attr @path {/edge_detect/edge_detect:core/ACC1:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {i#7.lpi#1(0)} -pin  "ACC1:not#1" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#7.lpi#1)#1.itm}
load net {ACC1:not#1.itm} -pin  "ACC1:not#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#1.itm}
load inst "ACC1:and" "and(2,1)" "INTERFACE" -attr xrf 43054 -attr oid 773 -attr @path {/edge_detect/edge_detect:core/ACC1:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {i#7.lpi#1(1)} -pin  "ACC1:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#7.lpi#1).itm}
load net {ACC1:not#1.itm} -pin  "ACC1:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#1.itm}
load net {equal.tmp#8} -pin  "ACC1:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load inst "ACC1:nor" "nor(2,1)" "INTERFACE" -attr xrf 43055 -attr oid 774 -attr @path {/edge_detect/edge_detect:core/ACC1:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {i#7.lpi#1(1)} -pin  "ACC1:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#7.lpi#1)#2.itm}
load net {i#7.lpi#1(0)} -pin  "ACC1:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#7.lpi#1)#3.itm}
load net {ACC1:nor.itm} -pin  "ACC1:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:nor.itm}
load inst "nor#2" "nor(2,1)" "INTERFACE" -attr xrf 43056 -attr oid 775 -attr @path {/edge_detect/edge_detect:core/nor#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ACC1:nor.itm} -pin  "nor#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:nor.itm}
load net {equal.tmp#8} -pin  "nor#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load net {nor.tmp#1} -pin  "nor#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp#1}
load inst "ACC3:if:acc#8" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 43057 -attr oid 776 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#8} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {by(2).lpi#3} -pin  "ACC3:if:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(0)} -pin  "ACC3:if:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(1)} -pin  "ACC3:if:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(2)} -pin  "ACC3:if:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(3)} -pin  "ACC3:if:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(4)} -pin  "ACC3:if:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(5)} -pin  "ACC3:if:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(6)} -pin  "ACC3:if:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(7)} -pin  "ACC3:if:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(8)} -pin  "ACC3:if:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(9)} -pin  "ACC3:if:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(10)} -pin  "ACC3:if:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(11)} -pin  "ACC3:if:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(12)} -pin  "ACC3:if:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(13)} -pin  "ACC3:if:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {by(2).lpi#1.sg1(14)} -pin  "ACC3:if:acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#7.itm}
load net {regs.regs(0).sva(60)} -pin  "ACC3:if:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(61)} -pin  "ACC3:if:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(62)} -pin  "ACC3:if:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(63)} -pin  "ACC3:if:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(64)} -pin  "ACC3:if:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(65)} -pin  "ACC3:if:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(66)} -pin  "ACC3:if:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(67)} -pin  "ACC3:if:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(68)} -pin  "ACC3:if:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {regs.regs(0).sva(69)} -pin  "ACC3:if:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#13.itm}
load net {by(2).sva(0)} -pin  "ACC3:if:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(1)} -pin  "ACC3:if:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(2)} -pin  "ACC3:if:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(3)} -pin  "ACC3:if:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(4)} -pin  "ACC3:if:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(5)} -pin  "ACC3:if:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(6)} -pin  "ACC3:if:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(7)} -pin  "ACC3:if:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(8)} -pin  "ACC3:if:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(9)} -pin  "ACC3:if:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(10)} -pin  "ACC3:if:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(11)} -pin  "ACC3:if:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(12)} -pin  "ACC3:if:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(13)} -pin  "ACC3:if:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(14)} -pin  "ACC3:if:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load net {by(2).sva(15)} -pin  "ACC3:if:acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva}
load inst "ACC3:if:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 43058 -attr oid 777 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#7} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {gy(2).lpi#3} -pin  "ACC3:if:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(0)} -pin  "ACC3:if:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(1)} -pin  "ACC3:if:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(2)} -pin  "ACC3:if:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(3)} -pin  "ACC3:if:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(4)} -pin  "ACC3:if:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(5)} -pin  "ACC3:if:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(6)} -pin  "ACC3:if:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(7)} -pin  "ACC3:if:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(8)} -pin  "ACC3:if:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(9)} -pin  "ACC3:if:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(10)} -pin  "ACC3:if:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(11)} -pin  "ACC3:if:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(12)} -pin  "ACC3:if:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(13)} -pin  "ACC3:if:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {gy(2).lpi#1.sg1(14)} -pin  "ACC3:if:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#7.itm}
load net {regs.regs(0).sva(70)} -pin  "ACC3:if:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(71)} -pin  "ACC3:if:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(72)} -pin  "ACC3:if:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(73)} -pin  "ACC3:if:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(74)} -pin  "ACC3:if:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(75)} -pin  "ACC3:if:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(76)} -pin  "ACC3:if:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(77)} -pin  "ACC3:if:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(78)} -pin  "ACC3:if:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {regs.regs(0).sva(79)} -pin  "ACC3:if:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#9.itm}
load net {gy(2).sva(0)} -pin  "ACC3:if:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(1)} -pin  "ACC3:if:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(2)} -pin  "ACC3:if:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(3)} -pin  "ACC3:if:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(4)} -pin  "ACC3:if:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(5)} -pin  "ACC3:if:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(6)} -pin  "ACC3:if:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(7)} -pin  "ACC3:if:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(8)} -pin  "ACC3:if:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(9)} -pin  "ACC3:if:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(10)} -pin  "ACC3:if:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(11)} -pin  "ACC3:if:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(12)} -pin  "ACC3:if:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(13)} -pin  "ACC3:if:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(14)} -pin  "ACC3:if:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load net {gy(2).sva(15)} -pin  "ACC3:if:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva}
load inst "ACC3:if:acc#6" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 43059 -attr oid 778 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {ry(2).lpi#3} -pin  "ACC3:if:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(0)} -pin  "ACC3:if:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(1)} -pin  "ACC3:if:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(2)} -pin  "ACC3:if:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(3)} -pin  "ACC3:if:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(4)} -pin  "ACC3:if:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(5)} -pin  "ACC3:if:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(6)} -pin  "ACC3:if:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(7)} -pin  "ACC3:if:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(8)} -pin  "ACC3:if:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(9)} -pin  "ACC3:if:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(10)} -pin  "ACC3:if:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(11)} -pin  "ACC3:if:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(12)} -pin  "ACC3:if:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(13)} -pin  "ACC3:if:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {ry(2).lpi#1.sg1(14)} -pin  "ACC3:if:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#7.itm}
load net {regs.regs(0).sva(80)} -pin  "ACC3:if:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(81)} -pin  "ACC3:if:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(82)} -pin  "ACC3:if:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(83)} -pin  "ACC3:if:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(84)} -pin  "ACC3:if:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(85)} -pin  "ACC3:if:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(86)} -pin  "ACC3:if:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(87)} -pin  "ACC3:if:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(88)} -pin  "ACC3:if:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {regs.regs(0).sva(89)} -pin  "ACC3:if:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#11.itm}
load net {ry(2).sva(0)} -pin  "ACC3:if:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(1)} -pin  "ACC3:if:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(2)} -pin  "ACC3:if:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(3)} -pin  "ACC3:if:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(4)} -pin  "ACC3:if:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(5)} -pin  "ACC3:if:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(6)} -pin  "ACC3:if:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(7)} -pin  "ACC3:if:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(8)} -pin  "ACC3:if:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(9)} -pin  "ACC3:if:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(10)} -pin  "ACC3:if:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(11)} -pin  "ACC3:if:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(12)} -pin  "ACC3:if:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(13)} -pin  "ACC3:if:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(14)} -pin  "ACC3:if:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load net {ry(2).sva(15)} -pin  "ACC3:if:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva}
load inst "regs.operator[]#29:not#3" "not(10)" "INTERFACE" -attr xrf 43060 -attr oid 779 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(0)} -pin  "regs.operator[]#29:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(1)} -pin  "regs.operator[]#29:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(2)} -pin  "regs.operator[]#29:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(3)} -pin  "regs.operator[]#29:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(4)} -pin  "regs.operator[]#29:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(5)} -pin  "regs.operator[]#29:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(6)} -pin  "regs.operator[]#29:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(7)} -pin  "regs.operator[]#29:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(8)} -pin  "regs.operator[]#29:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.regs(0).sva(9)} -pin  "regs.operator[]#29:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#10.itm}
load net {regs.operator[]#29:not#3.itm(0)} -pin  "regs.operator[]#29:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(1)} -pin  "regs.operator[]#29:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(2)} -pin  "regs.operator[]#29:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(3)} -pin  "regs.operator[]#29:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(4)} -pin  "regs.operator[]#29:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(5)} -pin  "regs.operator[]#29:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(6)} -pin  "regs.operator[]#29:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(7)} -pin  "regs.operator[]#29:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(8)} -pin  "regs.operator[]#29:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(9)} -pin  "regs.operator[]#29:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load inst "ACC3:if:acc#18" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 43061 -attr oid 780 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if:acc#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(0)} -pin  "ACC3:if:acc#18" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(1)} -pin  "ACC3:if:acc#18" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(2)} -pin  "ACC3:if:acc#18" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(3)} -pin  "ACC3:if:acc#18" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(4)} -pin  "ACC3:if:acc#18" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(5)} -pin  "ACC3:if:acc#18" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(6)} -pin  "ACC3:if:acc#18" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(7)} -pin  "ACC3:if:acc#18" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(8)} -pin  "ACC3:if:acc#18" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {regs.operator[]#29:not#3.itm(9)} -pin  "ACC3:if:acc#18" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {PWR} -pin  "ACC3:if:acc#18" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {PWR} -pin  "ACC3:if:acc#18" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#3} -pin  "ACC3:if:acc#18" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(0)} -pin  "ACC3:if:acc#18" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(1)} -pin  "ACC3:if:acc#18" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(2)} -pin  "ACC3:if:acc#18" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(3)} -pin  "ACC3:if:acc#18" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(4)} -pin  "ACC3:if:acc#18" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(5)} -pin  "ACC3:if:acc#18" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(6)} -pin  "ACC3:if:acc#18" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(7)} -pin  "ACC3:if:acc#18" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(8)} -pin  "ACC3:if:acc#18" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(9)} -pin  "ACC3:if:acc#18" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(10)} -pin  "ACC3:if:acc#18" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(11)} -pin  "ACC3:if:acc#18" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(12)} -pin  "ACC3:if:acc#18" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(13)} -pin  "ACC3:if:acc#18" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {by(0).lpi#1.sg1(14)} -pin  "ACC3:if:acc#18" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {ACC3:if:acc#18.itm(0)} -pin  "ACC3:if:acc#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(1)} -pin  "ACC3:if:acc#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(2)} -pin  "ACC3:if:acc#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(3)} -pin  "ACC3:if:acc#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(4)} -pin  "ACC3:if:acc#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(5)} -pin  "ACC3:if:acc#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(6)} -pin  "ACC3:if:acc#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(7)} -pin  "ACC3:if:acc#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(8)} -pin  "ACC3:if:acc#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(9)} -pin  "ACC3:if:acc#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(10)} -pin  "ACC3:if:acc#18" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(11)} -pin  "ACC3:if:acc#18" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(12)} -pin  "ACC3:if:acc#18" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(13)} -pin  "ACC3:if:acc#18" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(14)} -pin  "ACC3:if:acc#18" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(15)} -pin  "ACC3:if:acc#18" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load net {ACC3:if:acc#18.itm(16)} -pin  "ACC3:if:acc#18" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#18.itm}
load inst "regs.operator[]#28:not#3" "not(10)" "INTERFACE" -attr xrf 43062 -attr oid 781 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(10)} -pin  "regs.operator[]#28:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(11)} -pin  "regs.operator[]#28:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(12)} -pin  "regs.operator[]#28:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(13)} -pin  "regs.operator[]#28:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(14)} -pin  "regs.operator[]#28:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(15)} -pin  "regs.operator[]#28:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(16)} -pin  "regs.operator[]#28:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(17)} -pin  "regs.operator[]#28:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(18)} -pin  "regs.operator[]#28:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.regs(0).sva(19)} -pin  "regs.operator[]#28:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#12.itm}
load net {regs.operator[]#28:not#3.itm(0)} -pin  "regs.operator[]#28:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(1)} -pin  "regs.operator[]#28:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(2)} -pin  "regs.operator[]#28:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(3)} -pin  "regs.operator[]#28:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(4)} -pin  "regs.operator[]#28:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(5)} -pin  "regs.operator[]#28:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(6)} -pin  "regs.operator[]#28:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(7)} -pin  "regs.operator[]#28:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(8)} -pin  "regs.operator[]#28:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(9)} -pin  "regs.operator[]#28:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load inst "ACC3:if:acc" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 43063 -attr oid 782 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(0)} -pin  "ACC3:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(1)} -pin  "ACC3:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(2)} -pin  "ACC3:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(3)} -pin  "ACC3:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(4)} -pin  "ACC3:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(5)} -pin  "ACC3:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(6)} -pin  "ACC3:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(7)} -pin  "ACC3:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(8)} -pin  "ACC3:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {regs.operator[]#28:not#3.itm(9)} -pin  "ACC3:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {PWR} -pin  "ACC3:if:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {PWR} -pin  "ACC3:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#3} -pin  "ACC3:if:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(0)} -pin  "ACC3:if:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(1)} -pin  "ACC3:if:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(2)} -pin  "ACC3:if:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(3)} -pin  "ACC3:if:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(4)} -pin  "ACC3:if:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(5)} -pin  "ACC3:if:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(6)} -pin  "ACC3:if:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(7)} -pin  "ACC3:if:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(8)} -pin  "ACC3:if:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(9)} -pin  "ACC3:if:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(10)} -pin  "ACC3:if:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(11)} -pin  "ACC3:if:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(12)} -pin  "ACC3:if:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(13)} -pin  "ACC3:if:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {gy(0).lpi#1.sg1(14)} -pin  "ACC3:if:acc" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {ACC3:if:acc.itm(0)} -pin  "ACC3:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(1)} -pin  "ACC3:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(2)} -pin  "ACC3:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(3)} -pin  "ACC3:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(4)} -pin  "ACC3:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(5)} -pin  "ACC3:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(6)} -pin  "ACC3:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(7)} -pin  "ACC3:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(8)} -pin  "ACC3:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(9)} -pin  "ACC3:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(10)} -pin  "ACC3:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(11)} -pin  "ACC3:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(12)} -pin  "ACC3:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(13)} -pin  "ACC3:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(14)} -pin  "ACC3:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(15)} -pin  "ACC3:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(16)} -pin  "ACC3:if:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load inst "regs.operator[]#27:not#3" "not(10)" "INTERFACE" -attr xrf 43064 -attr oid 783 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva(20)} -pin  "regs.operator[]#27:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(21)} -pin  "regs.operator[]#27:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(22)} -pin  "regs.operator[]#27:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(23)} -pin  "regs.operator[]#27:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(24)} -pin  "regs.operator[]#27:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(25)} -pin  "regs.operator[]#27:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(26)} -pin  "regs.operator[]#27:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(27)} -pin  "regs.operator[]#27:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(28)} -pin  "regs.operator[]#27:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.regs(0).sva(29)} -pin  "regs.operator[]#27:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva)#14.itm}
load net {regs.operator[]#27:not#3.itm(0)} -pin  "regs.operator[]#27:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(1)} -pin  "regs.operator[]#27:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(2)} -pin  "regs.operator[]#27:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(3)} -pin  "regs.operator[]#27:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(4)} -pin  "regs.operator[]#27:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(5)} -pin  "regs.operator[]#27:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(6)} -pin  "regs.operator[]#27:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(7)} -pin  "regs.operator[]#27:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(8)} -pin  "regs.operator[]#27:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(9)} -pin  "regs.operator[]#27:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load inst "ACC3:if:acc#17" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 43065 -attr oid 784 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if:acc#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(0)} -pin  "ACC3:if:acc#17" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(1)} -pin  "ACC3:if:acc#17" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(2)} -pin  "ACC3:if:acc#17" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(3)} -pin  "ACC3:if:acc#17" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(4)} -pin  "ACC3:if:acc#17" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(5)} -pin  "ACC3:if:acc#17" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(6)} -pin  "ACC3:if:acc#17" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(7)} -pin  "ACC3:if:acc#17" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(8)} -pin  "ACC3:if:acc#17" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {regs.operator[]#27:not#3.itm(9)} -pin  "ACC3:if:acc#17" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {PWR} -pin  "ACC3:if:acc#17" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {PWR} -pin  "ACC3:if:acc#17" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#3} -pin  "ACC3:if:acc#17" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(0)} -pin  "ACC3:if:acc#17" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(1)} -pin  "ACC3:if:acc#17" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(2)} -pin  "ACC3:if:acc#17" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(3)} -pin  "ACC3:if:acc#17" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(4)} -pin  "ACC3:if:acc#17" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(5)} -pin  "ACC3:if:acc#17" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(6)} -pin  "ACC3:if:acc#17" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(7)} -pin  "ACC3:if:acc#17" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(8)} -pin  "ACC3:if:acc#17" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(9)} -pin  "ACC3:if:acc#17" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(10)} -pin  "ACC3:if:acc#17" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(11)} -pin  "ACC3:if:acc#17" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(12)} -pin  "ACC3:if:acc#17" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(13)} -pin  "ACC3:if:acc#17" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ry(0).lpi#1.sg1(14)} -pin  "ACC3:if:acc#17" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {ACC3:if:acc#17.itm(0)} -pin  "ACC3:if:acc#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(1)} -pin  "ACC3:if:acc#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(2)} -pin  "ACC3:if:acc#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(3)} -pin  "ACC3:if:acc#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(4)} -pin  "ACC3:if:acc#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(5)} -pin  "ACC3:if:acc#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(6)} -pin  "ACC3:if:acc#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(7)} -pin  "ACC3:if:acc#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(8)} -pin  "ACC3:if:acc#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(9)} -pin  "ACC3:if:acc#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(10)} -pin  "ACC3:if:acc#17" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(11)} -pin  "ACC3:if:acc#17" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(12)} -pin  "ACC3:if:acc#17" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(13)} -pin  "ACC3:if:acc#17" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(14)} -pin  "ACC3:if:acc#17" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(15)} -pin  "ACC3:if:acc#17" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load net {ACC3:if:acc#17.itm(16)} -pin  "ACC3:if:acc#17" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#17.itm}
load inst "ACC3:if#2:acc#8" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 43066 -attr oid 785 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#8} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {by(2).lpi#3} -pin  "ACC3:if#2:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(0)} -pin  "ACC3:if#2:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(1)} -pin  "ACC3:if#2:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(2)} -pin  "ACC3:if#2:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(3)} -pin  "ACC3:if#2:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(4)} -pin  "ACC3:if#2:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(5)} -pin  "ACC3:if#2:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(6)} -pin  "ACC3:if#2:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(7)} -pin  "ACC3:if#2:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(8)} -pin  "ACC3:if#2:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(9)} -pin  "ACC3:if#2:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(10)} -pin  "ACC3:if#2:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(11)} -pin  "ACC3:if#2:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(12)} -pin  "ACC3:if#2:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(13)} -pin  "ACC3:if#2:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {by(2).lpi#1.sg1(14)} -pin  "ACC3:if#2:acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#5.itm}
load net {regs.regs(2).sva(60)} -pin  "ACC3:if#2:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(61)} -pin  "ACC3:if#2:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(62)} -pin  "ACC3:if#2:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(63)} -pin  "ACC3:if#2:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(64)} -pin  "ACC3:if#2:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(65)} -pin  "ACC3:if#2:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(66)} -pin  "ACC3:if#2:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(67)} -pin  "ACC3:if#2:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(68)} -pin  "ACC3:if#2:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {regs.regs(2).sva(69)} -pin  "ACC3:if#2:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#9.itm}
load net {by(2).sva#2(0)} -pin  "ACC3:if#2:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(1)} -pin  "ACC3:if#2:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(2)} -pin  "ACC3:if#2:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(3)} -pin  "ACC3:if#2:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(4)} -pin  "ACC3:if#2:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(5)} -pin  "ACC3:if#2:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(6)} -pin  "ACC3:if#2:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(7)} -pin  "ACC3:if#2:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(8)} -pin  "ACC3:if#2:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(9)} -pin  "ACC3:if#2:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(10)} -pin  "ACC3:if#2:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(11)} -pin  "ACC3:if#2:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(12)} -pin  "ACC3:if#2:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(13)} -pin  "ACC3:if#2:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(14)} -pin  "ACC3:if#2:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load net {by(2).sva#2(15)} -pin  "ACC3:if#2:acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#2}
load inst "ACC3:if#2:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 43067 -attr oid 786 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#7} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {gy(2).lpi#3} -pin  "ACC3:if#2:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(0)} -pin  "ACC3:if#2:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(1)} -pin  "ACC3:if#2:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(2)} -pin  "ACC3:if#2:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(3)} -pin  "ACC3:if#2:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(4)} -pin  "ACC3:if#2:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(5)} -pin  "ACC3:if#2:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(6)} -pin  "ACC3:if#2:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(7)} -pin  "ACC3:if#2:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(8)} -pin  "ACC3:if#2:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(9)} -pin  "ACC3:if#2:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(10)} -pin  "ACC3:if#2:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(11)} -pin  "ACC3:if#2:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(12)} -pin  "ACC3:if#2:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(13)} -pin  "ACC3:if#2:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {gy(2).lpi#1.sg1(14)} -pin  "ACC3:if#2:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#5.itm}
load net {regs.regs(2).sva(70)} -pin  "ACC3:if#2:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(71)} -pin  "ACC3:if#2:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(72)} -pin  "ACC3:if#2:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(73)} -pin  "ACC3:if#2:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(74)} -pin  "ACC3:if#2:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(75)} -pin  "ACC3:if#2:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(76)} -pin  "ACC3:if#2:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(77)} -pin  "ACC3:if#2:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(78)} -pin  "ACC3:if#2:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {regs.regs(2).sva(79)} -pin  "ACC3:if#2:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#10.itm}
load net {gy(2).sva#2(0)} -pin  "ACC3:if#2:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(1)} -pin  "ACC3:if#2:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(2)} -pin  "ACC3:if#2:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(3)} -pin  "ACC3:if#2:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(4)} -pin  "ACC3:if#2:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(5)} -pin  "ACC3:if#2:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(6)} -pin  "ACC3:if#2:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(7)} -pin  "ACC3:if#2:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(8)} -pin  "ACC3:if#2:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(9)} -pin  "ACC3:if#2:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(10)} -pin  "ACC3:if#2:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(11)} -pin  "ACC3:if#2:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(12)} -pin  "ACC3:if#2:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(13)} -pin  "ACC3:if#2:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(14)} -pin  "ACC3:if#2:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load net {gy(2).sva#2(15)} -pin  "ACC3:if#2:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#2}
load inst "ACC3:if#2:acc#6" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 43068 -attr oid 787 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,12,1,16)"
load net {ry(2).lpi#3} -pin  "ACC3:if#2:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(0)} -pin  "ACC3:if#2:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(1)} -pin  "ACC3:if#2:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(2)} -pin  "ACC3:if#2:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(3)} -pin  "ACC3:if#2:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(4)} -pin  "ACC3:if#2:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(5)} -pin  "ACC3:if#2:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(6)} -pin  "ACC3:if#2:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(7)} -pin  "ACC3:if#2:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(8)} -pin  "ACC3:if#2:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(9)} -pin  "ACC3:if#2:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(10)} -pin  "ACC3:if#2:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(11)} -pin  "ACC3:if#2:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(12)} -pin  "ACC3:if#2:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(13)} -pin  "ACC3:if#2:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {ry(2).lpi#1.sg1(14)} -pin  "ACC3:if#2:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#5.itm}
load net {regs.regs(2).sva(80)} -pin  "ACC3:if#2:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(81)} -pin  "ACC3:if#2:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(82)} -pin  "ACC3:if#2:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(83)} -pin  "ACC3:if#2:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(84)} -pin  "ACC3:if#2:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(85)} -pin  "ACC3:if#2:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(86)} -pin  "ACC3:if#2:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(87)} -pin  "ACC3:if#2:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(88)} -pin  "ACC3:if#2:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {regs.regs(2).sva(89)} -pin  "ACC3:if#2:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#11.itm}
load net {ry(2).sva#2(0)} -pin  "ACC3:if#2:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(1)} -pin  "ACC3:if#2:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(2)} -pin  "ACC3:if#2:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(3)} -pin  "ACC3:if#2:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(4)} -pin  "ACC3:if#2:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(5)} -pin  "ACC3:if#2:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(6)} -pin  "ACC3:if#2:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(7)} -pin  "ACC3:if#2:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(8)} -pin  "ACC3:if#2:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(9)} -pin  "ACC3:if#2:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(10)} -pin  "ACC3:if#2:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(11)} -pin  "ACC3:if#2:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(12)} -pin  "ACC3:if#2:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(13)} -pin  "ACC3:if#2:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(14)} -pin  "ACC3:if#2:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load net {ry(2).sva#2(15)} -pin  "ACC3:if#2:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#2}
load inst "regs.operator[]#47:not" "not(10)" "INTERFACE" -attr xrf 43069 -attr oid 788 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva(0)} -pin  "regs.operator[]#47:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(1)} -pin  "regs.operator[]#47:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(2)} -pin  "regs.operator[]#47:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(3)} -pin  "regs.operator[]#47:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(4)} -pin  "regs.operator[]#47:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(5)} -pin  "regs.operator[]#47:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(6)} -pin  "regs.operator[]#47:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(7)} -pin  "regs.operator[]#47:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(8)} -pin  "regs.operator[]#47:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.regs(2).sva(9)} -pin  "regs.operator[]#47:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#12.itm}
load net {regs.operator[]#47:not.itm(0)} -pin  "regs.operator[]#47:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(1)} -pin  "regs.operator[]#47:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(2)} -pin  "regs.operator[]#47:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(3)} -pin  "regs.operator[]#47:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(4)} -pin  "regs.operator[]#47:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(5)} -pin  "regs.operator[]#47:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(6)} -pin  "regs.operator[]#47:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(7)} -pin  "regs.operator[]#47:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(8)} -pin  "regs.operator[]#47:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load net {regs.operator[]#47:not.itm(9)} -pin  "regs.operator[]#47:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not.itm}
load inst "ACC3:if#2:acc#18" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 43070 -attr oid 789 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if#2:acc#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(0)} -pin  "ACC3:if#2:acc#18" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(1)} -pin  "ACC3:if#2:acc#18" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(2)} -pin  "ACC3:if#2:acc#18" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(3)} -pin  "ACC3:if#2:acc#18" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(4)} -pin  "ACC3:if#2:acc#18" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(5)} -pin  "ACC3:if#2:acc#18" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(6)} -pin  "ACC3:if#2:acc#18" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(7)} -pin  "ACC3:if#2:acc#18" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(8)} -pin  "ACC3:if#2:acc#18" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {regs.operator[]#47:not.itm(9)} -pin  "ACC3:if#2:acc#18" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {PWR} -pin  "ACC3:if#2:acc#18" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {PWR} -pin  "ACC3:if#2:acc#18" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#3} -pin  "ACC3:if#2:acc#18" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(0)} -pin  "ACC3:if#2:acc#18" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(1)} -pin  "ACC3:if#2:acc#18" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(2)} -pin  "ACC3:if#2:acc#18" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(3)} -pin  "ACC3:if#2:acc#18" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(4)} -pin  "ACC3:if#2:acc#18" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(5)} -pin  "ACC3:if#2:acc#18" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(6)} -pin  "ACC3:if#2:acc#18" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(7)} -pin  "ACC3:if#2:acc#18" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(8)} -pin  "ACC3:if#2:acc#18" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(9)} -pin  "ACC3:if#2:acc#18" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(10)} -pin  "ACC3:if#2:acc#18" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(11)} -pin  "ACC3:if#2:acc#18" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(12)} -pin  "ACC3:if#2:acc#18" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(13)} -pin  "ACC3:if#2:acc#18" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {by(0).lpi#1.sg1(14)} -pin  "ACC3:if#2:acc#18" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {ACC3:if#2:acc#18.itm(0)} -pin  "ACC3:if#2:acc#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(1)} -pin  "ACC3:if#2:acc#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(2)} -pin  "ACC3:if#2:acc#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(3)} -pin  "ACC3:if#2:acc#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(4)} -pin  "ACC3:if#2:acc#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(5)} -pin  "ACC3:if#2:acc#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(6)} -pin  "ACC3:if#2:acc#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(7)} -pin  "ACC3:if#2:acc#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(8)} -pin  "ACC3:if#2:acc#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(9)} -pin  "ACC3:if#2:acc#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(10)} -pin  "ACC3:if#2:acc#18" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(11)} -pin  "ACC3:if#2:acc#18" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(12)} -pin  "ACC3:if#2:acc#18" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(13)} -pin  "ACC3:if#2:acc#18" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(14)} -pin  "ACC3:if#2:acc#18" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(15)} -pin  "ACC3:if#2:acc#18" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load net {ACC3:if#2:acc#18.itm(16)} -pin  "ACC3:if#2:acc#18" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#18.itm}
load inst "regs.operator[]#46:not" "not(10)" "INTERFACE" -attr xrf 43071 -attr oid 790 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva(10)} -pin  "regs.operator[]#46:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(11)} -pin  "regs.operator[]#46:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(12)} -pin  "regs.operator[]#46:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(13)} -pin  "regs.operator[]#46:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(14)} -pin  "regs.operator[]#46:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(15)} -pin  "regs.operator[]#46:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(16)} -pin  "regs.operator[]#46:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(17)} -pin  "regs.operator[]#46:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(18)} -pin  "regs.operator[]#46:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.regs(2).sva(19)} -pin  "regs.operator[]#46:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#13.itm}
load net {regs.operator[]#46:not.itm(0)} -pin  "regs.operator[]#46:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(1)} -pin  "regs.operator[]#46:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(2)} -pin  "regs.operator[]#46:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(3)} -pin  "regs.operator[]#46:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(4)} -pin  "regs.operator[]#46:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(5)} -pin  "regs.operator[]#46:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(6)} -pin  "regs.operator[]#46:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(7)} -pin  "regs.operator[]#46:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(8)} -pin  "regs.operator[]#46:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load net {regs.operator[]#46:not.itm(9)} -pin  "regs.operator[]#46:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not.itm}
load inst "ACC3:if#2:acc" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 43072 -attr oid 791 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if#2:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(0)} -pin  "ACC3:if#2:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(1)} -pin  "ACC3:if#2:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(2)} -pin  "ACC3:if#2:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(3)} -pin  "ACC3:if#2:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(4)} -pin  "ACC3:if#2:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(5)} -pin  "ACC3:if#2:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(6)} -pin  "ACC3:if#2:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(7)} -pin  "ACC3:if#2:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(8)} -pin  "ACC3:if#2:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {regs.operator[]#46:not.itm(9)} -pin  "ACC3:if#2:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {PWR} -pin  "ACC3:if#2:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {PWR} -pin  "ACC3:if#2:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#3} -pin  "ACC3:if#2:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(0)} -pin  "ACC3:if#2:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(1)} -pin  "ACC3:if#2:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(2)} -pin  "ACC3:if#2:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(3)} -pin  "ACC3:if#2:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(4)} -pin  "ACC3:if#2:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(5)} -pin  "ACC3:if#2:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(6)} -pin  "ACC3:if#2:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(7)} -pin  "ACC3:if#2:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(8)} -pin  "ACC3:if#2:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(9)} -pin  "ACC3:if#2:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(10)} -pin  "ACC3:if#2:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(11)} -pin  "ACC3:if#2:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(12)} -pin  "ACC3:if#2:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(13)} -pin  "ACC3:if#2:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {gy(0).lpi#1.sg1(14)} -pin  "ACC3:if#2:acc" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {ACC3:if#2:acc.itm(0)} -pin  "ACC3:if#2:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(1)} -pin  "ACC3:if#2:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(2)} -pin  "ACC3:if#2:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(3)} -pin  "ACC3:if#2:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(4)} -pin  "ACC3:if#2:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(5)} -pin  "ACC3:if#2:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(6)} -pin  "ACC3:if#2:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(7)} -pin  "ACC3:if#2:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(8)} -pin  "ACC3:if#2:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(9)} -pin  "ACC3:if#2:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(10)} -pin  "ACC3:if#2:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(11)} -pin  "ACC3:if#2:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(12)} -pin  "ACC3:if#2:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(13)} -pin  "ACC3:if#2:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(14)} -pin  "ACC3:if#2:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(15)} -pin  "ACC3:if#2:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(16)} -pin  "ACC3:if#2:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load inst "regs.operator[]#45:not" "not(10)" "INTERFACE" -attr xrf 43073 -attr oid 792 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva(20)} -pin  "regs.operator[]#45:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(21)} -pin  "regs.operator[]#45:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(22)} -pin  "regs.operator[]#45:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(23)} -pin  "regs.operator[]#45:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(24)} -pin  "regs.operator[]#45:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(25)} -pin  "regs.operator[]#45:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(26)} -pin  "regs.operator[]#45:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(27)} -pin  "regs.operator[]#45:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(28)} -pin  "regs.operator[]#45:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.regs(2).sva(29)} -pin  "regs.operator[]#45:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva)#14.itm}
load net {regs.operator[]#45:not.itm(0)} -pin  "regs.operator[]#45:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(1)} -pin  "regs.operator[]#45:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(2)} -pin  "regs.operator[]#45:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(3)} -pin  "regs.operator[]#45:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(4)} -pin  "regs.operator[]#45:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(5)} -pin  "regs.operator[]#45:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(6)} -pin  "regs.operator[]#45:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(7)} -pin  "regs.operator[]#45:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(8)} -pin  "regs.operator[]#45:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load net {regs.operator[]#45:not.itm(9)} -pin  "regs.operator[]#45:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not.itm}
load inst "ACC3:if#2:acc#17" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 43074 -attr oid 793 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if#2:acc#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(0)} -pin  "ACC3:if#2:acc#17" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(1)} -pin  "ACC3:if#2:acc#17" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(2)} -pin  "ACC3:if#2:acc#17" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(3)} -pin  "ACC3:if#2:acc#17" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(4)} -pin  "ACC3:if#2:acc#17" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(5)} -pin  "ACC3:if#2:acc#17" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(6)} -pin  "ACC3:if#2:acc#17" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(7)} -pin  "ACC3:if#2:acc#17" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(8)} -pin  "ACC3:if#2:acc#17" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {regs.operator[]#45:not.itm(9)} -pin  "ACC3:if#2:acc#17" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {PWR} -pin  "ACC3:if#2:acc#17" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {PWR} -pin  "ACC3:if#2:acc#17" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#3} -pin  "ACC3:if#2:acc#17" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(0)} -pin  "ACC3:if#2:acc#17" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(1)} -pin  "ACC3:if#2:acc#17" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(2)} -pin  "ACC3:if#2:acc#17" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(3)} -pin  "ACC3:if#2:acc#17" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(4)} -pin  "ACC3:if#2:acc#17" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(5)} -pin  "ACC3:if#2:acc#17" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(6)} -pin  "ACC3:if#2:acc#17" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(7)} -pin  "ACC3:if#2:acc#17" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(8)} -pin  "ACC3:if#2:acc#17" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(9)} -pin  "ACC3:if#2:acc#17" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(10)} -pin  "ACC3:if#2:acc#17" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(11)} -pin  "ACC3:if#2:acc#17" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(12)} -pin  "ACC3:if#2:acc#17" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(13)} -pin  "ACC3:if#2:acc#17" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ry(0).lpi#1.sg1(14)} -pin  "ACC3:if#2:acc#17" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {ACC3:if#2:acc#17.itm(0)} -pin  "ACC3:if#2:acc#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(1)} -pin  "ACC3:if#2:acc#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(2)} -pin  "ACC3:if#2:acc#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(3)} -pin  "ACC3:if#2:acc#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(4)} -pin  "ACC3:if#2:acc#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(5)} -pin  "ACC3:if#2:acc#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(6)} -pin  "ACC3:if#2:acc#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(7)} -pin  "ACC3:if#2:acc#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(8)} -pin  "ACC3:if#2:acc#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(9)} -pin  "ACC3:if#2:acc#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(10)} -pin  "ACC3:if#2:acc#17" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(11)} -pin  "ACC3:if#2:acc#17" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(12)} -pin  "ACC3:if#2:acc#17" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(13)} -pin  "ACC3:if#2:acc#17" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(14)} -pin  "ACC3:if#2:acc#17" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(15)} -pin  "ACC3:if#2:acc#17" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load net {ACC3:if#2:acc#17.itm(16)} -pin  "ACC3:if#2:acc#17" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#17.itm}
load inst "abs:else:not" "not(15)" "INTERFACE" -attr xrf 43075 -attr oid 794 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC2:acc#1.tmp(0)} -pin  "abs:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(1)} -pin  "abs:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(2)} -pin  "abs:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(3)} -pin  "abs:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(4)} -pin  "abs:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(5)} -pin  "abs:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(6)} -pin  "abs:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(7)} -pin  "abs:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(8)} -pin  "abs:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(9)} -pin  "abs:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(10)} -pin  "abs:else:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(11)} -pin  "abs:else:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(12)} -pin  "abs:else:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(13)} -pin  "abs:else:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {ACC2:acc#1.tmp(14)} -pin  "abs:else:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red#1.sva#2).itm}
load net {abs:else:not.itm(0)} -pin  "abs:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(1)} -pin  "abs:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(2)} -pin  "abs:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(3)} -pin  "abs:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(4)} -pin  "abs:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(5)} -pin  "abs:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(6)} -pin  "abs:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(7)} -pin  "abs:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(8)} -pin  "abs:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(9)} -pin  "abs:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(10)} -pin  "abs:else:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(11)} -pin  "abs:else:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(12)} -pin  "abs:else:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(13)} -pin  "abs:else:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(14)} -pin  "abs:else:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load inst "abs:else:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 43076 -attr oid 795 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {abs:else:not.itm(0)} -pin  "abs:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(1)} -pin  "abs:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(2)} -pin  "abs:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(3)} -pin  "abs:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(4)} -pin  "abs:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(5)} -pin  "abs:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(6)} -pin  "abs:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(7)} -pin  "abs:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(8)} -pin  "abs:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(9)} -pin  "abs:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(10)} -pin  "abs:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(11)} -pin  "abs:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(12)} -pin  "abs:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(13)} -pin  "abs:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(14)} -pin  "abs:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:not.itm}
load net {PWR} -pin  "abs:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {abs:else:acc.itm(0)} -pin  "abs:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(1)} -pin  "abs:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(2)} -pin  "abs:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(3)} -pin  "abs:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(4)} -pin  "abs:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(5)} -pin  "abs:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(6)} -pin  "abs:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(7)} -pin  "abs:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(8)} -pin  "abs:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(9)} -pin  "abs:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(10)} -pin  "abs:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(11)} -pin  "abs:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(12)} -pin  "abs:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(13)} -pin  "abs:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(14)} -pin  "abs:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(15)} -pin  "abs:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load inst "mux#12" "mux(2,16)" "INTERFACE" -attr xrf 43077 -attr oid 796 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {abs:else:acc.itm(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(2)} -pin  "mux#12" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(3)} -pin  "mux#12" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(4)} -pin  "mux#12" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(5)} -pin  "mux#12" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(6)} -pin  "mux#12" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(7)} -pin  "mux#12" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(8)} -pin  "mux#12" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(9)} -pin  "mux#12" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(10)} -pin  "mux#12" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(11)} -pin  "mux#12" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(12)} -pin  "mux#12" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(13)} -pin  "mux#12" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(14)} -pin  "mux#12" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {abs:else:acc.itm(15)} -pin  "mux#12" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:else:acc.itm}
load net {ACC2:acc#1.tmp(0)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(1)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(2)} -pin  "mux#12" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(3)} -pin  "mux#12" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(4)} -pin  "mux#12" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(5)} -pin  "mux#12" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(6)} -pin  "mux#12" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(7)} -pin  "mux#12" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(8)} -pin  "mux#12" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(9)} -pin  "mux#12" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(10)} -pin  "mux#12" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(11)} -pin  "mux#12" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(12)} -pin  "mux#12" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(13)} -pin  "mux#12" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(14)} -pin  "mux#12" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {GND} -pin  "mux#12" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC2:acc#1.tmp(15)} -pin  "mux#12" {S(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC2:acc#1.tmp).itm}
load net {abs:abs:return.lpi#1.dfm:mx0(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(2)} -pin  "mux#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(3)} -pin  "mux#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(4)} -pin  "mux#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(5)} -pin  "mux#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(6)} -pin  "mux#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(7)} -pin  "mux#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(8)} -pin  "mux#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(9)} -pin  "mux#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(10)} -pin  "mux#12" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(11)} -pin  "mux#12" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(12)} -pin  "mux#12" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(13)} -pin  "mux#12" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(14)} -pin  "mux#12" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load net {abs:abs:return.lpi#1.dfm:mx0(15)} -pin  "mux#12" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return.lpi#1.dfm:mx0}
load inst "abs#1:else:not" "not(15)" "INTERFACE" -attr xrf 43078 -attr oid 797 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC2:acc#2.tmp(0)} -pin  "abs#1:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(1)} -pin  "abs#1:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(2)} -pin  "abs#1:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(3)} -pin  "abs#1:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(4)} -pin  "abs#1:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(5)} -pin  "abs#1:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(6)} -pin  "abs#1:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(7)} -pin  "abs#1:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(8)} -pin  "abs#1:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(9)} -pin  "abs#1:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(10)} -pin  "abs#1:else:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(11)} -pin  "abs#1:else:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(12)} -pin  "abs#1:else:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(13)} -pin  "abs#1:else:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {ACC2:acc#2.tmp(14)} -pin  "abs#1:else:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green#1.sva#2).itm}
load net {abs#1:else:not.itm(0)} -pin  "abs#1:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(1)} -pin  "abs#1:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(2)} -pin  "abs#1:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(3)} -pin  "abs#1:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(4)} -pin  "abs#1:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(5)} -pin  "abs#1:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(6)} -pin  "abs#1:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(7)} -pin  "abs#1:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(8)} -pin  "abs#1:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(9)} -pin  "abs#1:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(10)} -pin  "abs#1:else:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(11)} -pin  "abs#1:else:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(12)} -pin  "abs#1:else:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(13)} -pin  "abs#1:else:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(14)} -pin  "abs#1:else:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load inst "abs#1:else:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 43079 -attr oid 798 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {abs#1:else:not.itm(0)} -pin  "abs#1:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(1)} -pin  "abs#1:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(2)} -pin  "abs#1:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(3)} -pin  "abs#1:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(4)} -pin  "abs#1:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(5)} -pin  "abs#1:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(6)} -pin  "abs#1:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(7)} -pin  "abs#1:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(8)} -pin  "abs#1:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(9)} -pin  "abs#1:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(10)} -pin  "abs#1:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(11)} -pin  "abs#1:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(12)} -pin  "abs#1:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(13)} -pin  "abs#1:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {abs#1:else:not.itm(14)} -pin  "abs#1:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:not.itm}
load net {PWR} -pin  "abs#1:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {abs#1:else:acc.itm(0)} -pin  "abs#1:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(1)} -pin  "abs#1:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(2)} -pin  "abs#1:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(3)} -pin  "abs#1:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(4)} -pin  "abs#1:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(5)} -pin  "abs#1:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(6)} -pin  "abs#1:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(7)} -pin  "abs#1:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(8)} -pin  "abs#1:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(9)} -pin  "abs#1:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(10)} -pin  "abs#1:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(11)} -pin  "abs#1:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(12)} -pin  "abs#1:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(13)} -pin  "abs#1:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(14)} -pin  "abs#1:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(15)} -pin  "abs#1:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load inst "mux#13" "mux(2,16)" "INTERFACE" -attr xrf 43080 -attr oid 799 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {abs#1:else:acc.itm(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(2)} -pin  "mux#13" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(3)} -pin  "mux#13" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(4)} -pin  "mux#13" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(5)} -pin  "mux#13" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(6)} -pin  "mux#13" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(7)} -pin  "mux#13" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(8)} -pin  "mux#13" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(9)} -pin  "mux#13" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(10)} -pin  "mux#13" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(11)} -pin  "mux#13" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(12)} -pin  "mux#13" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(13)} -pin  "mux#13" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(14)} -pin  "mux#13" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {abs#1:else:acc.itm(15)} -pin  "mux#13" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#1:else:acc.itm}
load net {ACC2:acc#2.tmp(0)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(1)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(2)} -pin  "mux#13" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(3)} -pin  "mux#13" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(4)} -pin  "mux#13" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(5)} -pin  "mux#13" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(6)} -pin  "mux#13" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(7)} -pin  "mux#13" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(8)} -pin  "mux#13" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(9)} -pin  "mux#13" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(10)} -pin  "mux#13" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(11)} -pin  "mux#13" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(12)} -pin  "mux#13" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(13)} -pin  "mux#13" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(14)} -pin  "mux#13" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {GND} -pin  "mux#13" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {ACC2:acc#2.tmp(15)} -pin  "mux#13" {S(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC2:acc#2.tmp).itm}
load net {abs:abs:return#1.lpi#1.dfm:mx0(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(2)} -pin  "mux#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(3)} -pin  "mux#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(4)} -pin  "mux#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(5)} -pin  "mux#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(6)} -pin  "mux#13" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(7)} -pin  "mux#13" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(8)} -pin  "mux#13" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(9)} -pin  "mux#13" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(10)} -pin  "mux#13" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(11)} -pin  "mux#13" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(12)} -pin  "mux#13" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(13)} -pin  "mux#13" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(14)} -pin  "mux#13" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load net {abs:abs:return#1.lpi#1.dfm:mx0(15)} -pin  "mux#13" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#1.lpi#1.dfm:mx0}
load inst "abs#2:else:not" "not(15)" "INTERFACE" -attr xrf 43081 -attr oid 800 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC2:acc#3.tmp(0)} -pin  "abs#2:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(1)} -pin  "abs#2:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(2)} -pin  "abs#2:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(3)} -pin  "abs#2:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(4)} -pin  "abs#2:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(5)} -pin  "abs#2:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(6)} -pin  "abs#2:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(7)} -pin  "abs#2:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(8)} -pin  "abs#2:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(9)} -pin  "abs#2:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(10)} -pin  "abs#2:else:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(11)} -pin  "abs#2:else:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(12)} -pin  "abs#2:else:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(13)} -pin  "abs#2:else:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {ACC2:acc#3.tmp(14)} -pin  "abs#2:else:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue#1.sva#2).itm}
load net {abs#2:else:not.itm(0)} -pin  "abs#2:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(1)} -pin  "abs#2:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(2)} -pin  "abs#2:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(3)} -pin  "abs#2:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(4)} -pin  "abs#2:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(5)} -pin  "abs#2:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(6)} -pin  "abs#2:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(7)} -pin  "abs#2:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(8)} -pin  "abs#2:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(9)} -pin  "abs#2:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(10)} -pin  "abs#2:else:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(11)} -pin  "abs#2:else:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(12)} -pin  "abs#2:else:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(13)} -pin  "abs#2:else:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(14)} -pin  "abs#2:else:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load inst "abs#2:else:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 43082 -attr oid 801 -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {abs#2:else:not.itm(0)} -pin  "abs#2:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(1)} -pin  "abs#2:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(2)} -pin  "abs#2:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(3)} -pin  "abs#2:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(4)} -pin  "abs#2:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(5)} -pin  "abs#2:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(6)} -pin  "abs#2:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(7)} -pin  "abs#2:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(8)} -pin  "abs#2:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(9)} -pin  "abs#2:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(10)} -pin  "abs#2:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(11)} -pin  "abs#2:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(12)} -pin  "abs#2:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(13)} -pin  "abs#2:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {abs#2:else:not.itm(14)} -pin  "abs#2:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:not.itm}
load net {PWR} -pin  "abs#2:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {abs#2:else:acc.itm(0)} -pin  "abs#2:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(1)} -pin  "abs#2:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(2)} -pin  "abs#2:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(3)} -pin  "abs#2:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(4)} -pin  "abs#2:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(5)} -pin  "abs#2:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(6)} -pin  "abs#2:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(7)} -pin  "abs#2:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(8)} -pin  "abs#2:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(9)} -pin  "abs#2:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(10)} -pin  "abs#2:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(11)} -pin  "abs#2:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(12)} -pin  "abs#2:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(13)} -pin  "abs#2:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(14)} -pin  "abs#2:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(15)} -pin  "abs#2:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load inst "mux#14" "mux(2,16)" "INTERFACE" -attr xrf 43083 -attr oid 802 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {abs#2:else:acc.itm(0)} -pin  "mux#14" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(1)} -pin  "mux#14" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(2)} -pin  "mux#14" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(3)} -pin  "mux#14" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(4)} -pin  "mux#14" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(5)} -pin  "mux#14" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(6)} -pin  "mux#14" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(7)} -pin  "mux#14" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(8)} -pin  "mux#14" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(9)} -pin  "mux#14" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(10)} -pin  "mux#14" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(11)} -pin  "mux#14" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(12)} -pin  "mux#14" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(13)} -pin  "mux#14" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(14)} -pin  "mux#14" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {abs#2:else:acc.itm(15)} -pin  "mux#14" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs#2:else:acc.itm}
load net {ACC2:acc#3.tmp(0)} -pin  "mux#14" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(1)} -pin  "mux#14" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(2)} -pin  "mux#14" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(3)} -pin  "mux#14" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(4)} -pin  "mux#14" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(5)} -pin  "mux#14" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(6)} -pin  "mux#14" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(7)} -pin  "mux#14" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(8)} -pin  "mux#14" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(9)} -pin  "mux#14" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(10)} -pin  "mux#14" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(11)} -pin  "mux#14" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(12)} -pin  "mux#14" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(13)} -pin  "mux#14" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(14)} -pin  "mux#14" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {GND} -pin  "mux#14" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC2:acc#3.tmp(15)} -pin  "mux#14" {S(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC2:acc#3.tmp).itm}
load net {abs:abs:return#2.lpi#1.dfm:mx0(0)} -pin  "mux#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(1)} -pin  "mux#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(2)} -pin  "mux#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(3)} -pin  "mux#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(4)} -pin  "mux#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(5)} -pin  "mux#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(6)} -pin  "mux#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(7)} -pin  "mux#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(8)} -pin  "mux#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(9)} -pin  "mux#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(10)} -pin  "mux#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(11)} -pin  "mux#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(12)} -pin  "mux#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(13)} -pin  "mux#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(14)} -pin  "mux#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load net {abs:abs:return#2.lpi#1.dfm:mx0(15)} -pin  "mux#14" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/abs:abs:return#2.lpi#1.dfm:mx0}
load inst "ACC1:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 43084 -attr oid 803 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#7.sva(0)} -pin  "ACC1:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {i#7.sva(1)} -pin  "ACC1:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {PWR} -pin  "ACC1:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {ACC1:acc.itm(0)} -pin  "ACC1:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc.itm}
load inst "ACC1:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 43085 -attr oid 804 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc#1} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {i#7.lpi#1(0)} -pin  "ACC1:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC1:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {PWR} -pin  "ACC1:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {i#7.sva(0)} -pin  "ACC1:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {i#7.sva(1)} -pin  "ACC1:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load inst "mux#4" "mux(2,2)" "INTERFACE" -attr xrf 43086 -attr oid 805 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#4} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {GND} -pin  "mux#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/Cn2_2}
load net {PWR} -pin  "mux#4" {A0(1)} -attr @path {/edge_detect/edge_detect:core/Cn2_2}
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#4" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#4" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC4.sva} -pin  "mux#4" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {mux#4.itm(0)} -pin  "mux#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "mux#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load inst "SHIFT:acc#1" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 43087 -attr oid 806 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {mux#4.itm(0)} -pin  "SHIFT:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "SHIFT:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load net {PWR} -pin  "SHIFT:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/Cn1_1}
load net {SHIFT:acc#1.psp(0)} -pin  "SHIFT:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "SHIFT:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load inst "mux#18" "mux(2,90)" "INTERFACE" -attr xrf 43088 -attr oid 807 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "mux#18" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "mux#18" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "mux#18" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "mux#18" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "mux#18" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "mux#18" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "mux#18" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "mux#18" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "mux#18" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "mux#18" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "mux#18" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "mux#18" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "mux#18" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "mux#18" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "mux#18" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "mux#18" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "mux#18" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "mux#18" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "mux#18" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "mux#18" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "mux#18" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "mux#18" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "mux#18" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "mux#18" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "mux#18" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "mux#18" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "mux#18" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "mux#18" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "mux#18" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "mux#18" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(30)} -pin  "mux#18" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(31)} -pin  "mux#18" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(32)} -pin  "mux#18" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(33)} -pin  "mux#18" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(34)} -pin  "mux#18" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(35)} -pin  "mux#18" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(36)} -pin  "mux#18" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(37)} -pin  "mux#18" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(38)} -pin  "mux#18" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(39)} -pin  "mux#18" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(40)} -pin  "mux#18" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(41)} -pin  "mux#18" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(42)} -pin  "mux#18" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(43)} -pin  "mux#18" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(44)} -pin  "mux#18" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(45)} -pin  "mux#18" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(46)} -pin  "mux#18" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(47)} -pin  "mux#18" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(48)} -pin  "mux#18" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(49)} -pin  "mux#18" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "mux#18" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "mux#18" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "mux#18" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "mux#18" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "mux#18" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "mux#18" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "mux#18" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "mux#18" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "mux#18" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(59)} -pin  "mux#18" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "mux#18" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "mux#18" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "mux#18" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "mux#18" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "mux#18" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "mux#18" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "mux#18" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "mux#18" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "mux#18" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "mux#18" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "mux#18" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "mux#18" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "mux#18" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "mux#18" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "mux#18" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "mux#18" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "mux#18" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "mux#18" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "mux#18" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "mux#18" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "mux#18" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "mux#18" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "mux#18" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "mux#18" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "mux#18" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "mux#18" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "mux#18" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "mux#18" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "mux#18" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "mux#18" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {regs.operator<<:din.lpi#1.dfm(0)} -pin  "mux#18" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(1)} -pin  "mux#18" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(2)} -pin  "mux#18" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(3)} -pin  "mux#18" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(4)} -pin  "mux#18" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(5)} -pin  "mux#18" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(6)} -pin  "mux#18" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(7)} -pin  "mux#18" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(8)} -pin  "mux#18" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(9)} -pin  "mux#18" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(10)} -pin  "mux#18" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(11)} -pin  "mux#18" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(12)} -pin  "mux#18" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(13)} -pin  "mux#18" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(14)} -pin  "mux#18" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(15)} -pin  "mux#18" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(16)} -pin  "mux#18" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(17)} -pin  "mux#18" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(18)} -pin  "mux#18" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(19)} -pin  "mux#18" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(20)} -pin  "mux#18" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(21)} -pin  "mux#18" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(22)} -pin  "mux#18" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(23)} -pin  "mux#18" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(24)} -pin  "mux#18" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(25)} -pin  "mux#18" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(26)} -pin  "mux#18" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(27)} -pin  "mux#18" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(28)} -pin  "mux#18" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(29)} -pin  "mux#18" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(30)} -pin  "mux#18" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(31)} -pin  "mux#18" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(32)} -pin  "mux#18" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(33)} -pin  "mux#18" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(34)} -pin  "mux#18" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(35)} -pin  "mux#18" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(36)} -pin  "mux#18" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(37)} -pin  "mux#18" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(38)} -pin  "mux#18" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(39)} -pin  "mux#18" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(40)} -pin  "mux#18" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(41)} -pin  "mux#18" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(42)} -pin  "mux#18" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(43)} -pin  "mux#18" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(44)} -pin  "mux#18" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(45)} -pin  "mux#18" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(46)} -pin  "mux#18" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(47)} -pin  "mux#18" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(48)} -pin  "mux#18" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(49)} -pin  "mux#18" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(50)} -pin  "mux#18" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(51)} -pin  "mux#18" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(52)} -pin  "mux#18" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(53)} -pin  "mux#18" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(54)} -pin  "mux#18" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(55)} -pin  "mux#18" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(56)} -pin  "mux#18" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(57)} -pin  "mux#18" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(58)} -pin  "mux#18" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(59)} -pin  "mux#18" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(60)} -pin  "mux#18" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(61)} -pin  "mux#18" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(62)} -pin  "mux#18" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(63)} -pin  "mux#18" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(64)} -pin  "mux#18" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(65)} -pin  "mux#18" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(66)} -pin  "mux#18" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(67)} -pin  "mux#18" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(68)} -pin  "mux#18" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(69)} -pin  "mux#18" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(70)} -pin  "mux#18" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(71)} -pin  "mux#18" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(72)} -pin  "mux#18" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(73)} -pin  "mux#18" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(74)} -pin  "mux#18" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(75)} -pin  "mux#18" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(76)} -pin  "mux#18" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(77)} -pin  "mux#18" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(78)} -pin  "mux#18" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(79)} -pin  "mux#18" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(80)} -pin  "mux#18" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(81)} -pin  "mux#18" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(82)} -pin  "mux#18" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(83)} -pin  "mux#18" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(84)} -pin  "mux#18" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(85)} -pin  "mux#18" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(86)} -pin  "mux#18" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(87)} -pin  "mux#18" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(88)} -pin  "mux#18" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(89)} -pin  "mux#18" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {exit:ACC4.sva} -pin  "mux#18" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "mux#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "mux#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "mux#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "mux#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "mux#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "mux#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "mux#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "mux#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "mux#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "mux#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "mux#18" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "mux#18" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "mux#18" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "mux#18" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "mux#18" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "mux#18" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "mux#18" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "mux#18" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "mux#18" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "mux#18" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "mux#18" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "mux#18" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "mux#18" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "mux#18" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "mux#18" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "mux#18" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "mux#18" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "mux#18" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "mux#18" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "mux#18" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "mux#18" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "mux#18" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "mux#18" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "mux#18" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "mux#18" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "mux#18" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "mux#18" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "mux#18" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "mux#18" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "mux#18" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "mux#18" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "mux#18" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "mux#18" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "mux#18" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "mux#18" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "mux#18" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "mux#18" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "mux#18" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "mux#18" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "mux#18" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "mux#18" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "mux#18" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "mux#18" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "mux#18" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "mux#18" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "mux#18" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "mux#18" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "mux#18" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "mux#18" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "mux#18" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "mux#18" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "mux#18" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "mux#18" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "mux#18" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "mux#18" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "mux#18" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "mux#18" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "mux#18" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "mux#18" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "mux#18" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "mux#18" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "mux#18" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "mux#18" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "mux#18" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "mux#18" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "mux#18" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "mux#18" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "mux#18" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "mux#18" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "mux#18" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "mux#18" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "mux#18" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "mux#18" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "mux#18" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "mux#18" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "mux#18" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "mux#18" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "mux#18" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "mux#18" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "mux#18" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load inst "SHIFT:mux#10" "mux(2,2)" "INTERFACE" -attr xrf 43089 -attr oid 808 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#10} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {GND} -pin  "SHIFT:mux#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {PWR} -pin  "SHIFT:mux#10" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {SHIFT:i#1.lpi#3(0)} -pin  "SHIFT:mux#10" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "SHIFT:mux#10" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC4.sva} -pin  "SHIFT:mux#10" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {SHIFT:mux#10.tmp(0)} -pin  "SHIFT:mux#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#10.tmp}
load net {SHIFT:mux#10.tmp(1)} -pin  "SHIFT:mux#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#10.tmp}
load inst "not#224" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#224} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1} -pin  "not#224" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {not#224.itm} -pin  "not#224" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#224.itm}
load inst "or#1" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC4.sva} -pin  "or#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#224.itm} -pin  "or#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#224.itm}
load net {or.dcpl#1} -pin  "or#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load inst "not#233" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#233} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#233" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#233.itm} -pin  "not#233" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#233.itm}
load inst "and" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#233.itm} -pin  "and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#233.itm}
load net {exit:SHIFT.lpi#1} -pin  "and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {and.dcpl} -pin  "and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load inst "not#226" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#226} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1} -pin  "not#226" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1}
load net {not#226.itm} -pin  "not#226" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#226.itm}
load inst "or#17" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#17} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#1} -pin  "or#17" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {not#226.itm} -pin  "or#17" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#226.itm}
load net {exit:ACC2.lpi#1} -pin  "or#17" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1}
load net {or#17.cse} -pin  "or#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#17.cse}
load inst "not#281" "not(1)" "INTERFACE" -attr xrf 43090 -attr oid 809 -attr @path {/edge_detect/edge_detect:core/not#281} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.sva#1} -pin  "not#281" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {not#281.itm} -pin  "not#281" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#281.itm}
load inst "and#4" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#61.cse#1} -pin  "and#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61.cse#1}
load net {not#281.itm} -pin  "and#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#281.itm}
load net {and#4.itm} -pin  "and#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#4.itm}
load inst "nand" "nand(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "nand" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {exit:ACC1.lpi#1.dfm} -pin  "nand" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {nand.itm} -pin  "nand" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nand.itm}
load inst "or#29" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#29} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#4.itm} -pin  "or#29" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#4.itm}
load net {nand.itm} -pin  "or#29" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nand.itm}
load net {or.dcpl#29} -pin  "or#29" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#29}
load inst "and#5" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#5} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#61.cse#1} -pin  "and#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61.cse#1}
load net {exit:ACC2.sva#1} -pin  "and#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {and.dcpl#5} -pin  "and#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#5}
load inst "and#6" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#18.cse#1} -pin  "and#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {ACC1:acc.itm(1)} -pin  "and#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc.itm}
load net {and#6.cse} -pin  "and#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#6.cse}
load inst "SHIFT:not#16" "not(1)" "INTERFACE" -attr xrf 43091 -attr oid 810 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#16} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:not#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:not#16.itm} -pin  "SHIFT:not#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#16.itm}
load inst "SHIFT:nand#1" "nand(2,1)" "INTERFACE" -attr xrf 43092 -attr oid 811 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {SHIFT:not#16.itm} -pin  "SHIFT:nand#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#16.itm}
load net {SHIFT:and#17.m1c#1} -pin  "SHIFT:nand#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load net {SHIFT:nand#1.itm} -pin  "SHIFT:nand#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#1.itm}
load inst "SHIFT:nand" "nand(2,1)" "INTERFACE" -attr xrf 43093 -attr oid 812 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {SHIFT:nand#1.itm} -pin  "SHIFT:nand" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#1.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:nand.itm} -pin  "SHIFT:nand" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.itm}
load inst "or#30" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#30} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#6.cse} -pin  "or#30" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#6.cse}
load net {SHIFT:nand.itm} -pin  "or#30" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.itm}
load net {or.dcpl#30} -pin  "or#30" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#30}
load inst "ACC1:not" "not(1)" "INTERFACE" -attr xrf 43094 -attr oid 813 -attr @path {/edge_detect/edge_detect:core/ACC1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc.itm(1)} -pin  "ACC1:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#1.itm}
load net {ACC1:not.itm} -pin  "ACC1:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not.itm}
load inst "and#7" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#7} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#18.cse#1} -pin  "and#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18.cse#1}
load net {ACC1:not.itm} -pin  "and#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not.itm}
load net {and.dcpl#7} -pin  "and#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#7}
load inst "or#31" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#31} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#6.cse} -pin  "or#31" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#6.cse}
load net {SHIFT:nand#19.cse} -pin  "or#31" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#19.cse}
load net {or.dcpl#31} -pin  "or#31" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#31}
load inst "SHIFT:nand#7" "nand(2,1)" "INTERFACE" -attr xrf 43095 -attr oid 814 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#7} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:nand#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:and#17.m1c#1} -pin  "SHIFT:nand#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load net {SHIFT:nand#7.itm} -pin  "SHIFT:nand#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#7.itm}
load inst "SHIFT:nand#6" "nand(2,1)" "INTERFACE" -attr xrf 43096 -attr oid 815 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {SHIFT:nand#7.itm} -pin  "SHIFT:nand#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#7.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:nand#6.itm} -pin  "SHIFT:nand#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#6.itm}
load inst "or#39" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#39} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#6.cse} -pin  "or#39" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#6.cse}
load net {SHIFT:nand#6.itm} -pin  "or#39" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#6.itm}
load net {or.dcpl#39} -pin  "or#39" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#39}
load inst "nor#29" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#29} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "nor#29" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:acc#1.psp(1)} -pin  "nor#29" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#2.itm}
load net {nor#29.itm} -pin  "nor#29" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load inst "or#41" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#41} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {nor#29.itm} -pin  "or#41" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {SHIFT:and#17.m1c#1} -pin  "or#41" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17.m1c#1}
load net {or.dcpl#41} -pin  "or#41" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#41}
load inst "not#253" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#253} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "not#253" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {not#253.itm} -pin  "not#253" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#253.itm}
load inst "and#29" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#29} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#253.itm} -pin  "and#29" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#253.itm}
load net {SHIFT:acc#1.psp(1)} -pin  "and#29" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#1.itm}
load net {and.dcpl#29} -pin  "and#29" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#29}
### END MODULE 

module new "edge_detect" "orig"
load portBus {vin:rsc.z(89:0)} input 90 {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 43097 -attr oid 816 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 43098 -attr oid 817 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load port {clk} input -attr xrf 43099 -attr oid 818 -attr vt d -attr @path {/edge_detect/clk}
load port {en} input -attr xrf 43100 -attr oid 819 -attr vt d -attr @path {/edge_detect/en}
load port {arst_n} input -attr xrf 43101 -attr oid 820 -attr vt d -attr @path {/edge_detect/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(89:0)} output 90 {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(89:0)} input 90 {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "edge_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 90 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} -attr xrf 43102 -attr oid 821 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 43103 -attr oid 822 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 43104 -attr oid 823 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 43105 -attr oid 824 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 43106 -attr oid 825 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {clk} -attr xrf 43107 -attr oid 826
load net {clk} -port {clk} -attr xrf 43108 -attr oid 827
load net {en} -attr xrf 43109 -attr oid 828
load net {en} -port {en} -attr xrf 43110 -attr oid 829
load net {arst_n} -attr xrf 43111 -attr oid 830
load net {arst_n} -port {arst_n} -attr xrf 43112 -attr oid 831
load inst "edge_detect:core:inst" "edge_detect:core" "orig" -attr xrf 43113 -attr oid 832 -attr vt dc -attr @path {/edge_detect/edge_detect:core:inst} -attr area 3041.605413 -attr delay 20.676822 -attr hier "/edge_detect/edge_detect:core" -pg 1 -lvl 3
load net {clk} -pin  "edge_detect:core:inst" {clk#1} -attr xrf 43114 -attr oid 833 -attr @path {/edge_detect/clk}
load net {en} -pin  "edge_detect:core:inst" {en#1} -attr xrf 43115 -attr oid 834 -attr @path {/edge_detect/en}
load net {arst_n} -pin  "edge_detect:core:inst" {arst_n#1} -attr xrf 43116 -attr oid 835 -attr @path {/edge_detect/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" -attr xrf 43117 -attr oid 836 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,90)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 43118 -attr oid 837 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
### END MODULE 

