// Seed: 1079744098
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  always_latch id_3 = id_1 << {!id_3, 1, 1};
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wand id_11,
    input wire id_12
);
  wire id_14;
  module_0(
      id_3, id_10
  );
  wire id_15;
  wire id_16;
  wire id_17, id_18, id_19;
endmodule
