Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Nov 14 22:48:10 2023
| Host             : Irwin running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.112        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.040        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |        3 |       --- |             --- |
| Slice Logic    |     0.008 |    16275 |       --- |             --- |
|   LUT as Logic |     0.007 |     9385 |     20800 |           45.12 |
|   CARRY4       |    <0.001 |     1211 |      8150 |           14.86 |
|   Register     |    <0.001 |     2794 |     41600 |            6.72 |
|   F7/F8 Muxes  |    <0.001 |      483 |     32600 |            1.48 |
|   BUFG         |     0.000 |        8 |        32 |           25.00 |
|   Others       |     0.000 |      541 |       --- |             --- |
| Signals        |     0.008 |    10395 |       --- |             --- |
| Block RAM      |     0.006 |      1.5 |        50 |            3.00 |
| I/O            |     0.008 |       68 |       106 |           64.15 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.112 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.031 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clock  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Top_Student                                      |     0.040 |
|   PS2Clk_IOBUF_inst                              |     0.000 |
|   PS2Data_IOBUF_inst                             |     0.000 |
|   led_array                                      |    <0.001 |
|   menu                                           |     0.002 |
|     display1                                     |    <0.001 |
|     display2                                     |    <0.001 |
|     nolabel_line24                               |    <0.001 |
|     startup_2Hz_clk_gen                          |    <0.001 |
|     unit2                                        |    <0.001 |
|     unit3                                        |    <0.001 |
|   nolabel_line168                                |     0.001 |
|     unit1                                        |    <0.001 |
|     unit2                                        |    <0.001 |
|       A                                          |     0.000 |
|         A0                                       |     0.000 |
|         A1                                       |     0.000 |
|         A2                                       |     0.000 |
|         A3                                       |     0.000 |
|       B                                          |     0.000 |
|         B0                                       |     0.000 |
|         B1                                       |     0.000 |
|         B2                                       |     0.000 |
|         B3                                       |     0.000 |
|         B4                                       |     0.000 |
|         B5                                       |     0.000 |
|       and_0                                      |    <0.001 |
|         _and                                     |     0.000 |
|       and_1                                      |    <0.001 |
|         _and                                     |     0.000 |
|       not_0                                      |    <0.001 |
|         _not                                     |    <0.001 |
|       not_1                                      |    <0.001 |
|         _not                                     |    <0.001 |
|       or_0                                       |    <0.001 |
|         _or                                      |    <0.001 |
|       rainbow_0                                  |    <0.001 |
|         clk_divider_1                            |    <0.001 |
|       w_A_0                                      |     0.000 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_A_1                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_A_2                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_A_3                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_A_4                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_A_5                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_B_0                                      |     0.000 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_B_1                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_B_2                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_B_4                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_B_5                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_B_6                                      |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_and0_0                                   |    <0.001 |
|         w                                        |    <0.001 |
|           w_h                                    |     0.000 |
|           w_v                                    |    <0.001 |
|       w_and0_1                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_and0_2                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_and1_0                                   |    <0.001 |
|         w                                        |    <0.001 |
|           w_h                                    |     0.000 |
|           w_v                                    |    <0.001 |
|       w_and1_1                                   |    <0.001 |
|         w                                        |    <0.001 |
|           w_h                                    |    <0.001 |
|           w_v                                    |     0.000 |
|       w_not0_0                                   |     0.000 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not0_1                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not0_2                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not0_3                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not0_4                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not1_0                                   |     0.000 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not1_1                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not1_2                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not1_3                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|       w_not1_4                                   |    <0.001 |
|         w                                        |     0.000 |
|           w_h                                    |     0.000 |
|           w_v                                    |     0.000 |
|   nolabel_line184                                |     0.019 |
|     nolabel_line107                              |     0.004 |
|       nolabel_line124                            |    <0.001 |
|       nolabel_line135                            |    <0.001 |
|         nolabel_line56                           |    <0.001 |
|         nolabel_line64                           |    <0.001 |
|         nolabel_line72                           |    <0.001 |
|       nolabel_line63                             |     0.003 |
|         Inst_Ps2Interface                        |    <0.001 |
|     nolabel_line130                              |    <0.001 |
|       btn_num_gateinputs                         |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       button_AND                                 |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       button_NAND                                |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       button_NOGATE                              |    <0.001 |
|       button_NOR                                 |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       button_NOT                                 |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       button_OR                                  |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       button_XNOR                                |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       button_XOR                                 |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       currentgrid_display                        |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       gateinput_1                                |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       gateinput_2                                |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       gateinput_3                                |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       gateinput_4                                |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       gridcell0                                  |    <0.001 |
|       gridcell_1                                 |    <0.001 |
|       gridcell_10                                |    <0.001 |
|       gridcell_11                                |    <0.001 |
|       gridcell_2                                 |    <0.001 |
|       gridcell_3                                 |    <0.001 |
|       gridcell_4                                 |    <0.001 |
|       gridcell_5                                 |    <0.001 |
|       gridcell_6                                 |    <0.001 |
|       gridcell_7                                 |    <0.001 |
|       gridcell_8                                 |    <0.001 |
|       gridcell_9                                 |    <0.001 |
|       stageinput_1                               |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       stageinput_2                               |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       stageinput_3                               |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|       stageinput_4                               |    <0.001 |
|         nolabel_line49                           |    <0.001 |
|     nolabel_line176                              |     0.001 |
|       nolabel_line304                            |    <0.001 |
|       nolabel_line317                            |    <0.001 |
|         selected_stage                           |    <0.001 |
|         stageinput1                              |    <0.001 |
|         stageinput2                              |    <0.001 |
|         stageinput3                              |    <0.001 |
|         stageinput4                              |    <0.001 |
|       nolabel_line333                            |    <0.001 |
|         gateinput1                               |    <0.001 |
|         gateinput2                               |    <0.001 |
|         gateinput3                               |    <0.001 |
|         gateinput4                               |    <0.001 |
|         selected_gate                            |    <0.001 |
|     nolabel_line204                              |     0.013 |
|       nolabel_line117                            |     0.005 |
|         U0                                       |     0.005 |
|           inst_blk_mem_gen                       |     0.005 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.005 |
|               valid.cstr                         |     0.005 |
|                 ramloop[0].ram.r                 |     0.005 |
|                   prim_init.ram                  |     0.005 |
|       nolabel_line85                             |    <0.001 |
|       nolabel_line95                             |     0.002 |
|         U0                                       |     0.002 |
|           inst_blk_mem_gen                       |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|               valid.cstr                         |     0.002 |
|                 ramloop[0].ram.r                 |     0.002 |
|                   prim_init.ram                  |     0.002 |
|     nolabel_line85                               |     0.000 |
|   nolabel_line231                                |     0.005 |
|     btn_clock_gen                                |    <0.001 |
|     circuit_analyser                             |     0.001 |
|       clk10m_gen                                 |    <0.001 |
|     circuit_loader                               |    <0.001 |
|       btnL_debouncer                             |    <0.001 |
|       btnR_debouncer                             |    <0.001 |
|       btn_clock_gen                              |    <0.001 |
|     clk10_gen                                    |    <0.001 |
|     clk1_gen                                     |    <0.001 |
|     kmap                                         |    <0.001 |
|       a                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       b                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       c                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       clk25m_gen                                 |    <0.001 |
|       d                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       nolabel_line157                            |    <0.001 |
|         gate0                                    |     0.000 |
|           index_to_xy                            |     0.000 |
|         gate1                                    |     0.000 |
|           index_to_xy                            |     0.000 |
|         gate2                                    |     0.000 |
|           index_to_xy                            |     0.000 |
|         gate3                                    |     0.000 |
|           index_to_xy                            |     0.000 |
|         stage0                                   |     0.000 |
|           index_to_xy                            |     0.000 |
|         stage1                                   |     0.000 |
|           index_to_xy                            |     0.000 |
|         stage2                                   |    <0.001 |
|           index_to_xy                            |    <0.001 |
|         stage3                                   |     0.000 |
|           index_to_xy                            |     0.000 |
|       oneHEADER_CELL                             |    <0.001 |
|         index_to_xy                              |    <0.001 |
|       zeroHEADER_CELL                            |     0.000 |
|         index_to_xy                              |     0.000 |
|     nolabel_line116                              |    <0.001 |
|     segment                                      |    <0.001 |
|       clk1k_gen                                  |    <0.001 |
|     segment_circuit_load_clock_gen               |    <0.001 |
|     truth_table                                  |    <0.001 |
|       a                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       b                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       c                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       clk25m_gen                                 |    <0.001 |
|       d                                          |     0.000 |
|         index_to_xy                              |     0.000 |
|       fout                                       |    <0.001 |
|         gate0                                    |    <0.001 |
|           index_to_xy                            |    <0.001 |
|         gate1                                    |    <0.001 |
|           index_to_xy                            |    <0.001 |
|         gate2                                    |    <0.001 |
|           index_to_xy                            |    <0.001 |
|         gate3                                    |     0.000 |
|           index_to_xy                            |     0.000 |
|         stage0                                   |    <0.001 |
|           index_to_xy                            |    <0.001 |
|         stage1                                   |     0.000 |
|           index_to_xy                            |     0.000 |
|         stage2                                   |    <0.001 |
|           index_to_xy                            |    <0.001 |
|         stage3                                   |    <0.001 |
|           index_to_xy                            |    <0.001 |
|       oneABCDOUT                                 |    <0.001 |
|         index_to_xy                              |    <0.001 |
|       zeroABCDOUT                                |     0.000 |
|         index_to_xy                              |     0.000 |
|   oled_JA                                        |     0.001 |
|     clk6p25m_gen                                 |    <0.001 |
|     oled                                         |    <0.001 |
|   oled_JB                                        |    <0.001 |
|     clk6p25m_gen                                 |    <0.001 |
|     oled                                         |    <0.001 |
|   oled_JC                                        |    <0.001 |
|     clk6p25m_gen                                 |    <0.001 |
|     oled                                         |    <0.001 |
|   seven_seg                                      |    <0.001 |
|     clk1k_gen                                    |    <0.001 |
+--------------------------------------------------+-----------+


