#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 25 21:02:12 2023
# Process ID: 3332
# Current directory: D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/mat_vec_multiply/xsim_script.tcl}
# Log file: D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/xsim.log
# Journal file: D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/mat_vec_multiply/xsim_script.tcl
# xsim {mat_vec_multiply} -autoloadwcfg -tclbatch {mat_vec_multiply.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source mat_vec_multiply.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set accumulator_group [add_wave_group accumulator(memory) -into $cinoutgroup]
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/accumulator_q0 -into $accumulator_group -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/accumulator_d0 -into $accumulator_group -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/accumulator_we0 -into $accumulator_group -color #ffff00 -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/accumulator_ce0 -into $accumulator_group -color #ffff00 -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/accumulator_address0 -into $accumulator_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set vec_in_group [add_wave_group vec_in(memory) -into $cinputgroup]
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/vec_in_q0 -into $vec_in_group -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/vec_in_ce0 -into $vec_in_group -color #ffff00 -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/vec_in_address0 -into $vec_in_group -radix hex
## set mat_in_group [add_wave_group mat_in(memory) -into $cinputgroup]
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/mat_in_q0 -into $mat_in_group -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/mat_in_ce0 -into $mat_in_group -color #ffff00 -radix hex
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/mat_in_address0 -into $mat_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/ap_start -into $blocksiggroup
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/ap_done -into $blocksiggroup
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/ap_idle -into $blocksiggroup
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_mat_vec_multiply_top/AESL_inst_mat_vec_multiply/ap_clk -into $clockgroup
## save_wave_config mat_vec_multiply.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1125000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1165 ns : File "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/mat_vec_multiply.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr 25 21:02:20 2023...
