\hypertarget{classyahal_1_1mcu_1_1_clk}{}\section{yahal\+:\+:mcu\+:\+:Clk Class Reference}
\label{classyahal_1_1mcu_1_1_clk}\index{yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}}


Base class for all system clock handling modules.  




{\ttfamily \#include $<$clk.\+hpp$>$}

Inheritance diagram for yahal\+:\+:mcu\+:\+:Clk\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classyahal_1_1mcu_1_1_clk}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structyahal_1_1mcu_1_1_clk_1_1_e_r_r_o_r}{E\+R\+R\+O\+R}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual bool \hyperlink{classyahal_1_1mcu_1_1_clk_a6623c951307778c2e48a096bb5c4804a}{set\+Frequency\+Hz} (uint32\+\_\+t desired\+Frequency\+Hz)=0
\item 
virtual uint32\+\_\+t \hyperlink{classyahal_1_1mcu_1_1_clk_a402906c8635bdbf999d4b13895e42ff2}{get\+Frequency\+Hz} (void)=0
\end{DoxyCompactItemize}
\subsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual \hyperlink{classyahal_1_1mcu_1_1_clk_ab6a9b356f341d87053de084acf0021c3}{$\sim$\+Clk} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Base class for all system clock handling modules. 

Definition at line 47 of file clk.\+hpp.



\subsection{Constructor \& Destructor Documentation}
\hypertarget{classyahal_1_1mcu_1_1_clk_ab6a9b356f341d87053de084acf0021c3}{}\index{yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}!````~Clk@{$\sim$\+Clk}}
\index{````~Clk@{$\sim$\+Clk}!yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}}
\subsubsection[{$\sim$\+Clk(void)}]{\setlength{\rightskip}{0pt plus 5cm}virtual yahal\+::mcu\+::\+Clk\+::$\sim$\+Clk (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}, {\ttfamily [virtual]}}\label{classyahal_1_1mcu_1_1_clk_ab6a9b356f341d87053de084acf0021c3}


Definition at line 58 of file clk.\+hpp.



\subsection{Member Function Documentation}
\hypertarget{classyahal_1_1mcu_1_1_clk_a402906c8635bdbf999d4b13895e42ff2}{}\index{yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}!get\+Frequency\+Hz@{get\+Frequency\+Hz}}
\index{get\+Frequency\+Hz@{get\+Frequency\+Hz}!yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}}
\subsubsection[{get\+Frequency\+Hz(void)=0}]{\setlength{\rightskip}{0pt plus 5cm}virtual uint32\+\_\+t yahal\+::mcu\+::\+Clk\+::get\+Frequency\+Hz (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\label{classyahal_1_1mcu_1_1_clk_a402906c8635bdbf999d4b13895e42ff2}
\hypertarget{classyahal_1_1mcu_1_1_clk_a6623c951307778c2e48a096bb5c4804a}{}\index{yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}!set\+Frequency\+Hz@{set\+Frequency\+Hz}}
\index{set\+Frequency\+Hz@{set\+Frequency\+Hz}!yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}}
\subsubsection[{set\+Frequency\+Hz(uint32\+\_\+t desired\+Frequency\+Hz)=0}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool yahal\+::mcu\+::\+Clk\+::set\+Frequency\+Hz (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{desired\+Frequency\+Hz}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\label{classyahal_1_1mcu_1_1_clk_a6623c951307778c2e48a096bb5c4804a}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/andy/\+Documentos/\+Source/yahal/mcu/modules/clk/\hyperlink{modules_2clk_2clk_8hpp}{clk.\+hpp}\end{DoxyCompactItemize}
