{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "genblk1.res",
                  "range": {
                      "lsb": 0,
                      "msb": 543
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 5,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "genblk1.add_pairs_inst",
                   "line": 23,
                   "module":  "$paramod$ff696d23422842e18a2dcad684feb2e2638be74a\\add_pairs",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "genblk1.adder_tree_inst",
                   "line": 26,
                   "module":  "$paramod$dd8852f223f23fde1593a36c20814c6598fbac2b\\adder_tree",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 1055
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "adder_tree"
      }
  ],
  "modules": {
      "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 64,
          "module": "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
          "parameters": [
              {
                  "name": "DATAA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATAB_WIDTH",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dataa",
                  "range": {
                      "lsb": 0,
                      "msb": 32
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datab",
                  "range": {
                      "lsb": 0,
                      "msb": 32
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 33
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\\add": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 64,
          "module": "$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\\add",
          "parameters": [
              {
                  "name": "DATAA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATAB_WIDTH",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dataa",
                  "range": {
                      "lsb": 0,
                      "msb": 34
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datab",
                  "range": {
                      "lsb": 0,
                      "msb": 34
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 35
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\\add": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 64,
          "module": "$paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\\add",
          "parameters": [
              {
                  "name": "DATAA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATAB_WIDTH",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dataa",
                  "range": {
                      "lsb": 0,
                      "msb": 35
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datab",
                  "range": {
                      "lsb": 0,
                      "msb": 35
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$6f440ffaba97bf608814de4399849c0a3debb6c4\\add": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 64,
          "module": "$paramod$6f440ffaba97bf608814de4399849c0a3debb6c4\\add",
          "parameters": [
              {
                  "name": "DATAA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATAB_WIDTH",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dataa",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datab",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$7c1824755b1ebebec0f267fe59ffd6412e96dbeb\\add_pairs": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 34,
          "module": "$paramod$7c1824755b1ebebec0f267fe59ffd6412e96dbeb\\add_pairs",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "a[0].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[1].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[2].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[3].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[4].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[5].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[6].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[7].add_inst",
                   "line": 46,
                   "module":  "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULTS",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 543
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 279
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$8acec77f41b61651e3316d94f05ce71673ae43bd\\adder_tree": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "genblk1.res",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 5,
          "module": "$paramod$8acec77f41b61651e3316d94f05ce71673ae43bd\\adder_tree",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "genblk1.add_pairs_inst",
                   "line": 23,
                   "module":  "$paramod$ccbca2dc636cbf6ef78fb05a626e6c3d80a93246\\add_pairs",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "genblk1.adder_tree_inst",
                   "line": 26,
                   "module":  "$paramod$ca4c512e7e1fc9bc336817b02cb02b4536d6a6bb\\adder_tree",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 143
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 64,
          "module": "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add",
          "parameters": [
              {
                  "name": "DATAA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATAB_WIDTH",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dataa",
                  "range": {
                      "lsb": 0,
                      "msb": 33
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datab",
                  "range": {
                      "lsb": 0,
                      "msb": 33
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 34
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$b417b0d3be58a2cff5d999ec6dde9121777d54cd\\add_pairs": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 34,
          "module": "$paramod$b417b0d3be58a2cff5d999ec6dde9121777d54cd\\add_pairs",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "a[0].add_inst",
                   "line": 46,
                   "module":  "$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[1].add_inst",
                   "line": 46,
                   "module":  "$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[2].add_inst",
                   "line": 46,
                   "module":  "$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[3].add_inst",
                   "line": 46,
                   "module":  "$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\\add",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULTS",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 279
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 143
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$ca4c512e7e1fc9bc336817b02cb02b4536d6a6bb\\adder_tree": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 5,
          "module": "$paramod$ca4c512e7e1fc9bc336817b02cb02b4536d6a6bb\\adder_tree",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "genblk1.add_inst",
                   "line": 14,
                   "module":  "$paramod$6f440ffaba97bf608814de4399849c0a3debb6c4\\add",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$ccbca2dc636cbf6ef78fb05a626e6c3d80a93246\\add_pairs": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 34,
          "module": "$paramod$ccbca2dc636cbf6ef78fb05a626e6c3d80a93246\\add_pairs",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "a[0].add_inst",
                   "line": 46,
                   "module":  "$paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[1].add_inst",
                   "line": 46,
                   "module":  "$paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\\add",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULTS",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 143
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$d8071744b8388eaaf3c39916c46842a9ea324d4a\\adder_tree": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "genblk1.res",
                  "range": {
                      "lsb": 0,
                      "msb": 143
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 5,
          "module": "$paramod$d8071744b8388eaaf3c39916c46842a9ea324d4a\\adder_tree",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "genblk1.add_pairs_inst",
                   "line": 23,
                   "module":  "$paramod$b417b0d3be58a2cff5d999ec6dde9121777d54cd\\add_pairs",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "genblk1.adder_tree_inst",
                   "line": 26,
                   "module":  "$paramod$8acec77f41b61651e3316d94f05ce71673ae43bd\\adder_tree",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 279
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$dd8852f223f23fde1593a36c20814c6598fbac2b\\adder_tree": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "genblk1.res",
                  "range": {
                      "lsb": 0,
                      "msb": 279
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 5,
          "module": "$paramod$dd8852f223f23fde1593a36c20814c6598fbac2b\\adder_tree",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "genblk1.add_pairs_inst",
                   "line": 23,
                   "module":  "$paramod$7c1824755b1ebebec0f267fe59ffd6412e96dbeb\\add_pairs",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "genblk1.adder_tree_inst",
                   "line": 26,
                   "module":  "$paramod$d8071744b8388eaaf3c39916c46842a9ea324d4a\\adder_tree",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 543
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$ff696d23422842e18a2dcad684feb2e2638be74a\\add_pairs": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 34,
          "module": "$paramod$ff696d23422842e18a2dcad684feb2e2638be74a\\add_pairs",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "a[0].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[10].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[11].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[12].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[13].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[14].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[15].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[1].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[2].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[3].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[4].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[5].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[6].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[7].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[8].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "a[9].add_inst",
                   "line": 46,
                   "module":  "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "RESULTS",
                  "value": 0 
              },
              {
                  "name": "RESULT_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 1055
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "result",
                  "range": {
                      "lsb": 0,
                      "msb": 543
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
