// Seed: 3571598784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  logic [1  ==  -1 : -1] id_5 = -1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    input uwire id_13,
    input wand id_14,
    input supply0 id_15
);
  tri1 id_17 = 1, id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18
  );
endmodule
