# üë®‚Äçüíª Jiajun (Thomas) Zhou

#### Ph.D. Student @ HKU | Research Associate @ UCSB | Specializing in Efficient AI, LLM Optimization, and Hardware-Aware Training
- üì´ zhoutomas177@gmail.com | [LinkedIn](https://www.linkedin.com/in/jiajun-z-38a22bb2/)




## üéì Education

**Ph.D., EEE | The University of Hong Kong (December 2025)**
- Focus: Efficient LLM training/inference, quantization, reasoning, and edge deployment  
- Supervised by Prof. Ngai Wong  
- Publications in ACL, NAACL, FCCM, TCAD

**M.S., in IC Design, Hong Kong University of Science and Technology (December 2019)**  
- GPA: 3.7  
- Coursework in VLSI Design, Embedded Systems, Semiconductor Devices

**B.Eng., in IC Design, National Huaqiao University (June 2018)**  
- Multiple scholarships and an exchange student experience in Taiwan


## üöÄ Research Highlights
**Efficient LLM Fine-Tuning**: 
- Developed QuZO and LoRETTA frameworks to push the limit of parameter-efficient and quantized tuning strategies.

**Hardware-Aware ML**: 
- Designed acceleration methods on FPGAs and analog-mixed chips for DNN inference and edge AI.

**Cross-Layer Co-Design**: 
- Collaborated on vertical-stack optimization across algorithms, model architectures, and hardware implementation.

## üíº Experience

### **Research Associate @ UCSB**
_Sept. 2023 ‚Äì Present | Advisor: Prof. Zheng Zhang_  
- Developed low-bit quantized fine-tuning techniques for LLMs (QuZO, LoRA variants)  
- Collaborated with the Amazon AGI team on scalable training paradigms  
- **NAACL 2024 Spotlight Paper**: Demonstrated high scalability vs. other tuning baselines  

### **Research Assistant @ CUHK** 
_Apr. 2021 ‚Äì Dec. 2021 | Advisor: Prof. Guoliang Xing_  
- Co-designed FPGA-GPU hybrid acceleration schemes (40% better deadline adherence)  
- Led NFC wireless charging system project from concept to prototype  

### **Mixed-Signal IC Design Engineer @ ASTRI** 
_Sep. 2019 ‚Äì Mar. 2021 | Technology Co-Design Group_  
- Designed key analog IPs, including ADCs, comparators, and  amplifiers  
- Delivered taped-out chip with 10-bit ADC and PMU subsystems

---

## üß† Selected Publications

1. **QuZO: Quantized Zeroth-Order Fine-Tuning for LLMs** ‚Äì _ACL 2025 (Under Review)_  
2. **LoRETTA: Tensor-Train Adaptation for LLMs** ‚Äì _NAACL 2024 (Spotlight Paper)_  
3. **DyBit: Dynamic Bit-Precision Inference** ‚Äì _IEEE TCAD 2023_  
4. **MSD: Mixing Signed Digits on FPGAs** ‚Äì _FCCM 2023_  
5. **NoiseZO: RRAM-Driven ZO Optimization** ‚Äì _DAC 2025_  
6. **PECAN: Product-Quantized CAM Network** ‚Äì _DATE 2023_  
7. **Lite It Fly: All-Deformable Butterfly Network** ‚Äì _TNNLS (in brief)_  
8. **Reconfigurable PE for HPC** ‚Äì _IEEE TCS-II, 2023_  
9. **Lightweight CNNs from Tensor Perspective** ‚Äì _ASICON 2023_  
10. **Memristor-Based CNN Acceleration** ‚Äì _ASICON 2023_

üìù Full publication list on [Google Scholar](https://scholar.google.com/citations?hl=en&user=4KQ6SKUAAAAJ)
---



## üì∑ Fun Fact

I enjoy exploring the intersection of **AI algorithms and hardware**‚Äîwhether it's crafting efficient transformer models, squeezing memory on an edge chip, or analyzing training curves in VS Code.

#### üîß Technical Skills
**Languages:** Python, C/C++, MATLAB, Verilog  
**Frameworks & Platforms:** PyTorch, TensorFlow (incl. Lite & Keras), OpenMP, CUDA, Caffe  
**Tools:** Cadence, Xilinx Vivado & ISE, HSpice, Modelsim, VS Code  
