# ARP
## 1. TODO
- [x] Add base register rB input on TC for load/store instructions
- [x] Add func3 input on TC for load/store word lenght
- [x] Add a second input for ALUMX1
- [x] Update TC symbol
- [ ] Finish TC
## 2. Links

### 2.1. FPGA Development board
[DE0 User manual](https://w3.braude.ac.il/wp-content/uploads/2021/08/Altera-DE0.pdf)

### 2.2. CPU
[RISC-V Instruction set manual](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf)

[RISC-V Instruction set cheatsheet](https://itnext.io/risc-v-instruction-set-cheatsheet-70961b4bbe8)

### 2.3. GPU
[VGA timing](http://tinyvga.com/vga-timing/800x600@72Hz)

[42S16400 SDRAM Datasheet](https://web.archive.org/web/20200113214256/http://www.issiusa.com/pdf/42S16400.pdf)

[Bresenham's line algorithm](https://en.wikipedia.org/wiki/Bresenham%27s_line_algorithm)

### 2.4. PS/2 Controller
[PS/2 keyboard protocol](http://www-ug.eecg.toronto.edu/msl/nios_devices/datasheets/PS2%20Keyboard%20Protocol.htm)
