# vsim -c testbench_IR -voptargs="+acc" -do "run -all" 
# Start time: 22:32:43 on Dec 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench_IR(fast)
# Loading work.RISC_V(fast)
# Loading work.IR_Datapath(fast)
# Loading work.mux21(fast)
# Loading work.flip_flop_pc(fast)
# Loading work.inst_mem(fast)
# Loading work.flip_flop(fast)
# Loading work.flip_flop_inst(fast)
# Loading work.reg_file(fast)
# Loading work.immediate_gen(fast)
# Loading work.alu(fast)
# Loading work.add(fast)
# Loading work.mux16_1(fast)
# Loading work.branch_cond(fast)
# Loading work.flip_flop_1bit(fast)
# Loading work.CSR_reg_file(fast)
# Loading work.data_memory(fast)
# Loading work.mux41(fast)
# Loading work.Forwarding_Unit(fast)
# Loading work.IR_Controller(fast)
# Loading work.IR_Controller2(fast)
# Loading work.flip_flop_2bit(fast)
# run -all
# ** Note: $stop    : testbench_IR.sv(22)
#    Time: 10585 ps  Iteration: 0  Instance: /testbench_IR
# Break in Module testbench_IR at testbench_IR.sv line 22
# Stopped at testbench_IR.sv line 22
