// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dec_MIMD_dec_MIMD,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.784000,HLS_SYN_LAT=110,HLS_SYN_TPT=none,HLS_SYN_MEM=18,HLS_SYN_DSP=0,HLS_SYN_FF=8251,HLS_SYN_LUT=7466,HLS_VERSION=2023_2}" *)

module dec_MIMD (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] a;
wire   [63:0] b;
wire   [63:0] c;
wire   [63:0] op;
wire   [31:0] group_r;
reg   [63:0] op_read_reg_185;
reg   [63:0] c_read_reg_190;
reg   [63:0] b_read_reg_195;
reg   [63:0] a_read_reg_200;
wire   [0:0] icmp_ln33_fu_179_p2;
reg   [0:0] icmp_ln33_reg_212;
reg   [5:0] data_a_address0;
reg    data_a_ce0;
reg    data_a_we0;
wire   [31:0] data_a_q0;
reg   [5:0] data_b_address0;
reg    data_b_ce0;
reg    data_b_we0;
wire   [31:0] data_b_q0;
reg   [3:0] data_result_address0;
reg    data_result_ce0;
reg    data_result_we0;
reg   [31:0] data_result_d0;
wire   [31:0] data_result_q0;
reg   [3:0] ALU_operation_address0;
reg    ALU_operation_ce0;
reg    ALU_operation_we0;
wire   [31:0] ALU_operation_q0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_done;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_idle;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_ready;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_ce0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_we0;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_d0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_done;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_idle;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_ready;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WVALID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WDATA;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WSTRB;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WLAST;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WID;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_RREADY;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_BREADY;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WVALID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WDATA;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WSTRB;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WLAST;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WID;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_RREADY;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_BREADY;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WVALID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WDATA;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WSTRB;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WLAST;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WID;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_RREADY;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_BREADY;
wire   [5:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_ce0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_we0;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_d0;
wire   [5:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_ce0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_we0;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_d0;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_ce0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_we0;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_d0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_done;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_idle;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_ready;
wire   [5:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_a_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_a_ce0;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ALU_operation_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ALU_operation_ce0;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_ce0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_we0;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_d0;
wire   [5:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_b_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_b_ce0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_done;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_idle;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_ready;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WVALID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WDATA;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WSTRB;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WLAST;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WID;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARVALID;
wire   [63:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARADDR;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARID;
wire   [31:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARLEN;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARBURST;
wire   [1:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARPROT;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARQOS;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARREGION;
wire   [0:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARUSER;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_RREADY;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_BREADY;
wire   [3:0] grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_data_result_address0;
wire    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_data_result_ce0;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire   [8:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg    gmem2_AWVALID;
wire    gmem2_AWREADY;
reg    gmem2_WVALID;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [31:0] gmem2_RDATA;
wire   [8:0] gmem2_RFIFONUM;
wire    gmem2_BVALID;
reg    gmem2_BREADY;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
reg    gmem3_ARVALID;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
reg    gmem3_RREADY;
wire   [31:0] gmem3_RDATA;
wire   [8:0] gmem3_RFIFONUM;
wire    gmem3_BVALID;
reg    grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [31:0] group_assign_fu_82;
reg    grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [31:0] ap_sig_allocacmp_group_assign_load;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start_reg = 1'b0;
#0 grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start_reg = 1'b0;
#0 group_assign_fu_82 = 32'd0;
#0 grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start_reg = 1'b0;
#0 grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start_reg = 1'b0;
end

dec_MIMD_data_a_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
data_a_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_a_address0),
    .ce0(data_a_ce0),
    .we0(data_a_we0),
    .d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_d0),
    .q0(data_a_q0)
);

dec_MIMD_data_a_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
data_b_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_b_address0),
    .ce0(data_b_ce0),
    .we0(data_b_we0),
    .d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_d0),
    .q0(data_b_q0)
);

dec_MIMD_data_result_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
data_result_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_result_address0),
    .ce0(data_result_ce0),
    .we0(data_result_we0),
    .d0(data_result_d0),
    .q0(data_result_q0)
);

dec_MIMD_data_result_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
ALU_operation_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ALU_operation_address0),
    .ce0(ALU_operation_ce0),
    .we0(ALU_operation_we0),
    .d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_d0),
    .q0(ALU_operation_q0)
);

dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_99_3 grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start),
    .ap_done(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_done),
    .ap_idle(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_idle),
    .ap_ready(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_ready),
    .data_result_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_address0),
    .data_result_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_ce0),
    .data_result_we0(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_we0),
    .data_result_d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_d0)
);

dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_35_1 grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start),
    .ap_done(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_done),
    .ap_idle(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_idle),
    .ap_ready(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_ready),
    .m_axi_gmem3_AWVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(gmem3_RDATA),
    .m_axi_gmem3_RLAST(1'b0),
    .m_axi_gmem3_RID(1'd0),
    .m_axi_gmem3_RFIFONUM(gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(1'd0),
    .m_axi_gmem3_RRESP(2'd0),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .m_axi_gmem1_AWVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .m_axi_gmem0_AWVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .group_assign(group_assign_fu_82),
    .a(a_read_reg_200),
    .data_a_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_address0),
    .data_a_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_ce0),
    .data_a_we0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_we0),
    .data_a_d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_d0),
    .b(b_read_reg_195),
    .data_b_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_address0),
    .data_b_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_ce0),
    .data_b_we0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_we0),
    .data_b_d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_d0),
    .op(op_read_reg_185),
    .ALU_operation_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_address0),
    .ALU_operation_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_ce0),
    .ALU_operation_we0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_we0),
    .ALU_operation_d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_d0)
);

dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_45_2 grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start),
    .ap_done(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_done),
    .ap_idle(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_idle),
    .ap_ready(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_ready),
    .data_a_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_a_address0),
    .data_a_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_a_ce0),
    .data_a_q0(data_a_q0),
    .ALU_operation_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ALU_operation_address0),
    .ALU_operation_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ALU_operation_ce0),
    .ALU_operation_q0(ALU_operation_q0),
    .data_result_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_address0),
    .data_result_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_ce0),
    .data_result_we0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_we0),
    .data_result_d0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_d0),
    .data_b_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_b_address0),
    .data_b_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_b_ce0),
    .data_b_q0(data_b_q0)
);

dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_106_4 grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start),
    .ap_done(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_done),
    .ap_idle(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_idle),
    .ap_ready(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_ready),
    .m_axi_gmem2_AWVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(32'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(9'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .data_result_address0(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_data_result_address0),
    .data_result_ce0(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_data_result_ce0),
    .data_result_q0(data_result_q0),
    .c(c_read_reg_190)
);

dec_MIMD_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .a(a),
    .b(b),
    .c(c),
    .op(op),
    .group_r(group_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

dec_MIMD_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARADDR),
    .I_ARLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

dec_MIMD_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARADDR),
    .I_ARLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARLEN),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0)
);

dec_MIMD_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RFIFONUM(gmem2_RFIFONUM),
    .I_AWVALID(gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWADDR),
    .I_AWLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWLEN),
    .I_WVALID(gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WDATA),
    .I_WSTRB(grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(gmem2_BREADY)
);

dec_MIMD_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem3_ARVALID),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARADDR),
    .I_ARLEN(grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARLEN),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(gmem3_RREADY),
    .I_RDATA(gmem3_RDATA),
    .I_RFIFONUM(gmem3_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(1'b0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start_reg <= 1'b1;
        end else if ((grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_ready == 1'b1)) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start_reg <= 1'b1;
        end else if ((grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_ready == 1'b1)) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start_reg <= 1'b1;
        end else if ((grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_ready == 1'b1)) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln33_fu_179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_ready == 1'b1)) begin
            grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        a_read_reg_200 <= a;
        b_read_reg_195 <= b;
        c_read_reg_190 <= c;
        icmp_ln33_reg_212 <= icmp_ln33_fu_179_p2;
        op_read_reg_185 <= op;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        group_assign_fu_82 <= group_r;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ALU_operation_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ALU_operation_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ALU_operation_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_address0;
    end else begin
        ALU_operation_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ALU_operation_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ALU_operation_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ALU_operation_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_ce0;
    end else begin
        ALU_operation_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ALU_operation_we0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ALU_operation_we0;
    end else begin
        ALU_operation_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ap_sig_allocacmp_group_assign_load = group_r;
    end else begin
        ap_sig_allocacmp_group_assign_load = group_assign_fu_82;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_a_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_a_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_address0;
    end else begin
        data_a_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_a_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_a_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_ce0;
    end else begin
        data_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_a_we0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_a_we0;
    end else begin
        data_a_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_b_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_b_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_b_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_address0;
    end else begin
        data_b_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_b_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_b_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_b_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_ce0;
    end else begin
        data_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_b_we0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_data_b_we0;
    end else begin
        data_b_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_result_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_data_result_address0;
    end else if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_result_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_result_address0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_address0;
    end else begin
        data_result_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_result_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_data_result_ce0;
    end else if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_result_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_result_ce0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_ce0;
    end else begin
        data_result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_result_d0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_result_d0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_d0;
    end else begin
        data_result_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_212 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_result_we0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_data_result_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_result_we0 = grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_data_result_we0;
    end else begin
        data_result_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_ARVALID = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_RREADY = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARVALID = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_RREADY = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem2_AWVALID = grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_AWVALID;
    end else begin
        gmem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem2_BREADY = grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_BREADY;
    end else begin
        gmem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem2_WVALID = grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_m_axi_gmem2_WVALID;
    end else begin
        gmem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem3_ARVALID = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_ARVALID;
    end else begin
        gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem3_RREADY = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_m_axi_gmem3_RREADY;
    end else begin
        gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln33_fu_179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln33_fu_179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_done == 1'b0) & (icmp_ln33_reg_212 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start = grp_dec_MIMD_Pipeline_VITIS_LOOP_106_4_fu_163_ap_start_reg;

assign grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start = grp_dec_MIMD_Pipeline_VITIS_LOOP_35_1_fu_138_ap_start_reg;

assign grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start = grp_dec_MIMD_Pipeline_VITIS_LOOP_45_2_fu_155_ap_start_reg;

assign grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start = grp_dec_MIMD_Pipeline_VITIS_LOOP_99_3_fu_132_ap_start_reg;

assign icmp_ln33_fu_179_p2 = (($signed(ap_sig_allocacmp_group_assign_load) < $signed(32'd5)) ? 1'b1 : 1'b0);

endmodule //dec_MIMD
