<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="0" showResetDomains="0">
  <columns>
   <connections preferredWidth="319" />
   <irq preferredWidth="34" />
   <name preferredWidth="170" />
   <inputclock preferredWidth="131" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program/Audio &amp; Video,Library/University Program,Library/University Program/Audio &amp; Video/Video,Library,Project" />
 <window width="1562" height="1008" x="1989" y="37" />
 <generation block_symbol_file="0" />
 <hdlexample language="VERILOG" />
</preferences>
