HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:led_igloo
Implementation;Synthesis|| CG133 ||@W:No assignment to out1||led_igloo.srr(27);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/27||led.v(9);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/9
Implementation;Synthesis|| CG360 ||@W:No assignment to wire out2||led_igloo.srr(28);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/28||led.v(10);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/10
Implementation;Synthesis|| CG360 ||@W:No assignment to wire dac1_clk||led_igloo.srr(30);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/30||led.v(22);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/22
Implementation;Synthesis|| CG360 ||@W:No assignment to wire dac2_clk||led_igloo.srr(32);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/32||led.v(23);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/23
Implementation;Synthesis|| CG133 ||@W:No assignment to dac1_db||led_igloo.srr(34);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/34||led.v(24);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/24
Implementation;Synthesis|| CG360 ||@W:No assignment to wire dac1_sleep||led_igloo.srr(35);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/35||led.v(25);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/25
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_a||led_igloo.srr(37);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/37||led.v(27);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/27
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_byten||led_igloo.srr(39);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/39||led.v(28);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/28
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_cen||led_igloo.srr(41);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/41||led.v(29);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/29
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_dq||led_igloo.srr(43);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/43||led.v(30);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/30
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_oen||led_igloo.srr(45);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/45||led.v(31);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_resetn||led_igloo.srr(47);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/47||led.v(32);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/32
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_ryby||led_igloo.srr(49);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/49||led.v(33);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/33
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_wen||led_igloo.srr(51);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/51||led.v(34);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/34
Implementation;Synthesis|| CG360 ||@W:No assignment to wire fl_wpn||led_igloo.srr(53);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/53||led.v(35);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/35
Implementation;Synthesis|| CG360 ||@W:No assignment to wire sr_cs1n||led_igloo.srr(55);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/55||led.v(36);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/36
Implementation;Synthesis|| CG360 ||@W:No assignment to wire sr_cs2||led_igloo.srr(57);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/57||led.v(37);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/37
Implementation;Synthesis|| CG360 ||@W:No assignment to wire sr_lbn||led_igloo.srr(59);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/59||led.v(38);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/38
Implementation;Synthesis|| CG360 ||@W:No assignment to wire sr_oen||led_igloo.srr(61);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/61||led.v(39);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/39
Implementation;Synthesis|| CG360 ||@W:No assignment to wire sr_ubn||led_igloo.srr(63);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/63||led.v(40);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/40
Implementation;Synthesis|| CG360 ||@W:No assignment to wire sr_wen||led_igloo.srr(65);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/65||led.v(41);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/41
Implementation;Synthesis|| CG360 ||@W:No assignment to wire clk_out_n1||led_igloo.srr(67);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/67||led.v(44);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/44
Implementation;Synthesis|| CG360 ||@W:No assignment to wire clk_out_n2||led_igloo.srr(69);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/69||led.v(52);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/52
Implementation;Synthesis|| CG360 ||@W:No assignment to wire CSN_n1||led_igloo.srr(71);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/71||led.v(53);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/53
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPS1_IDLE||led_igloo.srr(73);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/73||led.v(56);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/56
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPS1_PGM||led_igloo.srr(75);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/75||led.v(58);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/58
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPS1_SCLK||led_igloo.srr(77);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/77||led.v(61);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/61
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPS1_SDATA||led_igloo.srr(79);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/79||led.v(62);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/62
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPS1_SHDN||led_igloo.srr(81);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/81||led.v(63);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/63
Implementation;Synthesis|| CG360 ||@W:No assignment to wire REF_CE||led_igloo.srr(83);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/83||led.v(65);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/65
Implementation;Synthesis|| CG360 ||@W:No assignment to wire REF_CLK||led_igloo.srr(85);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/85||led.v(66);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/66
Implementation;Synthesis|| CG360 ||@W:No assignment to wire REF_DATA||led_igloo.srr(87);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/87||led.v(67);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/67
Implementation;Synthesis|| CG360 ||@W:No assignment to wire REF_LD||led_igloo.srr(89);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/89||led.v(68);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/68
Implementation;Synthesis|| CG360 ||@W:No assignment to wire REF_LE||led_igloo.srr(91);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/91||led.v(69);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/69
Implementation;Synthesis|| CG360 ||@W:No assignment to wire REF_MXOUT||led_igloo.srr(93);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/93||led.v(70);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/70
Implementation;Synthesis|| CG360 ||@W:No assignment to wire SENSE_CS_1||led_igloo.srr(95);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/95||led.v(72);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/72
Implementation;Synthesis|| CG133 ||@W:No assignment to SENSE_DOUT||led_igloo.srr(97);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/97||led.v(74);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/74
Implementation;Synthesis|| CG360 ||@W:No assignment to wire oclk_1||led_igloo.srr(98);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/98||led.v(75);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/75
Implementation;Synthesis|| CG360 ||@W:No assignment to wire dsa_clk||led_igloo.srr(100);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/100||led.v(77);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/77
Implementation;Synthesis|| CG360 ||@W:No assignment to wire dsa_data||led_igloo.srr(102);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/102||led.v(78);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/78
Implementation;Synthesis|| CG360 ||@W:No assignment to wire dsa_le||led_igloo.srr(104);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/104||led.v(79);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/79
Implementation;Synthesis|| CG360 ||@W:No assignment to wire en_modul||led_igloo.srr(106);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/106||led.v(81);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/81
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO20||led_igloo.srr(108);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/108||led.v(82);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/82
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO19||led_igloo.srr(110);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/110||led.v(83);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/83
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO17||led_igloo.srr(112);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/112||led.v(84);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/84
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO16||led_igloo.srr(114);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/114||led.v(85);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/85
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO15||led_igloo.srr(116);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/116||led.v(86);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/86
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO14||led_igloo.srr(118);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/118||led.v(87);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/87
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO12||led_igloo.srr(120);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/120||led.v(88);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/88
Implementation;Synthesis|| CG133 ||@W:No assignment to GPIO11||led_igloo.srr(122);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/122||led.v(89);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/89
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO10||led_igloo.srr(123);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/123||led.v(90);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/90
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO9||led_igloo.srr(125);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/125||led.v(91);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/91
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO8||led_igloo.srr(127);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/127||led.v(92);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/92
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO7||led_igloo.srr(129);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/129||led.v(93);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/93
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO2||led_igloo.srr(131);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/131||led.v(98);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/98
Implementation;Synthesis|| CG360 ||@W:No assignment to wire GPIO1||led_igloo.srr(133);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/133||led.v(99);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/99
Implementation;Synthesis|| CL157 ||@W:*Output out2 has undriven bits -- simulation mismatch possible.||led_igloo.srr(139);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/139||led.v(10);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/10
Implementation;Synthesis|| CL157 ||@W:*Output BW has undriven bits -- simulation mismatch possible.||led_igloo.srr(140);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/140||led.v(19);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output dac1_clk has undriven bits -- simulation mismatch possible.||led_igloo.srr(141);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/141||led.v(22);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/22
Implementation;Synthesis|| CL157 ||@W:*Output dac2_clk has undriven bits -- simulation mismatch possible.||led_igloo.srr(142);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/142||led.v(23);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/23
Implementation;Synthesis|| CL157 ||@W:*Output dac1_sleep has undriven bits -- simulation mismatch possible.||led_igloo.srr(143);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/143||led.v(25);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/25
Implementation;Synthesis|| CL157 ||@W:*Output fl_a has undriven bits -- simulation mismatch possible.||led_igloo.srr(144);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/144||led.v(27);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/27
Implementation;Synthesis|| CL157 ||@W:*Output fl_byten has undriven bits -- simulation mismatch possible.||led_igloo.srr(145);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/145||led.v(28);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/28
Implementation;Synthesis|| CL157 ||@W:*Output fl_cen has undriven bits -- simulation mismatch possible.||led_igloo.srr(146);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/146||led.v(29);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/29
Implementation;Synthesis|| CL157 ||@W:*Output fl_dq has undriven bits -- simulation mismatch possible.||led_igloo.srr(147);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr'/linenumber/147||led.v(30);liberoaction://cross_probe/hdl/file/'C:\Projects\Verilog\led_IGLOO\led_2\led_2\hdl\led.v'/linenumber/30
Implementation;Synthesis||(null)||Please refer to the log file for details about 345 Warning(s)||led_igloo.srr;liberoaction://open_report/file/led_igloo.srr||(null);(null)
Implementation;Compile;RootName:led_igloo
Implementation;Compile||(null)||Please refer to the log file for details about 6 Info(s)||led_igloo_compile_log.log;liberoaction://open_report/file/led_igloo_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:led_igloo
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||led_igloo_layout_log.log;liberoaction://open_report/file/led_igloo_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:led_igloo
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||led_igloo_generateBitstream.log;liberoaction://open_report/file/led_igloo_generateBitstream.log||(null);(null)
