$date
	Tue Oct  1 14:21:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module asmd_multiplier_tb $end
$var wire 1 ! ready $end
$var wire 8 " product [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % start $end
$var reg 4 & word0 [3:0] $end
$var reg 4 ' word1 [3:0] $end
$var integer 32 ( i [31:0] $end
$scope module asmd_multiplier_inst $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % start $end
$var wire 4 ) word0 [3:0] $end
$var wire 4 * word1 [3:0] $end
$var wire 1 + shift $end
$var wire 1 ! ready $end
$var wire 8 , product [7:0] $end
$var wire 1 - m_is_1 $end
$var wire 1 . m0 $end
$var wire 1 / load_words $end
$var wire 1 0 flush $end
$var wire 1 1 empty $end
$var wire 1 2 add_shift $end
$scope module control_module0 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % start $end
$var wire 1 - m_is_1 $end
$var wire 1 . m0 $end
$var wire 1 1 empty $end
$var reg 1 2 addshift $end
$var reg 1 0 flush $end
$var reg 1 / load_words $end
$var reg 1 3 next_state $end
$var reg 1 ! ready $end
$var reg 1 + shift $end
$var reg 1 4 state $end
$upscope $end
$scope module datapath_module0 $end
$var wire 1 2 addshift $end
$var wire 1 # clk $end
$var wire 1 1 empty $end
$var wire 1 0 flush $end
$var wire 1 / load_words $end
$var wire 1 $ reset $end
$var wire 1 + shift $end
$var wire 4 5 word0 [3:0] $end
$var wire 4 6 word1 [3:0] $end
$var wire 1 - m_is_1 $end
$var wire 1 . m0 $end
$var reg 8 7 multiplicand [7:0] $end
$var reg 4 8 multiplier [3:0] $end
$var reg 8 9 product [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 9
b0 8
b0 7
b0 6
b0 5
04
03
02
11
00
0/
0.
0-
b0 ,
0+
b0 *
b0 )
b0 (
b0 '
b0 &
0%
1$
0#
b0 "
0!
$end
#5
1#
#10
13
1/
1!
01
0#
1%
b10 '
b10 *
b10 6
b11 &
b11 )
b11 5
0$
#15
1+
0!
0/
13
14
b10 8
b11 7
1#
#20
0#
#25
1.
12
0+
03
1-
b1 8
b110 7
1#
#30
0#
#35
0.
13
1/
1!
02
04
0-
b0 8
b1100 7
b110 "
b110 ,
b110 9
1#
#40
1!
0/
03
0#
0%
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
b0 7
b0 "
b0 ,
b0 9
0#
1$
b1 (
#145
1#
#150
13
1/
1!
0#
1%
0$
#155
1+
0!
0/
13
b10 8
b11 7
14
1#
#160
0#
#165
1.
12
0+
03
1-
b1 8
b110 7
1#
#170
0#
#175
0.
13
1/
1!
02
0-
b0 8
b1100 7
b110 "
b110 ,
b110 9
04
1#
#180
1!
0/
03
0#
0%
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
1#
#230
0#
#235
1#
#240
0#
#245
1#
#250
0#
#255
1#
#260
0#
#265
1#
#270
0#
#275
1#
#280
b0 7
b0 "
b0 ,
b0 9
0#
1$
b10 (
#285
1#
#290
13
1/
1!
0#
1%
0$
#295
1+
0!
0/
13
14
b10 8
b11 7
1#
#300
0#
#305
1.
12
0+
03
1-
b1 8
b110 7
1#
#310
0#
#315
0.
13
1/
1!
02
04
0-
b0 8
b1100 7
b110 "
b110 ,
b110 9
1#
#320
1!
0/
03
0#
0%
#325
1#
#330
0#
#335
1#
#340
0#
#345
1#
#350
0#
#355
1#
#360
0#
#365
1#
#370
0#
#375
1#
#380
0#
#385
1#
#390
0#
#395
1#
#400
0#
#405
1#
#410
0#
#415
1#
#420
b0 7
b0 "
b0 ,
b0 9
0#
1$
b11 (
#425
1#
#430
13
1/
1!
0#
1%
0$
#435
1+
0!
0/
13
b10 8
b11 7
14
1#
#440
0#
#445
1.
12
0+
03
1-
b1 8
b110 7
1#
#450
0#
#455
0.
13
1/
1!
02
0-
b0 8
b1100 7
b110 "
b110 ,
b110 9
04
1#
#460
1!
0/
03
0#
0%
#465
1#
#470
0#
#475
1#
#480
0#
#485
1#
#490
0#
#495
1#
#500
0#
#505
1#
#510
0#
#515
1#
#520
0#
#525
1#
#530
0#
#535
1#
#540
0#
#545
1#
#550
0#
#555
1#
#560
0#
b100 (
