// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="module0_prefilter_module0_prefilter,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.943500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5708,HLS_SYN_LUT=4438,HLS_VERSION=2024_2_2}" *)

module module0_prefilter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        data_out_din,
        data_out_full_n,
        data_out_write,
        filteredLen_out_din,
        filteredLen_out_full_n,
        filteredLen_out_write,
        num_samples
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
output  [31:0] data_out_din;
input   data_out_full_n;
output   data_out_write;
output  [15:0] filteredLen_out_din;
input   filteredLen_out_full_n;
output   filteredLen_out_write;
input  [31:0] num_samples;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg filteredLen_out_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    filteredLen_out_blk_n;
reg   [31:0] num_samples_read_reg_70;
wire   [31:0] filteredLen_fu_58_p2;
reg   [31:0] filteredLen_reg_75;
wire    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start;
wire    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done;
wire    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_idle;
wire    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_ready;
wire    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_in_read;
wire   [31:0] grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_din;
wire    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_write;
reg    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg;
reg    ap_block_state1_ignore_call11;
wire    ap_CS_fsm_state2;
reg    ap_block_state1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg = 1'b0;
end

module0_prefilter_module0_prefilter_Pipeline_PREFILTER_LOOP grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start),
    .ap_done(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done),
    .ap_idle(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_idle),
    .ap_ready(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_ready),
    .data_in_dout(data_in_dout),
    .data_in_empty_n(data_in_empty_n),
    .data_in_read(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_in_read),
    .data_out_din(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_din),
    .data_out_full_n(data_out_full_n),
    .data_out_write(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_write),
    .num_samples(num_samples_read_reg_70),
    .filteredLen(filteredLen_reg_75)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call11) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg <= 1'b1;
        end else if ((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_ready == 1'b1)) begin
            grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        filteredLen_reg_75 <= filteredLen_fu_58_p2;
        num_samples_read_reg_70 <= num_samples;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        filteredLen_out_blk_n = filteredLen_out_full_n;
    end else begin
        filteredLen_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        filteredLen_out_write = 1'b1;
    end else begin
        filteredLen_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (filteredLen_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call11 = ((ap_start == 1'b0) | (filteredLen_out_full_n == 1'b0));
end

assign data_in_read = grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_in_read;

assign data_out_din = grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_din;

assign data_out_write = grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_write;

assign filteredLen_fu_58_p2 = ($signed(num_samples) + $signed(32'd4294967246));

assign filteredLen_out_din = filteredLen_fu_58_p2[15:0];

assign grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start = grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg;

endmodule //module0_prefilter
