<stg><name>interleave_manual_rnd</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load

]]></Node>
<StgValue><ssdm name="load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1">
<![CDATA[
:11 %guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load = load i1 %guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x

]]></Node>
<StgValue><ssdm name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln17 = br i1 %guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load, void %codeRepl, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:0 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:1 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:2 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
codeRepl:3 %store_ln0 = store i1 1, i1 %guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:4 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:0 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:2 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3 %br_ln22 = br i1 %load_read, void %.preheader.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @interleave_manual_rnd_Pipeline_WRITE, i8 %y, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader9.preheader:0 %call_ln0 = call void @interleave_manual_rnd_Pipeline_LOAD, i8 %x_in, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @interleave_manual_rnd_Pipeline_WRITE, i8 %y, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader9.preheader:0 %call_ln0 = call void @interleave_manual_rnd_Pipeline_LOAD, i8 %x_in, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
.loopexit:0 %ret_ln32 = ret

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="x_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="y" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="load"/></StgValue>
</port>
<port id="39" name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x"/></StgValue>
</port>
<port id="40" name="x_x0_V" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="x_x0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="x_x1_V" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="x_x1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="x_x2_V" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="x_x2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="43" toId="3">
</dataflow>
<dataflow id="46" from="empty_5" to="spectopmodule_ln0" fromId="45" toId="3">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="4">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="52" from="empty_6" to="specinterface_ln0" fromId="51" toId="4">
</dataflow>
<dataflow id="53" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="54" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="55" toId="4">
</dataflow>
<dataflow id="57" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="58" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="55" toId="4">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="55" toId="4">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="55" toId="4">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="63" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="64" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="65" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="55" toId="4">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="55" toId="4">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="69" from="x_in" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="71" from="empty" to="specinterface_ln0" fromId="70" toId="5">
</dataflow>
<dataflow id="72" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="73" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="77" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="81" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="82" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="83" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="84" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="6">
</dataflow>
<dataflow id="89" from="x_in" to="specbitsmap_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="91" from="y" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="92" from="empty" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="101" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="102" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="8">
</dataflow>
<dataflow id="108" from="y" to="specbitsmap_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="9">
</dataflow>
<dataflow id="110" from="load" to="specbitsmap_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="112" from="load" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="114" from="empty_1" to="specinterface_ln0" fromId="113" toId="10">
</dataflow>
<dataflow id="115" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="118" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="121" from="empty_2" to="specinterface_ln0" fromId="120" toId="10">
</dataflow>
<dataflow id="123" from="empty_3" to="specinterface_ln0" fromId="122" toId="10">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="125" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="126" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="127" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="128" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="11">
</dataflow>
<dataflow id="132" from="load" to="specinterface_ln0" fromId="38" toId="11">
</dataflow>
<dataflow id="134" from="empty_4" to="specinterface_ln0" fromId="133" toId="11">
</dataflow>
<dataflow id="135" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="136" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="138" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="139" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="143" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="144" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="145" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="146" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="12">
</dataflow>
<dataflow id="150" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="151" from="empty_1" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="152" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="153" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="155" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="156" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="157" from="empty_2" to="specinterface_ln0" fromId="120" toId="12">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="160" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="161" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="162" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_none.i1" to="load_read" fromId="166" toId="13">
</dataflow>
<dataflow id="168" from="load" to="load_read" fromId="38" toId="13">
</dataflow>
<dataflow id="169" from="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x" to="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" fromId="39" toId="14">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecMemCore" to="specmemcore_ln17" fromId="170" toId="15">
</dataflow>
<dataflow id="172" from="x_x0_V" to="specmemcore_ln17" fromId="40" toId="15">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specmemcore_ln17" fromId="173" toId="15">
</dataflow>
<dataflow id="176" from="StgValue_175" to="specmemcore_ln17" fromId="175" toId="15">
</dataflow>
<dataflow id="178" from="StgValue_177" to="specmemcore_ln17" fromId="177" toId="15">
</dataflow>
<dataflow id="179" from="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" to="br_ln17" fromId="14" toId="16">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecMemCore" to="specmemcore_ln17" fromId="170" toId="17">
</dataflow>
<dataflow id="181" from="x_x0_V" to="specmemcore_ln17" fromId="40" toId="17">
</dataflow>
<dataflow id="182" from="StgValue_173" to="specmemcore_ln17" fromId="173" toId="17">
</dataflow>
<dataflow id="183" from="StgValue_175" to="specmemcore_ln17" fromId="175" toId="17">
</dataflow>
<dataflow id="184" from="StgValue_177" to="specmemcore_ln17" fromId="177" toId="17">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecMemCore" to="specmemcore_ln17" fromId="170" toId="18">
</dataflow>
<dataflow id="186" from="x_x1_V" to="specmemcore_ln17" fromId="41" toId="18">
</dataflow>
<dataflow id="187" from="StgValue_173" to="specmemcore_ln17" fromId="173" toId="18">
</dataflow>
<dataflow id="188" from="StgValue_175" to="specmemcore_ln17" fromId="175" toId="18">
</dataflow>
<dataflow id="189" from="StgValue_177" to="specmemcore_ln17" fromId="177" toId="18">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecMemCore" to="specmemcore_ln17" fromId="170" toId="19">
</dataflow>
<dataflow id="191" from="x_x2_V" to="specmemcore_ln17" fromId="42" toId="19">
</dataflow>
<dataflow id="192" from="StgValue_173" to="specmemcore_ln17" fromId="173" toId="19">
</dataflow>
<dataflow id="193" from="StgValue_175" to="specmemcore_ln17" fromId="175" toId="19">
</dataflow>
<dataflow id="194" from="StgValue_177" to="specmemcore_ln17" fromId="177" toId="19">
</dataflow>
<dataflow id="196" from="StgValue_195" to="store_ln0" fromId="195" toId="20">
</dataflow>
<dataflow id="197" from="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x" to="store_ln0" fromId="39" toId="20">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecMemCore" to="specmemcore_ln17" fromId="170" toId="22">
</dataflow>
<dataflow id="199" from="x_x0_V" to="specmemcore_ln17" fromId="40" toId="22">
</dataflow>
<dataflow id="200" from="StgValue_173" to="specmemcore_ln17" fromId="173" toId="22">
</dataflow>
<dataflow id="201" from="StgValue_175" to="specmemcore_ln17" fromId="175" toId="22">
</dataflow>
<dataflow id="202" from="StgValue_177" to="specmemcore_ln17" fromId="177" toId="22">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecMemCore" to="specmemcore_ln17" fromId="170" toId="23">
</dataflow>
<dataflow id="204" from="x_x1_V" to="specmemcore_ln17" fromId="41" toId="23">
</dataflow>
<dataflow id="205" from="StgValue_173" to="specmemcore_ln17" fromId="173" toId="23">
</dataflow>
<dataflow id="206" from="StgValue_175" to="specmemcore_ln17" fromId="175" toId="23">
</dataflow>
<dataflow id="207" from="StgValue_177" to="specmemcore_ln17" fromId="177" toId="23">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecMemCore" to="specmemcore_ln17" fromId="170" toId="24">
</dataflow>
<dataflow id="209" from="x_x2_V" to="specmemcore_ln17" fromId="42" toId="24">
</dataflow>
<dataflow id="210" from="StgValue_173" to="specmemcore_ln17" fromId="173" toId="24">
</dataflow>
<dataflow id="211" from="StgValue_175" to="specmemcore_ln17" fromId="175" toId="24">
</dataflow>
<dataflow id="212" from="StgValue_177" to="specmemcore_ln17" fromId="177" toId="24">
</dataflow>
<dataflow id="213" from="load_read" to="br_ln22" fromId="13" toId="25">
</dataflow>
<dataflow id="215" from="interleave_manual_rnd_Pipeline_WRITE" to="call_ln0" fromId="214" toId="26">
</dataflow>
<dataflow id="216" from="y" to="call_ln0" fromId="37" toId="26">
</dataflow>
<dataflow id="217" from="x_x0_V" to="call_ln0" fromId="40" toId="26">
</dataflow>
<dataflow id="218" from="x_x1_V" to="call_ln0" fromId="41" toId="26">
</dataflow>
<dataflow id="219" from="x_x2_V" to="call_ln0" fromId="42" toId="26">
</dataflow>
<dataflow id="221" from="interleave_manual_rnd_Pipeline_LOAD" to="call_ln0" fromId="220" toId="27">
</dataflow>
<dataflow id="222" from="x_in" to="call_ln0" fromId="36" toId="27">
</dataflow>
<dataflow id="223" from="x_x0_V" to="call_ln0" fromId="40" toId="27">
</dataflow>
<dataflow id="224" from="x_x1_V" to="call_ln0" fromId="41" toId="27">
</dataflow>
<dataflow id="225" from="x_x2_V" to="call_ln0" fromId="42" toId="27">
</dataflow>
<dataflow id="226" from="interleave_manual_rnd_Pipeline_WRITE" to="call_ln0" fromId="214" toId="28">
</dataflow>
<dataflow id="227" from="y" to="call_ln0" fromId="37" toId="28">
</dataflow>
<dataflow id="228" from="x_x0_V" to="call_ln0" fromId="40" toId="28">
</dataflow>
<dataflow id="229" from="x_x1_V" to="call_ln0" fromId="41" toId="28">
</dataflow>
<dataflow id="230" from="x_x2_V" to="call_ln0" fromId="42" toId="28">
</dataflow>
<dataflow id="231" from="interleave_manual_rnd_Pipeline_LOAD" to="call_ln0" fromId="220" toId="30">
</dataflow>
<dataflow id="232" from="x_in" to="call_ln0" fromId="36" toId="30">
</dataflow>
<dataflow id="233" from="x_x0_V" to="call_ln0" fromId="40" toId="30">
</dataflow>
<dataflow id="234" from="x_x1_V" to="call_ln0" fromId="41" toId="30">
</dataflow>
<dataflow id="235" from="x_x2_V" to="call_ln0" fromId="42" toId="30">
</dataflow>
<dataflow id="236" from="guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x_load" to="StgValue_1" fromId="14" toId="1">
</dataflow>
<dataflow id="237" from="load_read" to="StgValue_1" fromId="13" toId="1">
</dataflow>
<dataflow id="238" from="load_read" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
