
*** Running vivado
    with args -log vio_file.vds -m64 -mode batch -messageDb vivado.pb -notrace -source vio_file.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vio_file.tcl -notrace
Command: synth_design -top vio_file -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 306.453 ; gain = 99.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vio_file' [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/sources_1/new/vio_file.v:23]
INFO: [Synth 8-638] synthesizing module 'divided_da' [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/sources_1/new/da_divided.v:23]
INFO: [Synth 8-256] done synthesizing module 'divided_da' (1#1) [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/sources_1/new/da_divided.v:23]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.runs/synth_1/.Xil/Vivado-8200-DESKTOP-FAGG66O/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (2#1) [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.runs/synth_1/.Xil/Vivado-8200-DESKTOP-FAGG66O/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_file' (3#1) [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/sources_1/new/vio_file.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 342.770 ; gain = 136.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 342.770 ; gain = 136.164
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'vio_0' instantiated as 'your_instance_name' [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/sources_1/new/vio_file.v:29]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.runs/synth_1/.Xil/Vivado-8200-DESKTOP-FAGG66O/dcp/vio_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.runs/synth_1/.Xil/Vivado-8200-DESKTOP-FAGG66O/dcp/vio_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/constrs_1/new/vio_file.xdc]
Finished Parsing XDC File [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/constrs_1/new/vio_file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/constrs_1/new/vio_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 641.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:01:01 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:01:01 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:01:01 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/sources_1/new/da_divided.v:43]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/VLSI/adaptive_filter/adaptive_filter/adaptive_filter.srcs/sources_1/new/da_divided.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:01:01 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divided_da 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 641.352 ; gain = 434.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'd1/acc_shift_reg[30]' (FDRE) to 'd1/acc_shift_reg[31]'
WARNING: [Synth 8-3332] Sequential element (acc_shift_reg[30]) is unused and will be removed from module divided_da.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 641.352 ; gain = 434.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 641.352 ; gain = 434.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |vio_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    24|
|4     |LUT1   |     1|
|5     |LUT2   |    65|
|6     |LUT3   |     9|
|7     |LUT4   |    68|
|8     |LUT5   |    30|
|9     |LUT6   |   100|
|10    |MUXF7  |     4|
|11    |FDRE   |    66|
|12    |IBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   529|
|2     |  d1     |divided_da |   367|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 659.527 ; gain = 452.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 659.527 ; gain = 124.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:01:13 . Memory (MB): peak = 659.527 ; gain = 452.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:09 . Memory (MB): peak = 659.527 ; gain = 426.719
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 659.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 13:12:01 2020...
