===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 41.1885 seconds

  ----Wall Time----  ----Name----
    5.0151 ( 12.2%)  FIR Parser
   21.1796 ( 51.4%)  'firrtl.circuit' Pipeline
    1.6488 (  4.0%)    'firrtl.module' Pipeline
    1.4781 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1707 (  0.4%)      LowerCHIRRTLPass
    0.1259 (  0.3%)    InferWidths
    0.9764 (  2.4%)    InferResets
    0.0257 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1044 (  0.3%)    WireDFT
    0.1108 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9502 (  2.3%)    LowerFIRRTLTypes
    8.5734 ( 20.8%)    'firrtl.module' Pipeline
    1.0164 (  2.5%)      ExpandWhens
    0.0277 (  0.1%)      RemoveResets
    7.0231 ( 17.1%)      Canonicalizer
    0.5062 (  1.2%)      InferReadWrite
    0.7712 (  1.9%)    Inliner
    1.4523 (  3.5%)    IMConstProp
    0.0436 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0437 (  0.1%)    BlackBoxReader
    0.0437 (  0.1%)      (A) circt::firrtl::InstanceGraph
    5.3002 ( 12.9%)    'firrtl.module' Pipeline
    5.3002 ( 12.9%)      Canonicalizer
    0.5529 (  1.3%)    RemoveUnusedPorts
    0.0422 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5689 (  1.4%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.6115 ( 11.2%)  LowerFIRRTLToHW
    0.0414 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    5.8672 ( 14.2%)  'hw.module' Pipeline
    1.0937 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.9291 (  7.1%)    Canonicalizer
    0.8187 (  2.0%)    HWCleanup
    0.0975 (  0.2%)    HWLegalizeModules
    0.9281 (  2.3%)    PrettifyVerilog
    4.5121 ( 11.0%)  ExportVerilog
    0.0026 (  0.0%)  Rest
   41.1885 (100.0%)  Total

{
  totalTime: 41.223,
  maxMemory: 710684672
}
