

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:47:31 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                                                                 |                                                                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                                             Instance                                                            |                                                        Module                                                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158  |twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s  |        4|        4|  16.000 ns|  16.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_BFLYs_LOOP  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1273|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    28|     3475|     1962|    -|
|Memory               |        0|     -|       32|       33|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|      660|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    28|     4167|     3428|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                                             Instance                                                            |                                                        Module                                                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158  |twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s  |        0|  28|  3475|  1962|    0|
    +---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                                                            |                                                                                                                      |        0|  28|  3475|  1962|    0|
    +---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                Memory                |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |twiddleObj_twiddleTable_M_imag_V_1_U  |fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_bxn  |        0|  32|  33|    0|    16|   18|     1|          288|
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                 |                                                                                  |        0|  32|  33|    0|    16|   18|     1|          288|
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln712_24_fu_309_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_25_fu_321_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_26_fu_333_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_29_fu_481_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_30_fu_487_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_31_fu_493_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_32_fu_499_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_35_fu_570_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_36_fu_576_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_37_fu_582_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_38_fu_588_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_41_fu_622_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_42_fu_628_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_43_fu_634_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_44_fu_640_p2            |         +|   0|  0|  35|          28|          28|
    |add_ln712_fu_303_p2               |         +|   0|  0|  35|          28|          28|
    |bflyOutData_M_imag_V_0_fu_361_p2  |         +|   0|  0|  36|          29|          29|
    |bflyOutData_M_imag_V_1_fu_527_p2  |         +|   0|  0|  36|          29|          29|
    |bflyOutData_M_imag_V_2_fu_616_p2  |         +|   0|  0|  36|          29|          29|
    |bflyOutData_M_imag_V_3_fu_668_p2  |         +|   0|  0|  36|          29|          29|
    |bflyOutData_M_real_V_0_fu_347_p2  |         +|   0|  0|  36|          29|          29|
    |bflyOutData_M_real_V_1_fu_513_p2  |         +|   0|  0|  36|          29|          29|
    |bflyOutData_M_real_V_2_fu_602_p2  |         +|   0|  0|  36|          29|          29|
    |bflyOutData_M_real_V_3_fu_654_p2  |         +|   0|  0|  36|          29|          29|
    |k_3_fu_173_p2                     |         +|   0|  0|  39|          32|           2|
    |k_fu_258_p2                       |         +|   0|  0|  39|          32|           1|
    |r_V_45_fu_411_p2                  |         -|   0|  0|  51|           1|          44|
    |r_V_46_fu_438_p2                  |         -|   0|  0|  51|           1|          44|
    |r_V_48_fu_554_p2                  |         -|   0|  0|  51|           1|          44|
    |r_V_51_fu_367_p2                  |         -|   0|  0|  51|           1|          44|
    |r_V_fu_384_p2                     |         -|   0|  0|  51|           1|          44|
    |ret_V_fu_465_p2                   |         -|   0|  0|  51|           1|          44|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |       and|   0|  0|   2|           1|           1|
    |ap_condition_271                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |tmp_nbreadreq_fu_98_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln151_fu_274_p2              |      icmp|   0|  0|  19|          30|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1273|         791|         961|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  14|          3|    1|          3|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_phi_mux_k1_phi_fu_138_p6   |  14|          3|   32|         96|
    |ap_phi_mux_k_1_phi_fu_151_p4  |  14|          3|   32|         96|
    |fftOutData_local_blk_n        |   9|          2|    1|          2|
    |k1_reg_134                    |   9|          2|   32|         64|
    |p_fftInData_reOrdered_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  96|         21|  102|        269|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                                     Name                                                                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |X_of_ns_M_imag_V_0_reg_756                                                                                                                    |  27|   0|   27|          0|
    |X_of_ns_M_imag_V_1_reg_767                                                                                                                    |  27|   0|   27|          0|
    |X_of_ns_M_imag_V_2_reg_779                                                                                                                    |  27|   0|   27|          0|
    |X_of_ns_M_imag_V_3_reg_791                                                                                                                    |  27|   0|   27|          0|
    |X_of_ns_M_real_V_0_reg_751                                                                                                                    |  27|   0|   27|          0|
    |X_of_ns_M_real_V_1_reg_761                                                                                                                    |  27|   0|   27|          0|
    |X_of_ns_M_real_V_2_reg_773                                                                                                                    |  27|   0|   27|          0|
    |X_of_ns_M_real_V_3_reg_785                                                                                                                    |  27|   0|   27|          0|
    |ap_CS_fsm                                                                                                                                     |   2|   0|    2|          0|
    |ap_done_reg                                                                                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                                                                       |   1|   0|    1|          0|
    |bflyOutData_M_imag_V_0_reg_816                                                                                                                |  29|   0|   29|          0|
    |bflyOutData_M_imag_V_1_reg_826                                                                                                                |  29|   0|   29|          0|
    |bflyOutData_M_imag_V_2_reg_836                                                                                                                |  29|   0|   29|          0|
    |bflyOutData_M_imag_V_3_reg_846                                                                                                                |  29|   0|   29|          0|
    |bflyOutData_M_real_V_0_reg_811                                                                                                                |  29|   0|   29|          0|
    |bflyOutData_M_real_V_1_reg_821                                                                                                                |  29|   0|   29|          0|
    |bflyOutData_M_real_V_2_reg_831                                                                                                                |  29|   0|   29|          0|
    |bflyOutData_M_real_V_3_reg_841                                                                                                                |  29|   0|   29|          0|
    |grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln151_reg_807                                                                                                                            |   1|   0|    1|          0|
    |k1_reg_134                                                                                                                                    |  32|   0|   32|          0|
    |k_reg_802                                                                                                                                     |  32|   0|   32|          0|
    |tmp_reg_747                                                                                                                                   |   1|   0|    1|          0|
    |trunc_ln151_reg_797                                                                                                                           |   4|   0|    4|          0|
    |trunc_ln151_reg_797_pp0_iter1_reg                                                                                                             |   4|   0|    4|          0|
    |icmp_ln151_reg_807                                                                                                                            |  64|  32|    1|          0|
    |tmp_reg_747                                                                                                                                   |  64|  32|    1|          0|
    +----------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                                         | 660|  64|  534|          0|
    +----------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                                                                                                         Source Object                                                                                                        |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_ext_blocking_n              |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_str_blocking_n              |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|ap_int_blocking_n              |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >|  return value|
|p_fftInData_reOrdered_dout     |   in|  256|     ap_fifo|                                                                                                                                                                                                         p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                                                                         p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_read     |  out|    1|     ap_fifo|                                                                                                                                                                                                         p_fftInData_reOrdered|       pointer|
|fftOutData_local_din           |  out|  256|     ap_fifo|                                                                                                                                                                                                              fftOutData_local|       pointer|
|fftOutData_local_full_n        |   in|    1|     ap_fifo|                                                                                                                                                                                                              fftOutData_local|       pointer|
|fftOutData_local_write         |  out|    1|     ap_fifo|                                                                                                                                                                                                              fftOutData_local|       pointer|
+-------------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

