{"vcs1":{"timestamp_begin":1729833957.512520702, "rt":2.60, "ut":0.52, "st":0.30}}
{"vcselab":{"timestamp_begin":1729833960.197264495, "rt":1.30, "ut":0.28, "st":0.20}}
{"link":{"timestamp_begin":1729833961.577085575, "rt":0.40, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729833956.835065045}
{"VCS_COMP_START_TIME": 1729833956.835065045}
{"VCS_COMP_END_TIME": 1729833964.284939143}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331840}}
{"stitch_vcselab": {"peak_mem": 223568}}
