// Seed: 2988367704
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2
);
  type_7(
      1, id_2
  ); type_8(
      id_2, id_0
  );
  logic id_3 = 1;
  type_10(
      id_0, {1, 1}, id_0
  );
endmodule
