Grabbing thread from lore.kernel.org/all/20260226105056.897-1-skolothumtho@nvidia.com/t.mbox.gz
Checking for newer revisions
Grabbing search results from lore.kernel.org
Analyzing 33 messages in the thread
Looking for additional code-review trailers on lore.kernel.org
Analyzing 81 code-review messages
Checking attestation on all messages, may take a moment...
---
  [32mâœ“[0m [PATCH v3 1/32] backends/iommufd: Update iommufd_backend_get_device_info
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-2-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 2/32] backends/iommufd: Update iommufd_backend_alloc_viommu to allow user ptr
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-3-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 3/32] backends/iommufd: Introduce iommufd_backend_alloc_hw_queue
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-4-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 4/32] backends/iommufd: Introduce iommufd_backend_viommu_mmap
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-5-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 5/32] hw/arm/smmuv3-accel: Introduce CMDQV ops interface
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-6-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 6/32] hw/arm/tegra241-cmdqv: Add Tegra241 CMDQV ops backend stub
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-7-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 7/32] hw/arm/smmuv3-accel: Wire CMDQV ops into accel lifecycle
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-8-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 8/32] hw/arm/virt: Store SMMUv3 device objects in VirtMachineState.
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-9-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 9/32] hw/arm/virt-acpi-build: Use stored SMMUv3 devices for IORT build
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-10-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 10/32] hw/arm/tegra241-cmdqv: Probe host Tegra241 CMDQV support
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-11-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 11/32] hw/arm/tegra241-cmdqv: Implement CMDQV init
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-12-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 12/32] hw/arm/virt: Link SMMUv3 CMDQV resources to platform bus
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-13-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 13/32] hw/arm/tegra241-cmdqv: Implement CMDQV vIOMMU alloc/free
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-14-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 14/32] hw/arm/tegra241-cmdqv: Emulate global CMDQV registers
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-15-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 15/32] hw/arm/tegra241-cmdqv: Emulate global and VINTF VCMDQ register reads
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-16-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 16/32] hw/arm/tegra241-cmdqv: Emulate global and VINTF VCMDQ register writes
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-17-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 17/32] hw/arm/tegra241-cmdqv: mmap VINTF Page0 for CMDQV
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-18-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 18/32] system/physmem: Add address_space_is_ram() helper
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-19-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 19/32] hw/arm/tegra241-cmdqv: Allocate HW VCMDQs on base register programming
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-20-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 20/32] hw/arm/tegra241-cmdqv: Use mmap'ed VINTF page0 as VCMDQ backing
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-21-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 21/32] hw/arm/tegra241-cmdqv: Map VINTF page0 into guest MMIO space
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-22-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 22/32] hw/arm/tegra241-cmdqv: Add vEVENTQ allocation and free
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-23-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 23/32] hw/arm/smmuv3-accel: Introduce common helper for veventq read
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-24-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 24/32] hw/arm/tegra241-cmdqv: Read and propagate Tegra241 CMDQV errors
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-25-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 25/32] hw/arm/tegra241-cmdqv: Add reset handler
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-26-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 26/32] hw/arm/tegra241-cmdqv: Limit queue size based on backend page size
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-27-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 27/32] tests/qtest/bios-tables-test: Prepare for IORT SMMUv3 node identifier change
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-28-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 28/32] hw/arm/smmuv3: Add per-device identifier property
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-29-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 29/32] tests/qtest/bios-tables-test: Update IORT blobs for SMMUv3 identifier change
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-30-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 30/32] hw/arm/smmuv3-accel: Introduce helper to query CMDQV type
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-31-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 31/32] hw/arm/virt-acpi: Advertise Tegra241 CMDQV nodes in DSDT
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-32-skolothumtho@nvidia.com
  [32mâœ“[0m [PATCH v3 32/32] hw/arm/smmuv3: Add cmdqv property for SMMUv3 device
    + Link: https://lore.kernel.org/qemu-devel/20260226105056.897-33-skolothumtho@nvidia.com
  ---
  [32mâœ“[0m Signed: DKIM/nvidia.com
---
Total patches: 32
---
Applying: backends/iommufd: Update iommufd_backend_get_device_info
Applying: backends/iommufd: Update iommufd_backend_alloc_viommu to allow user ptr
Patch failed at 0002 backends/iommufd: Update iommufd_backend_alloc_viommu to allow user ptr
error: patch failed: backends/trace-events:21
error: backends/trace-events: patch does not apply
hint: Use 'git am --show-current-patch=diff' to see the failed patch
hint: When you have resolved this problem, run "git am --continue".
hint: If you prefer to skip this patch, run "git am --skip" instead.
hint: To restore the original branch and stop patching, run "git am --abort".
hint: Disable this message with "git config set advice.mergeConflict false"
