{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744344468365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744344468366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 16:07:48 2025 " "Processing started: Fri Apr 11 16:07:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744344468366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344468366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab-3 -c lab-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab-3 -c lab-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344468366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744344468758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744344468758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ylee903/compsys-305-labs/lab 3/top_level_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ylee903/compsys-305-labs/lab 3/top_level_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_timer-Behavioral " "Found design unit 1: top_level_timer-Behavioral" {  } { { "../top_level_timer.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/top_level_timer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474234 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_timer " "Found entity 1: top_level_timer" {  } { { "../top_level_timer.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/top_level_timer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344474234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ylee903/compsys-305-labs/lab 3/three_digit_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ylee903/compsys-305-labs/lab 3/three_digit_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_digit_timer-structural " "Found design unit 1: three_digit_timer-structural" {  } { { "../three_digit_timer.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/three_digit_timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474236 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_digit_timer " "Found entity 1: three_digit_timer" {  } { { "../three_digit_timer.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/three_digit_timer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344474236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ylee903/compsys-305-labs/lab 3/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ylee903/compsys-305-labs/lab 3/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../BCD_to_7Seg.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/BCD_to_7Seg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474239 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../BCD_to_7Seg.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/BCD_to_7Seg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344474239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ylee903/compsys-305-labs/lab 3/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ylee903/compsys-305-labs/lab 3/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter-behavior " "Found design unit 1: BCD_Counter-behavior" {  } { { "../bcd_counter.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/bcd_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474241 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "../bcd_counter.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/bcd_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344474241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344474241 ""}
{ "Error" "EVRFX_VHDL_WRONG_SIGNAL_ASSIGN" "tmp_sec_ones top_level_timer.vhd(99) " "VHDL Signal Assignment Statement error at top_level_timer.vhd(99): Signal Assignment Statement must use <= to assign value to signal \"tmp_sec_ones\"" {  } { { "../top_level_timer.vhd" "" { Text "C:/Users/ylee903/COMPSYS-305-Labs/lab 3/top_level_timer.vhd" 99 0 0 } }  } 0 10526 "VHDL Signal Assignment Statement error at %2!s!: Signal Assignment Statement must use <= to assign value to signal \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744344474242 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744344474321 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 11 16:07:54 2025 " "Processing ended: Fri Apr 11 16:07:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744344474321 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744344474321 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744344474321 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344474321 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344474906 ""}
