onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tb_cpu/clk
add wave -noupdate /tb_cpu/res_n
add wave -noupdate -divider Report
add wave -noupdate -radix hexadecimal -childformat {{/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(15) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(14) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(13) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(12) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(11) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(10) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(9) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(8) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(7) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(6) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(5) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(4) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(3) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(2) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(1) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(15) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(14) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(13) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(12) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(11) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(10) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(9) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(8) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(7) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(6) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(5) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(4) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(3) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(2) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(1) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out(0) {-height 16 -radix hexadecimal}} /tb_cpu/dut/pipeline_inst/fetch_inst/pc_out
add wave -noupdate -radix hexadecimal /tb_cpu/dut/pipeline_inst/fetch_inst/instr
add wave -noupdate -radix hexadecimal -childformat {{/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(31) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(30) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(29) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(28) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(27) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(26) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(25) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(24) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(23) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(22) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(21) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(20) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(19) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(18) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(17) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(16) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(15) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(14) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(13) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(12) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(11) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(10) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(9) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(8) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(7) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(6) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(5) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(4) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(3) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(2) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(1) -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(31) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(30) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(29) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(28) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(27) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(26) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(25) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(24) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(23) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(22) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(21) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(20) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(19) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(18) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(17) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(16) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(15) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(14) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(13) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(12) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(11) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(10) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(9) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(8) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(7) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(6) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(5) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(4) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(3) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(2) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(1) {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)(0) {-height 16 -radix hexadecimal}} /tb_cpu/dut/pipeline_inst/decode_inst/regfile_inst/reg1(5)
add wave -noupdate -radix hexadecimal -childformat {{/tb_cpu/dut/pipeline_inst/memory_inst/mem_out.address -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/memory_inst/mem_out.rd -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/memory_inst/mem_out.wr -radix hexadecimal} {/tb_cpu/dut/pipeline_inst/memory_inst/mem_out.byteena -radix binary} {/tb_cpu/dut/pipeline_inst/memory_inst/mem_out.wrdata -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/dut/pipeline_inst/memory_inst/mem_out.address {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/memory_inst/mem_out.rd {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/memory_inst/mem_out.wr {-height 16 -radix hexadecimal} /tb_cpu/dut/pipeline_inst/memory_inst/mem_out.byteena {-height 16 -radix binary} /tb_cpu/dut/pipeline_inst/memory_inst/mem_out.wrdata {-height 16 -radix hexadecimal}} /tb_cpu/dut/pipeline_inst/memory_inst/mem_out
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {212591 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 226
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits us
update
WaveRestoreZoom {0 ps} {164064 ps}
