,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/subservient_wrapped,subservient_wrapped,subservient_wrapped,flow_completed,3h8m19s,2h8m32s,44706.66666666666,2.7,22353.33333333333,27.37,2547.31,60354,0,0,0,0,0,0,0,469,0,-1,-1,3280156,535625,-34.42,-65.9,0.0,0.0,0.0,-275.2,-526.34,0.0,0.0,0.0,2294676261.0,0.02,19.49,27.8,3.06,3.68,-1,22978,39771,1673,18337,0,0,0,36381,0,0,0,0,0,0,0,4,15133,23285,45,1306,37662,0,38968,20.0,50.0,50,AREA 0,5,50,1,153.6,153.18,0.55,0.0,sky130_fd_sc_hd,4,3
