<stg><name>Self_attention_Pipeline_l_scale_outp_i9_l_j9</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v346, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc37.i:0 %indvar_flatten53_load = load i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="indvar_flatten53_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc37.i:1 %icmp_ln179 = icmp_eq  i10 %indvar_flatten53_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc37.i:2 %add_ln179_1 = add i10 %indvar_flatten53_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln179_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37.i:3 %br_ln179 = br i1 %icmp_ln179, void %for.inc40.i, void %for.inc63.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc40.i:0 %j9_load = load i7 %j9

]]></Node>
<StgValue><ssdm name="j9_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc40.i:1 %i9_load = load i4 %i9

]]></Node>
<StgValue><ssdm name="i9_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc40.i:2 %add_ln179 = add i4 %i9_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc40.i:5 %icmp_ln180 = icmp_eq  i7 %j9_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc40.i:6 %select_ln179 = select i1 %icmp_ln180, i7 0, i7 %j9_load

]]></Node>
<StgValue><ssdm name="select_ln179"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc40.i:7 %select_ln179_1 = select i1 %icmp_ln180, i4 %add_ln179, i4 %i9_load

]]></Node>
<StgValue><ssdm name="select_ln179_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="4">
<![CDATA[
for.inc40.i:8 %trunc_ln179 = trunc i4 %select_ln179_1

]]></Node>
<StgValue><ssdm name="trunc_ln179"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40.i:13 %p_cast21_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln179_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast21_mid2_v"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc40.i:14 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast21_mid2_v, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
for.inc40.i:15 %zext_ln182 = zext i7 %select_ln179

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40.i:16 %add_ln182 = add i8 %tmp_s, i8 %zext_ln182

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc40.i:58 %switch_ln187 = switch i2 %trunc_ln179, void %arrayidx362.i73.case.3, i2 0, void %arrayidx362.i73.case.0, i2 1, void %arrayidx362.i73.case.1, i2 2, void %arrayidx362.i73.case.2

]]></Node>
<StgValue><ssdm name="switch_ln187"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx362.i73.exit:0 %add_ln180 = add i7 %select_ln179, i7 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx362.i73.exit:1 %store_ln180 = store i10 %add_ln179_1, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx362.i73.exit:2 %store_ln180 = store i4 %select_ln179_1, i4 %i9

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx362.i73.exit:3 %store_ln180 = store i7 %add_ln180, i7 %j9

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.i73.exit:4 %br_ln180 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.inc40.i:17 %zext_ln182_1 = zext i8 %add_ln182

]]></Node>
<StgValue><ssdm name="zext_ln182_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:18 %acc_outp2_V_addr = getelementptr i24 %acc_outp2_V, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="acc_outp2_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:19 %acc_outp2_V_1_addr = getelementptr i24 %acc_outp2_V_1, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="acc_outp2_V_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:20 %acc_outp2_V_2_addr = getelementptr i24 %acc_outp2_V_2, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="acc_outp2_V_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:21 %acc_outp2_V_3_addr = getelementptr i24 %acc_outp2_V_3, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="acc_outp2_V_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:22 %v125_addr = getelementptr i8 %v125, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="v125_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:23 %v125_1_addr = getelementptr i8 %v125_1, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="v125_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:24 %v125_2_addr = getelementptr i8 %v125_2, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="v125_2_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:25 %v125_3_addr = getelementptr i8 %v125_3, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="v125_3_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:28 %acc_outp2_V_load = load i8 %acc_outp2_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:29 %acc_outp2_V_1_load = load i8 %acc_outp2_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:30 %acc_outp2_V_2_load = load i8 %acc_outp2_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_2_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:31 %acc_outp2_V_3_load = load i8 %acc_outp2_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:28 %acc_outp2_V_load = load i8 %acc_outp2_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:29 %acc_outp2_V_1_load = load i8 %acc_outp2_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_1_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:30 %acc_outp2_V_2_load = load i8 %acc_outp2_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_2_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="8">
<![CDATA[
for.inc40.i:31 %acc_outp2_V_3_load = load i8 %acc_outp2_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp2_V_3_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
for.inc40.i:32 %v102_V = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %acc_outp2_V_load, i24 %acc_outp2_V_1_load, i24 %acc_outp2_V_2_load, i24 %acc_outp2_V_3_load, i2 %trunc_ln179

]]></Node>
<StgValue><ssdm name="v102_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="24">
<![CDATA[
for.inc40.i:33 %sext_ln184 = sext i24 %v102_V

]]></Node>
<StgValue><ssdm name="sext_ln184"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:34 %v104 = sitofp i32 %sext_ln184

]]></Node>
<StgValue><ssdm name="v104"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:34 %v104 = sitofp i32 %sext_ln184

]]></Node>
<StgValue><ssdm name="v104"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="69" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:34 %v104 = sitofp i32 %sext_ln184

]]></Node>
<StgValue><ssdm name="v104"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="70" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:34 %v104 = sitofp i32 %sext_ln184

]]></Node>
<StgValue><ssdm name="v104"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
for.inc40.i:9 %zext_ln179 = zext i4 %select_ln179_1

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.i:10 %v346_addr = getelementptr i32 %v346, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="v346_addr"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc40.i:11 %v346_load = load i4 %v346_addr

]]></Node>
<StgValue><ssdm name="v346_load"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:34 %v104 = sitofp i32 %sext_ln184

]]></Node>
<StgValue><ssdm name="v104"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="75" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc40.i:11 %v346_load = load i4 %v346_addr

]]></Node>
<StgValue><ssdm name="v346_load"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:34 %v104 = sitofp i32 %sext_ln184

]]></Node>
<StgValue><ssdm name="v104"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:12 %bitcast_ln179 = bitcast i32 %v346_load

]]></Node>
<StgValue><ssdm name="bitcast_ln179"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.i:35 %v105 = fmul i32 %v104, i32 %bitcast_ln179

]]></Node>
<StgValue><ssdm name="v105"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.i:35 %v105 = fmul i32 %v104, i32 %bitcast_ln179

]]></Node>
<StgValue><ssdm name="v105"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="80" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.i:35 %v105 = fmul i32 %v104, i32 %bitcast_ln179

]]></Node>
<StgValue><ssdm name="v105"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="81" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.i:35 %v105 = fmul i32 %v104, i32 %bitcast_ln179

]]></Node>
<StgValue><ssdm name="v105"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.inc40.i:36 %data_V = bitcast i32 %v105

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40.i:37 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40.i:38 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="32">
<![CDATA[
for.inc40.i:39 %p_Result_35 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
for.inc40.i:42 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc40.i:43 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc40.i:44 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40.i:45 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8">
<![CDATA[
for.inc40.i:46 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc40.i:47 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc40.i:40 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_35, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="55" op_0_bw="25">
<![CDATA[
for.inc40.i:41 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
for.inc40.i:48 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="55" op_0_bw="32">
<![CDATA[
for.inc40.i:49 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc40.i:50 %r_V = lshr i55 %zext_ln15, i55 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc40.i:51 %r_V_52 = shl i55 %zext_ln15, i55 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
for.inc40.i:52 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1">
<![CDATA[
for.inc40.i:53 %zext_ln818_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818_1"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40.i:54 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_52, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc40.i:55 %val = select i1 %isNeg, i8 %zext_ln818_1, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
for.inc63.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i9_l_j9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc40.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40.i:26 %specpipeline_ln181 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln181"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40.i:27 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40.i:56 %result_V_9 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc40.i:57 %result_V = select i1 %p_Result_s, i8 %result_V_9, i8 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx362.i73.case.2:0 %store_ln187 = store i8 %result_V, i8 %v125_2_addr

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.i73.case.2:1 %br_ln187 = br void %arrayidx362.i73.exit

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx362.i73.case.1:0 %store_ln187 = store i8 %result_V, i8 %v125_1_addr

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.i73.case.1:1 %br_ln187 = br void %arrayidx362.i73.exit

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx362.i73.case.0:0 %store_ln187 = store i8 %result_V, i8 %v125_addr

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.i73.case.0:1 %br_ln187 = br void %arrayidx362.i73.exit

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx362.i73.case.3:0 %store_ln187 = store i8 %result_V, i8 %v125_3_addr

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln179" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.i73.case.3:1 %br_ln187 = br void %arrayidx362.i73.exit

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="154" name="v346" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v346"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="acc_outp2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="acc_outp2_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp2_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="acc_outp2_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp2_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="acc_outp2_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp2_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="v125" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="v125_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="v125_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="v125_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="164" from="StgValue_163" to="j9" fromId="163" toId="19">
</dataflow>
<dataflow id="165" from="StgValue_163" to="i9" fromId="163" toId="20">
</dataflow>
<dataflow id="166" from="StgValue_163" to="indvar_flatten53" fromId="163" toId="21">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="167" toId="22">
</dataflow>
<dataflow id="169" from="v346" to="specinterface_ln0" fromId="154" toId="22">
</dataflow>
<dataflow id="171" from="empty_22" to="specinterface_ln0" fromId="170" toId="22">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="174" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="176" from="empty_43" to="specinterface_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="178" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="22">
</dataflow>
<dataflow id="179" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="180" from="empty_43" to="specinterface_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="181" from="empty_43" to="specinterface_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="182" from="empty_43" to="specinterface_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="183" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="184" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="185" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="186" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="187" from="empty_43" to="specinterface_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="188" from="empty_43" to="specinterface_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="189" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="22">
</dataflow>
<dataflow id="190" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="22">
</dataflow>
<dataflow id="192" from="StgValue_191" to="store_ln0" fromId="191" toId="23">
</dataflow>
<dataflow id="193" from="indvar_flatten53" to="store_ln0" fromId="21" toId="23">
</dataflow>
<dataflow id="195" from="StgValue_194" to="store_ln0" fromId="194" toId="24">
</dataflow>
<dataflow id="196" from="i9" to="store_ln0" fromId="20" toId="24">
</dataflow>
<dataflow id="198" from="StgValue_197" to="store_ln0" fromId="197" toId="25">
</dataflow>
<dataflow id="199" from="j9" to="store_ln0" fromId="19" toId="25">
</dataflow>
<dataflow id="200" from="indvar_flatten53" to="indvar_flatten53_load" fromId="21" toId="27">
</dataflow>
<dataflow id="201" from="indvar_flatten53_load" to="icmp_ln179" fromId="27" toId="28">
</dataflow>
<dataflow id="203" from="StgValue_202" to="icmp_ln179" fromId="202" toId="28">
</dataflow>
<dataflow id="204" from="indvar_flatten53_load" to="add_ln179_1" fromId="27" toId="29">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln179_1" fromId="205" toId="29">
</dataflow>
<dataflow id="207" from="icmp_ln179" to="br_ln179" fromId="28" toId="30">
</dataflow>
<dataflow id="208" from="j9" to="j9_load" fromId="19" toId="31">
</dataflow>
<dataflow id="209" from="i9" to="i9_load" fromId="20" toId="32">
</dataflow>
<dataflow id="210" from="i9_load" to="add_ln179" fromId="32" toId="33">
</dataflow>
<dataflow id="212" from="StgValue_211" to="add_ln179" fromId="211" toId="33">
</dataflow>
<dataflow id="213" from="j9_load" to="icmp_ln180" fromId="31" toId="34">
</dataflow>
<dataflow id="215" from="StgValue_214" to="icmp_ln180" fromId="214" toId="34">
</dataflow>
<dataflow id="216" from="icmp_ln180" to="select_ln179" fromId="34" toId="35">
</dataflow>
<dataflow id="217" from="StgValue_197" to="select_ln179" fromId="197" toId="35">
</dataflow>
<dataflow id="218" from="j9_load" to="select_ln179" fromId="31" toId="35">
</dataflow>
<dataflow id="219" from="icmp_ln180" to="select_ln179_1" fromId="34" toId="36">
</dataflow>
<dataflow id="220" from="add_ln179" to="select_ln179_1" fromId="33" toId="36">
</dataflow>
<dataflow id="221" from="i9_load" to="select_ln179_1" fromId="32" toId="36">
</dataflow>
<dataflow id="222" from="select_ln179_1" to="trunc_ln179" fromId="36" toId="37">
</dataflow>
<dataflow id="224" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="p_cast21_mid2_v" fromId="223" toId="38">
</dataflow>
<dataflow id="225" from="select_ln179_1" to="p_cast21_mid2_v" fromId="36" toId="38">
</dataflow>
<dataflow id="227" from="StgValue_226" to="p_cast21_mid2_v" fromId="226" toId="38">
</dataflow>
<dataflow id="229" from="StgValue_228" to="p_cast21_mid2_v" fromId="228" toId="38">
</dataflow>
<dataflow id="231" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="tmp_s" fromId="230" toId="39">
</dataflow>
<dataflow id="232" from="p_cast21_mid2_v" to="tmp_s" fromId="38" toId="39">
</dataflow>
<dataflow id="234" from="StgValue_233" to="tmp_s" fromId="233" toId="39">
</dataflow>
<dataflow id="235" from="select_ln179" to="zext_ln182" fromId="35" toId="40">
</dataflow>
<dataflow id="236" from="tmp_s" to="add_ln182" fromId="39" toId="41">
</dataflow>
<dataflow id="237" from="zext_ln182" to="add_ln182" fromId="40" toId="41">
</dataflow>
<dataflow id="238" from="trunc_ln179" to="switch_ln187" fromId="37" toId="42">
</dataflow>
<dataflow id="240" from="StgValue_239" to="switch_ln187" fromId="239" toId="42">
</dataflow>
<dataflow id="242" from="StgValue_241" to="switch_ln187" fromId="241" toId="42">
</dataflow>
<dataflow id="244" from="StgValue_243" to="switch_ln187" fromId="243" toId="42">
</dataflow>
<dataflow id="245" from="select_ln179" to="add_ln180" fromId="35" toId="43">
</dataflow>
<dataflow id="247" from="StgValue_246" to="add_ln180" fromId="246" toId="43">
</dataflow>
<dataflow id="248" from="add_ln179_1" to="store_ln180" fromId="29" toId="44">
</dataflow>
<dataflow id="249" from="indvar_flatten53" to="store_ln180" fromId="21" toId="44">
</dataflow>
<dataflow id="250" from="select_ln179_1" to="store_ln180" fromId="36" toId="45">
</dataflow>
<dataflow id="251" from="i9" to="store_ln180" fromId="20" toId="45">
</dataflow>
<dataflow id="252" from="add_ln180" to="store_ln180" fromId="43" toId="46">
</dataflow>
<dataflow id="253" from="j9" to="store_ln180" fromId="19" toId="46">
</dataflow>
<dataflow id="254" from="add_ln182" to="zext_ln182_1" fromId="41" toId="48">
</dataflow>
<dataflow id="255" from="acc_outp2_V" to="acc_outp2_V_addr" fromId="155" toId="49">
</dataflow>
<dataflow id="257" from="StgValue_256" to="acc_outp2_V_addr" fromId="256" toId="49">
</dataflow>
<dataflow id="258" from="zext_ln182_1" to="acc_outp2_V_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="259" from="acc_outp2_V_1" to="acc_outp2_V_1_addr" fromId="156" toId="50">
</dataflow>
<dataflow id="260" from="StgValue_256" to="acc_outp2_V_1_addr" fromId="256" toId="50">
</dataflow>
<dataflow id="261" from="zext_ln182_1" to="acc_outp2_V_1_addr" fromId="48" toId="50">
</dataflow>
<dataflow id="262" from="acc_outp2_V_2" to="acc_outp2_V_2_addr" fromId="157" toId="51">
</dataflow>
<dataflow id="263" from="StgValue_256" to="acc_outp2_V_2_addr" fromId="256" toId="51">
</dataflow>
<dataflow id="264" from="zext_ln182_1" to="acc_outp2_V_2_addr" fromId="48" toId="51">
</dataflow>
<dataflow id="265" from="acc_outp2_V_3" to="acc_outp2_V_3_addr" fromId="158" toId="52">
</dataflow>
<dataflow id="266" from="StgValue_256" to="acc_outp2_V_3_addr" fromId="256" toId="52">
</dataflow>
<dataflow id="267" from="zext_ln182_1" to="acc_outp2_V_3_addr" fromId="48" toId="52">
</dataflow>
<dataflow id="268" from="v125" to="v125_addr" fromId="159" toId="53">
</dataflow>
<dataflow id="269" from="StgValue_256" to="v125_addr" fromId="256" toId="53">
</dataflow>
<dataflow id="270" from="zext_ln182_1" to="v125_addr" fromId="48" toId="53">
</dataflow>
<dataflow id="271" from="v125_1" to="v125_1_addr" fromId="160" toId="54">
</dataflow>
<dataflow id="272" from="StgValue_256" to="v125_1_addr" fromId="256" toId="54">
</dataflow>
<dataflow id="273" from="zext_ln182_1" to="v125_1_addr" fromId="48" toId="54">
</dataflow>
<dataflow id="274" from="v125_2" to="v125_2_addr" fromId="161" toId="55">
</dataflow>
<dataflow id="275" from="StgValue_256" to="v125_2_addr" fromId="256" toId="55">
</dataflow>
<dataflow id="276" from="zext_ln182_1" to="v125_2_addr" fromId="48" toId="55">
</dataflow>
<dataflow id="277" from="v125_3" to="v125_3_addr" fromId="162" toId="56">
</dataflow>
<dataflow id="278" from="StgValue_256" to="v125_3_addr" fromId="256" toId="56">
</dataflow>
<dataflow id="279" from="zext_ln182_1" to="v125_3_addr" fromId="48" toId="56">
</dataflow>
<dataflow id="280" from="acc_outp2_V_addr" to="acc_outp2_V_load" fromId="49" toId="57">
</dataflow>
<dataflow id="281" from="acc_outp2_V_1_addr" to="acc_outp2_V_1_load" fromId="50" toId="58">
</dataflow>
<dataflow id="282" from="acc_outp2_V_2_addr" to="acc_outp2_V_2_load" fromId="51" toId="59">
</dataflow>
<dataflow id="283" from="acc_outp2_V_3_addr" to="acc_outp2_V_3_load" fromId="52" toId="60">
</dataflow>
<dataflow id="284" from="acc_outp2_V_addr" to="acc_outp2_V_load" fromId="49" toId="61">
</dataflow>
<dataflow id="285" from="acc_outp2_V_1_addr" to="acc_outp2_V_1_load" fromId="50" toId="62">
</dataflow>
<dataflow id="286" from="acc_outp2_V_2_addr" to="acc_outp2_V_2_load" fromId="51" toId="63">
</dataflow>
<dataflow id="287" from="acc_outp2_V_3_addr" to="acc_outp2_V_3_load" fromId="52" toId="64">
</dataflow>
<dataflow id="289" from="_ssdm_op_Mux.ap_auto.4i24.i2" to="v102_V" fromId="288" toId="65">
</dataflow>
<dataflow id="290" from="acc_outp2_V_load" to="v102_V" fromId="61" toId="65">
</dataflow>
<dataflow id="291" from="acc_outp2_V_1_load" to="v102_V" fromId="62" toId="65">
</dataflow>
<dataflow id="292" from="acc_outp2_V_2_load" to="v102_V" fromId="63" toId="65">
</dataflow>
<dataflow id="293" from="acc_outp2_V_3_load" to="v102_V" fromId="64" toId="65">
</dataflow>
<dataflow id="294" from="trunc_ln179" to="v102_V" fromId="37" toId="65">
</dataflow>
<dataflow id="295" from="v102_V" to="sext_ln184" fromId="65" toId="66">
</dataflow>
<dataflow id="296" from="sext_ln184" to="v104" fromId="66" toId="67">
</dataflow>
<dataflow id="297" from="sext_ln184" to="v104" fromId="66" toId="68">
</dataflow>
<dataflow id="298" from="sext_ln184" to="v104" fromId="66" toId="69">
</dataflow>
<dataflow id="299" from="sext_ln184" to="v104" fromId="66" toId="70">
</dataflow>
<dataflow id="300" from="select_ln179_1" to="zext_ln179" fromId="36" toId="71">
</dataflow>
<dataflow id="301" from="v346" to="v346_addr" fromId="154" toId="72">
</dataflow>
<dataflow id="302" from="StgValue_256" to="v346_addr" fromId="256" toId="72">
</dataflow>
<dataflow id="303" from="zext_ln179" to="v346_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="304" from="v346_addr" to="v346_load" fromId="72" toId="73">
</dataflow>
<dataflow id="305" from="sext_ln184" to="v104" fromId="66" toId="74">
</dataflow>
<dataflow id="306" from="v346_addr" to="v346_load" fromId="72" toId="75">
</dataflow>
<dataflow id="307" from="sext_ln184" to="v104" fromId="66" toId="76">
</dataflow>
<dataflow id="308" from="v346_load" to="bitcast_ln179" fromId="75" toId="77">
</dataflow>
<dataflow id="309" from="v104" to="v105" fromId="76" toId="78">
</dataflow>
<dataflow id="310" from="bitcast_ln179" to="v105" fromId="77" toId="78">
</dataflow>
<dataflow id="311" from="v104" to="v105" fromId="76" toId="79">
</dataflow>
<dataflow id="312" from="bitcast_ln179" to="v105" fromId="77" toId="79">
</dataflow>
<dataflow id="313" from="v104" to="v105" fromId="76" toId="80">
</dataflow>
<dataflow id="314" from="bitcast_ln179" to="v105" fromId="77" toId="80">
</dataflow>
<dataflow id="315" from="v104" to="v105" fromId="76" toId="81">
</dataflow>
<dataflow id="316" from="bitcast_ln179" to="v105" fromId="77" toId="81">
</dataflow>
<dataflow id="317" from="v105" to="data_V" fromId="81" toId="82">
</dataflow>
<dataflow id="319" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_s" fromId="318" toId="83">
</dataflow>
<dataflow id="320" from="data_V" to="p_Result_s" fromId="82" toId="83">
</dataflow>
<dataflow id="322" from="StgValue_321" to="p_Result_s" fromId="321" toId="83">
</dataflow>
<dataflow id="324" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="xs_exp_V" fromId="323" toId="84">
</dataflow>
<dataflow id="325" from="data_V" to="xs_exp_V" fromId="82" toId="84">
</dataflow>
<dataflow id="327" from="StgValue_326" to="xs_exp_V" fromId="326" toId="84">
</dataflow>
<dataflow id="329" from="StgValue_328" to="xs_exp_V" fromId="328" toId="84">
</dataflow>
<dataflow id="330" from="data_V" to="p_Result_35" fromId="82" toId="85">
</dataflow>
<dataflow id="331" from="xs_exp_V" to="zext_ln346" fromId="84" toId="86">
</dataflow>
<dataflow id="332" from="zext_ln346" to="add_ln346" fromId="86" toId="87">
</dataflow>
<dataflow id="334" from="StgValue_333" to="add_ln346" fromId="333" toId="87">
</dataflow>
<dataflow id="336" from="_ssdm_op_BitSelect.i1.i9.i32" to="isNeg" fromId="335" toId="88">
</dataflow>
<dataflow id="337" from="add_ln346" to="isNeg" fromId="87" toId="88">
</dataflow>
<dataflow id="339" from="StgValue_338" to="isNeg" fromId="338" toId="88">
</dataflow>
<dataflow id="341" from="StgValue_340" to="sub_ln1512" fromId="340" toId="89">
</dataflow>
<dataflow id="342" from="xs_exp_V" to="sub_ln1512" fromId="84" toId="89">
</dataflow>
<dataflow id="343" from="sub_ln1512" to="sext_ln1512" fromId="89" toId="90">
</dataflow>
<dataflow id="344" from="isNeg" to="ush" fromId="88" toId="91">
</dataflow>
<dataflow id="345" from="sext_ln1512" to="ush" fromId="90" toId="91">
</dataflow>
<dataflow id="346" from="add_ln346" to="ush" fromId="87" toId="91">
</dataflow>
<dataflow id="348" from="_ssdm_op_BitConcatenate.i25.i1.i23.i1" to="mantissa" fromId="347" toId="92">
</dataflow>
<dataflow id="350" from="StgValue_349" to="mantissa" fromId="349" toId="92">
</dataflow>
<dataflow id="351" from="p_Result_35" to="mantissa" fromId="85" toId="92">
</dataflow>
<dataflow id="353" from="StgValue_352" to="mantissa" fromId="352" toId="92">
</dataflow>
<dataflow id="354" from="mantissa" to="zext_ln15" fromId="92" toId="93">
</dataflow>
<dataflow id="355" from="ush" to="sext_ln1488" fromId="91" toId="94">
</dataflow>
<dataflow id="356" from="sext_ln1488" to="zext_ln1488" fromId="94" toId="95">
</dataflow>
<dataflow id="357" from="zext_ln15" to="r_V" fromId="93" toId="96">
</dataflow>
<dataflow id="358" from="zext_ln1488" to="r_V" fromId="95" toId="96">
</dataflow>
<dataflow id="359" from="zext_ln15" to="r_V_52" fromId="93" toId="97">
</dataflow>
<dataflow id="360" from="zext_ln1488" to="r_V_52" fromId="95" toId="97">
</dataflow>
<dataflow id="362" from="_ssdm_op_BitSelect.i1.i55.i32" to="tmp" fromId="361" toId="98">
</dataflow>
<dataflow id="363" from="r_V" to="tmp" fromId="96" toId="98">
</dataflow>
<dataflow id="365" from="StgValue_364" to="tmp" fromId="364" toId="98">
</dataflow>
<dataflow id="366" from="tmp" to="zext_ln818_1" fromId="98" toId="99">
</dataflow>
<dataflow id="368" from="_ssdm_op_PartSelect.i8.i55.i32.i32" to="tmp_25" fromId="367" toId="100">
</dataflow>
<dataflow id="369" from="r_V_52" to="tmp_25" fromId="97" toId="100">
</dataflow>
<dataflow id="370" from="StgValue_364" to="tmp_25" fromId="364" toId="100">
</dataflow>
<dataflow id="371" from="StgValue_321" to="tmp_25" fromId="321" toId="100">
</dataflow>
<dataflow id="372" from="isNeg" to="val" fromId="88" toId="101">
</dataflow>
<dataflow id="373" from="zext_ln818_1" to="val" fromId="99" toId="101">
</dataflow>
<dataflow id="374" from="tmp_25" to="val" fromId="100" toId="101">
</dataflow>
<dataflow id="376" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="375" toId="102">
</dataflow>
<dataflow id="378" from="l_scale_outp_i9_l_j9_str" to="specloopname_ln0" fromId="377" toId="102">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="379" toId="103">
</dataflow>
<dataflow id="382" from="StgValue_381" to="empty" fromId="381" toId="103">
</dataflow>
<dataflow id="383" from="StgValue_381" to="empty" fromId="381" toId="103">
</dataflow>
<dataflow id="384" from="StgValue_381" to="empty" fromId="381" toId="103">
</dataflow>
<dataflow id="386" from="_ssdm_op_SpecPipeline" to="specpipeline_ln181" fromId="385" toId="104">
</dataflow>
<dataflow id="387" from="StgValue_163" to="specpipeline_ln181" fromId="163" toId="104">
</dataflow>
<dataflow id="388" from="StgValue_172" to="specpipeline_ln181" fromId="172" toId="104">
</dataflow>
<dataflow id="389" from="StgValue_172" to="specpipeline_ln181" fromId="172" toId="104">
</dataflow>
<dataflow id="390" from="StgValue_172" to="specpipeline_ln181" fromId="172" toId="104">
</dataflow>
<dataflow id="391" from="empty_43" to="specpipeline_ln181" fromId="175" toId="104">
</dataflow>
<dataflow id="392" from="_ssdm_op_SpecLoopName" to="specloopname_ln180" fromId="375" toId="105">
</dataflow>
<dataflow id="394" from="empty_19" to="specloopname_ln180" fromId="393" toId="105">
</dataflow>
<dataflow id="396" from="StgValue_395" to="result_V_9" fromId="395" toId="106">
</dataflow>
<dataflow id="397" from="val" to="result_V_9" fromId="101" toId="106">
</dataflow>
<dataflow id="398" from="p_Result_s" to="result_V" fromId="83" toId="107">
</dataflow>
<dataflow id="399" from="result_V_9" to="result_V" fromId="106" toId="107">
</dataflow>
<dataflow id="400" from="val" to="result_V" fromId="101" toId="107">
</dataflow>
<dataflow id="401" from="result_V" to="store_ln187" fromId="107" toId="108">
</dataflow>
<dataflow id="402" from="v125_2_addr" to="store_ln187" fromId="55" toId="108">
</dataflow>
<dataflow id="403" from="result_V" to="store_ln187" fromId="107" toId="110">
</dataflow>
<dataflow id="404" from="v125_1_addr" to="store_ln187" fromId="54" toId="110">
</dataflow>
<dataflow id="405" from="result_V" to="store_ln187" fromId="107" toId="112">
</dataflow>
<dataflow id="406" from="v125_addr" to="store_ln187" fromId="53" toId="112">
</dataflow>
<dataflow id="407" from="result_V" to="store_ln187" fromId="107" toId="114">
</dataflow>
<dataflow id="408" from="v125_3_addr" to="store_ln187" fromId="56" toId="114">
</dataflow>
<dataflow id="409" from="icmp_ln179" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="410" from="isNeg" to="StgValue_16" fromId="88" toId="16">
</dataflow>
<dataflow id="411" from="p_Result_s" to="StgValue_17" fromId="83" toId="17">
</dataflow>
<dataflow id="412" from="trunc_ln179" to="StgValue_17" fromId="37" toId="17">
</dataflow>
<dataflow id="413" from="icmp_ln179" to="StgValue_16" fromId="28" toId="16">
</dataflow>
</dataflows>


</stg>
