<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_or4_2_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_or4_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_cg_fpga_0_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_cg_fpga_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_3_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_1_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_9_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_9_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_not0_0_1_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_not0_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_2_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_adpt_out_0_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_adpt_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_7_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_7_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_5_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_or4_0_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_or4_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_or4_1_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_or4_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_12_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_12_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_and3_15_0_synth_1" LaunchDir="D:/vivadoRepo/lab3/design_1_and3_15_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/vivadoRepo/lab3/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_or4_2_0_synth_1"/>
		<Parent Id="design_1_cg_fpga_0_0_synth_1"/>
		<Parent Id="design_1_and3_3_0_synth_1"/>
		<Parent Id="design_1_and3_1_0_synth_1"/>
		<Parent Id="design_1_and3_9_0_synth_1"/>
		<Parent Id="design_1_not0_0_1_synth_1"/>
		<Parent Id="design_1_and3_2_0_synth_1"/>
		<Parent Id="design_1_adpt_out_0_0_synth_1"/>
		<Parent Id="design_1_and3_7_0_synth_1"/>
		<Parent Id="design_1_and3_5_0_synth_1"/>
		<Parent Id="design_1_or4_0_0_synth_1"/>
		<Parent Id="design_1_or4_1_0_synth_1"/>
		<Parent Id="design_1_and3_12_0_synth_1"/>
		<Parent Id="design_1_and3_15_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/vivadoRepo/lab3/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_or4_2_0_synth_1"/>
		<Parent Id="design_1_cg_fpga_0_0_synth_1"/>
		<Parent Id="design_1_and3_3_0_synth_1"/>
		<Parent Id="design_1_and3_1_0_synth_1"/>
		<Parent Id="design_1_and3_9_0_synth_1"/>
		<Parent Id="design_1_not0_0_1_synth_1"/>
		<Parent Id="design_1_and3_2_0_synth_1"/>
		<Parent Id="design_1_adpt_out_0_0_synth_1"/>
		<Parent Id="design_1_and3_7_0_synth_1"/>
		<Parent Id="design_1_and3_5_0_synth_1"/>
		<Parent Id="design_1_or4_0_0_synth_1"/>
		<Parent Id="design_1_or4_1_0_synth_1"/>
		<Parent Id="design_1_and3_12_0_synth_1"/>
		<Parent Id="design_1_and3_15_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

