
---------- Begin Simulation Statistics ----------
final_tick                                31709330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    343                       # Simulator instruction rate (inst/s)
host_mem_usage                                9951028                       # Number of bytes of host memory used
host_op_rate                                      351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47023.03                       # Real time elapsed on the host
host_tick_rate                                 521629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16113941                       # Number of instructions simulated
sim_ops                                      16482295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024529                       # Number of seconds simulated
sim_ticks                                 24528561875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.987909                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  788689                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               804884                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                995                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800755                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5902                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2183                       # Number of indirect misses.
system.cpu.branchPred.lookups                  842512                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14057                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4999687                       # Number of instructions committed
system.cpu.committedOps                       5070403                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.366620                       # CPI: cycles per instruction
system.cpu.discardedOps                         15079                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2531915                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            153777                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1558738                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5055982                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297034                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      995                       # number of quiesce instructions executed
system.cpu.numCycles                         16832046                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       995                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3314478     65.37%     65.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2109      0.04%     65.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 166046      3.27%     68.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1587770     31.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5070403                       # Class of committed instruction
system.cpu.quiesceCycles                     22413653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11776064                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1478020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471306                       # Transaction distribution
system.membus.trans_dist::ReadResp             472248                       # Transaction distribution
system.membus.trans_dist::WriteReq             276481                       # Transaction distribution
system.membus.trans_dist::WriteResp            276481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          591                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              518                       # Transaction distribution
system.membus.trans_dist::ReadExReq               343                       # Transaction distribution
system.membus.trans_dist::ReadExResp              343                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           677                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       737810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        737810                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1478625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1498637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2974877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133845                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47370385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2225104                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003284                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2225080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2225104                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3755848314                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20221499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              589437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4126125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16821090                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2873597795                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1331000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2671824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       667956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3339780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       667956                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2671824                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3339780                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3339780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3339780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6679560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       960299                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       960299                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2924546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2932738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3014230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15730                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22357                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46792708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46923780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47995601                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5084908750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4068441854                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2601515000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2671824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2003868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2671824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      7347516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2671824                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2003868                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4675692                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2671824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4675692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4675692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     12023208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2003868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4675692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6679560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2003868                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       688993                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2692861                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2003868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6679560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       688993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9372421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1458178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1475620                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46661636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       914998                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       914998    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       914998                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2123095125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2618959000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    488480656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     10687296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      5343648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    504511600                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13359120                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13374286                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26733406                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    501839776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24061582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      5343648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    531245006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48300036                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30015492                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47972356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8376321                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       937985                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5427201                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2671824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1279803853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    683986941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2671824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1969134442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    732079773                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1223695549                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1955775322                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2671824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2011883626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1907682490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2671824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3924909764                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          265                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          289                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       691439                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62621                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         754060                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       691439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       691439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       691439                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62621                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        754060                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30162044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17159360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          595                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             268115                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8030638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1218351901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       688993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2598766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1229670298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1552476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     10687296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    683986941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2671824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       667956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            699566493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1552476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18717934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1902338842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2671824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       667956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       688993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2598766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1929236791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    729053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003175867750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              850957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285343                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471286                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     268115                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   268115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15223631045                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2356250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27593943545                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32304.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58554.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       406                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439498                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249614                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471284                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               268115                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    825                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.441617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.635200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.490288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1243      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1090      2.17%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          917      1.82%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          679      1.35%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          812      1.62%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          683      1.36%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      1.82%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          789      1.57%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43133     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1428.072727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    867.437795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            70     21.21%     21.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     21.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     19.70%     41.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.30%     41.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          189     57.27%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.30%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     812.487879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    532.762533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    396.144153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             31      9.39%      9.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      2.42%     11.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      4.24%     16.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.73%     18.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.30%     19.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.21%     20.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.52%     21.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.61%     22.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.30%     22.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.30%     23.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      8.18%     31.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     68.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30160000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17159744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30162044                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17159360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1229.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       699.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1229.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24528310000                       # Total gap between requests
system.mem_ctrls.avgGap                      33173.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29882116                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16777216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8030637.956021626480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1218257970.128140687943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 688992.697008658201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2598766.300480467733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1607269.117566233268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 10687295.950570277870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 683986940.836497783661                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2671823.987642569467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 628817.950216659345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          595                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174014060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27356365135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19787940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43776410                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21569041820                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30309854000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 395295384750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2488154625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     47715250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56498.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58585.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74671.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43952.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36250490.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7399866.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1507932.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2429838.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    186387.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14517686935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1326990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8686607065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1990                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14079316.457286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    78825173.161623                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          995    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1205375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17700410125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14008919875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2684141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2684141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2684141                       # number of overall hits
system.cpu.icache.overall_hits::total         2684141                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          265                       # number of overall misses
system.cpu.icache.overall_misses::total           265                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11505625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11505625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11505625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11505625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2684406                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2684406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2684406                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2684406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.452830                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.452830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.452830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.452830                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11087375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11087375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11087375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11087375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.150943                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.150943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.150943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.150943                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2684141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2684141                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11505625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11505625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2684406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2684406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.452830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.452830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11087375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11087375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.150943                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.150943                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.651950                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1361207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                90                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15124.522222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.651950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5369077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5369077                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       269642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           269642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       269642                       # number of overall hits
system.cpu.dcache.overall_hits::total          269642                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1327                       # number of overall misses
system.cpu.dcache.overall_misses::total          1327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    100179000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    100179000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    100179000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    100179000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       270969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       270969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       270969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       270969                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004897                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004897                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004897                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004897                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75492.840995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75492.840995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75492.840995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75492.840995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          591                       # number of writebacks
system.cpu.dcache.writebacks::total               591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22078375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22078375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003764                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003764                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003764                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003764                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75952.941176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75952.941176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75952.941176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75952.941176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.927233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.927233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1019                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56563500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56563500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       168210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77911.157025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77911.157025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53198875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53198875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22078375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22078375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78580.317578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78580.317578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.684055                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.684055                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43615500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43615500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102759                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102759                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72571.547421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72571.547421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24273125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24273125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70767.128280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70767.128280                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7705830000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7705830000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10444.192949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10444.192949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       127592                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       127592                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       610218                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       610218                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7430443314                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7430443314                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12176.702939                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12176.702939                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.832582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.517107                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.832582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6987376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6987376                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31709330000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                31709566250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    343                       # Simulator instruction rate (inst/s)
host_mem_usage                                9951028                       # Number of bytes of host memory used
host_op_rate                                      351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47023.12                       # Real time elapsed on the host
host_tick_rate                                 521633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16113950                       # Number of instructions simulated
sim_ops                                      16482310                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024529                       # Number of seconds simulated
sim_ticks                                 24528798125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.987670                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  788691                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               804888                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                996                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5521                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800755                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5902                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2183                       # Number of indirect misses.
system.cpu.branchPred.lookups                  842518                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14059                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4999696                       # Number of instructions committed
system.cpu.committedOps                       5070418                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.366689                       # CPI: cycles per instruction
system.cpu.discardedOps                         15086                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2531932                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            153777                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1558741                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5056309                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297028                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      995                       # number of quiesce instructions executed
system.cpu.numCycles                         16832424                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       995                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3314486     65.37%     65.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2109      0.04%     65.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 166052      3.27%     68.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1587770     31.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5070418                       # Class of committed instruction
system.cpu.quiesceCycles                     22413653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11776115                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1478028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471306                       # Transaction distribution
system.membus.trans_dist::ReadResp             472252                       # Transaction distribution
system.membus.trans_dist::WriteReq             276481                       # Transaction distribution
system.membus.trans_dist::WriteResp            276481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          592                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              521                       # Transaction distribution
system.membus.trans_dist::ReadExReq               343                       # Transaction distribution
system.membus.trans_dist::ReadExResp              343                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            267                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           679                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       737810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        737810                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1478631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1498643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2974889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134037                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47370705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2225108                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003284                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2225084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2225108                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3755858939                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20221499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              595437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4126125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16832590                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2873597795                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1341000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2671798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       667950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3339748                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       667950                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2671798                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3339748                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3339748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3339748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6679496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       960299                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       960299                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2924546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2932738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3014230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15730                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22357                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46792708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46923780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47995601                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5084908750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4068441854                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2601515000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2671798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2003849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2671798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      7347445                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2671798                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2003849                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4675647                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2671798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4675647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4675647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     12023092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2003849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4675647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6679496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2003849                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       688986                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2692835                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2003849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6679496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       688986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9372330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1458178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1475620                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46661636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       914998                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       914998    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       914998                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2123095125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2618959000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    488475951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     10687193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      5343597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    504506741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13358991                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13374157                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26733148                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    501834943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24061350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      5343597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    531239889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48300036                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30015492                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47972356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8376321                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       937985                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5427201                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2671798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1279791527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    683980353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2671798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1969115476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    732072722                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1223683763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1955756485                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2671798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2011864248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1907664116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2671798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3924871961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17088                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17088                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          267                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          291                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       696651                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62620                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         759271                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       696651                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       696651                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       696651                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62620                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        759271                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30162172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17159424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          596                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             268116                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8030561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1218340167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       688986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2603960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1229663673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1555070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     10687193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    683980353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2671798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       667950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            699562364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1555070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18717754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1902320520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2671798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       667950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       688986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2603960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1929226037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    729053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003175867750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              850962                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285343                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471288                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     268116                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   268116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15223631045                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2356260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27593996045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32304.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58554.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       406                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249614                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471286                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               268116                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    825                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.441617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.635200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.490288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1243      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1090      2.17%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          917      1.82%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          679      1.35%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          812      1.62%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          683      1.36%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      1.82%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          789      1.57%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43133     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1428.072727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    867.437795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            70     21.21%     21.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     21.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     19.70%     41.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.30%     41.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          189     57.27%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.30%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     812.487879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    532.762533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    396.144153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             31      9.39%      9.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      2.42%     11.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      4.24%     16.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.73%     18.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.30%     19.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.21%     20.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.52%     21.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.61%     22.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.30%     22.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.30%     23.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      8.18%     31.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     68.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30160128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17159744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30162172                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17159424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1229.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       699.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1229.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24528848125                       # Total gap between requests
system.mem_ctrls.avgGap                      33173.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29882116                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16777216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8030560.608643762767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1218246236.432752132416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 688986.060950754327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2603959.626334117260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1607253.637096008286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 10687193.015495534986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 683980352.991714239120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2671798.253873883747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 628811.893733990262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          596                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174014060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27356365135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19787940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43828910                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21569041820                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30309854000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 395295384750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2488154625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     47715250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56498.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58585.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74671.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43916.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36189667.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7399866.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1507932.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2429838.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    186387.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14517686935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1326990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8686843315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1990                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14079316.457286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    78825173.161623                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          995    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1205375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17700646375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14008919875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2684150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2684150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2684150                       # number of overall hits
system.cpu.icache.overall_hits::total         2684150                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          267                       # number of overall misses
system.cpu.icache.overall_misses::total           267                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11593125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11593125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11593125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11593125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2684417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2684417                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2684417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2684417                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43419.943820                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43419.943820                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43419.943820                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43419.943820                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11171375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11171375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11171375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11171375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41840.355805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41840.355805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41840.355805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41840.355805                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2684150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2684150                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           267                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11593125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11593125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2684417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2684417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43419.943820                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43419.943820                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11171375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11171375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41840.355805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41840.355805                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.651982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5841369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10817.350000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.651982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5369101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5369101                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       269646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           269646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       269646                       # number of overall hits
system.cpu.dcache.overall_hits::total          269646                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1329                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1329                       # number of overall misses
system.cpu.dcache.overall_misses::total          1329                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    100299625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    100299625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    100299625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    100299625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       270975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       270975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       270975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       270975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75469.996238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75469.996238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75469.996238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75469.996238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          592                       # number of writebacks
system.cpu.dcache.writebacks::total               592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77589875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77589875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77589875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77589875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22078375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22078375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003772                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75919.642857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75919.642857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75919.642857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75919.642857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.927233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.927233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1021                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56684125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56684125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       168216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77862.809066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77862.809066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53316750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53316750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22078375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22078375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78522.459499                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78522.459499                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.684055                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.684055                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43615500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43615500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102759                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102759                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72571.547421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72571.547421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24273125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24273125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70767.128280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70767.128280                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7705830000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7705830000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10444.192949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10444.192949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       127592                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       127592                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       610218                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       610218                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7430443314                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7430443314                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12176.702939                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12176.702939                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.832564                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              274027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1534                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.635593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.832564                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6987402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6987402                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31709566250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
