{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707986282503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707986282504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 11:38:02 2024 " "Processing started: Thu Feb 15 11:38:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707986282504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707986282504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lr3 -c lr3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lr3 -c lr3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707986282504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707986282623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707986282623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lr3.v 1 1 " "Found 1 design units, including 1 entities, in source file lr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lr3 " "Found entity 1: lr3" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707986288552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707986288552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lr3 " "Elaborating entity \"lr3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707986288593 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q0 lr3.v(32) " "Output port \"Q0\" at lr3.v(32) has no driver" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707986288594 "|lr3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q1 lr3.v(33) " "Output port \"Q1\" at lr3.v(33) has no driver" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707986288594 "|lr3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q2 lr3.v(34) " "Output port \"Q2\" at lr3.v(34) has no driver" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707986288594 "|lr3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q3 lr3.v(35) " "Output port \"Q3\" at lr3.v(35) has no driver" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707986288594 "|lr3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q4 lr3.v(36) " "Output port \"Q4\" at lr3.v(36) has no driver" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707986288594 "|lr3"}
{ "Warning" "WSGN_EMPTY_SHELL" "lr3 " "Entity \"lr3\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1707986288595 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q0 GND " "Pin \"Q0\" is stuck at GND" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707986288688 "|lr3|Q0"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1 GND " "Pin \"Q1\" is stuck at GND" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707986288688 "|lr3|Q1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2 GND " "Pin \"Q2\" is stuck at GND" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707986288688 "|lr3|Q2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3 GND " "Pin \"Q3\" is stuck at GND" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707986288688 "|lr3|Q3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4 GND " "Pin \"Q4\" is stuck at GND" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707986288688 "|lr3|Q4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707986288688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "No output dependent on input pin \"c\"" {  } { { "lr3.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/3/lr3.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707986288696 "|lr3|c"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707986288696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707986288696 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707986288696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707986288696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707986288736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 11:38:08 2024 " "Processing ended: Thu Feb 15 11:38:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707986288736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707986288736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707986288736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707986288736 ""}
