// Seed: 181334286
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output wand  id_4,
    input  wire  id_5
);
  integer id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_3 (
    input wand id_0,
    output wire id_1,
    input wire id_2,
    input logic id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output logic id_7,
    input tri0 id_8,
    input wand void id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wand id_12
);
  always id_7 <= id_3;
  tri0 id_14 = -1'd0;
  id_15 :
  assert property (@(posedge id_15) id_9) id_7 <= -1;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  wire id_16;
  wire id_17;
endmodule
