#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 28 19:54:26 2024
# Process ID: 1308909
# Current directory: /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v
# Command line: vivado -mode batch -source /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv -log /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.log 
# Log file: /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.log
# Journal file: /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/vivado.jou
#-----------------------------------------------------------
source /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv
# set vv [version -short]
# if { [regexp {(\d+)\.(\d+).*} $vv all major minor] } {
#   if { ($major < 2020) || ($major == 2020 && $minor < 2) } {
#     puts "Vivado version (v${vv}) is not compatible with version used for the Catapult library (v2020.2)."
#   }
# }
Vivado version (v2019.2) is not compatible with version used for the Catapult library (v2020.2).
# puts "-- Requested 4 fractional digits for design 'dut' timing"
-- Requested 4 fractional digits for design 'dut' timing
# puts "-- Requested 4 fractional digits for design 'dut' capacitance"
-- Requested 4 fractional digits for design 'dut' capacitance
# puts "-- Characterization mode: p2p "
-- Characterization mode: p2p 
# puts "-- Synthesis Timing report: '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/timing_summary_synth.rpt' "
-- Synthesis Timing report: '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/timing_summary_synth.rpt' 
# puts "-- Synthesis Utilization report: '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/utilization_synth.rpt' "
-- Synthesis Utilization report: '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/utilization_synth.rpt' 
# if { ([info exists env(Xilinx_RUN_PNR)] && $env(Xilinx_RUN_PNR) ) || 
#      ([info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) ) } {
# puts "-- Routed Timing report: '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/timing_summary_routed.rpt' "
# puts "-- Routed Utilization report: '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/utilization_placed.rpt' "
# }
# global env
# set CATAPULT_HOME "/opt/siemens/catapult/2024.1_2-1117371/Mgc_home"
# set RTL_TOOL_SCRIPT_DIR /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v
# set RTL_TOOL_SCRIPT_DIR [file dirname [file normalize [info script] ] ]
# puts "-- RTL_TOOL_SCRIPT_DIR is set to '$RTL_TOOL_SCRIPT_DIR' "
-- RTL_TOOL_SCRIPT_DIR is set to '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v' 
# puts "==========================================="
===========================================
# puts "Catapult driving Vivado in Non-Project mode"
Catapult driving Vivado in Non-Project mode
# puts "==========================================="
===========================================
# set outputDir /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v
# set outputDir $RTL_TOOL_SCRIPT_DIR
# create_project -force tcl_v
# read_verilog $CATAPULT_HOME/pkgs/siflibs/ccs_in_wait_v1.v
# read_verilog $CATAPULT_HOME/pkgs/siflibs/ccs_out_wait_v1.v
# read_verilog $CATAPULT_HOME/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
# read_verilog $CATAPULT_HOME/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# read_verilog ../rtl_dutmgc_rom_33_32_20_1.v
# read_verilog ../rtl_dutmgc_rom_34_64_8_1.v
# read_verilog ../rtl_dutmgc_rom_35_64_8_1.v
# read_verilog ../rtl_dutmgc_rom_36_960_15_1.v
# read_verilog ../rtl_dutmgc_rom_37_960_13_1.v
# read_verilog ../rtl_dutmgc_rom_38_64_8_1.v
# read_verilog ../rtl_dutmgc_rom_39_64_8_1.v
# read_verilog ../rtl_dutmgc_rom_40_32_19_1.v
# read_verilog ../rtl.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# read_xdc $outputDir/rtl.v.xv.sdc
# set_property part xc7z014sclg484-1 [current_project]
# synth_design   -cascade_dsp auto  -top dut -part xc7z014sclg484-1 -mode out_of_context  -include_dirs "" 
Command: synth_design -cascade_dsp auto -top dut -part xc7z014sclg484-1 -mode out_of_context -include_dirs {}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Device 21-403] Loading part xc7z014sclg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1308928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2214.414 ; gain = 201.633 ; free physical = 266 ; free virtual = 3299
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dut' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:23772]
INFO: [Synth 8-6157] synthesizing module 'mgc_div' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 72 - type: integer 
	Parameter width_b bound to: 61 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div' (1#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
	Parameter addr_width bound to: 6 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter depth bound to: 48 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter suppress_sim_read_addr_range_errs bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:35]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW' (2#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_6_40_48_1_48_40_1_gen' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_6_40_48_1_48_40_1_gen' (3#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:92]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_6_40_48_1_48_40_1_gen' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:54]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_6_40_48_1_48_40_1_gen' (4#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:54]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_6_40_48_1_48_40_1_gen' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:16]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_6_40_48_1_48_40_1_gen' (5#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:16]
INFO: [Synth 8-6157] synthesizing module 'dut_core' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2217]
INFO: [Synth 8-6157] synthesizing module 'mgc_div__parameterized0' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 56 - type: integer 
	Parameter width_b bound to: 40 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div__parameterized0' (5#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'mgc_div__parameterized1' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 72 - type: integer 
	Parameter width_b bound to: 60 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div__parameterized1' (5#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'mgc_div__parameterized2' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 40 - type: integer 
	Parameter width_b bound to: 40 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div__parameterized2' (5#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_33_32_20_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_33_32_20_1.v:11]
	Parameter n_width bound to: 20 - type: integer 
	Parameter n_size bound to: 32 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 5 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_33_32_20_1' (6#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_33_32_20_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_34_64_8_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_34_64_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 64 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 6 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_34_64_8_1' (7#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_34_64_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_35_64_8_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_35_64_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 64 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 6 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_35_64_8_1' (8#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_35_64_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_36_960_15_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_36_960_15_1.v:11]
	Parameter n_width bound to: 15 - type: integer 
	Parameter n_size bound to: 960 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 10 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_36_960_15_1' (9#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_36_960_15_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_37_960_13_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_37_960_13_1.v:11]
	Parameter n_width bound to: 13 - type: integer 
	Parameter n_size bound to: 960 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 10 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_37_960_13_1' (10#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_37_960_13_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_38_64_8_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_38_64_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 64 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 6 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_38_64_8_1' (11#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_38_64_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_39_64_8_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_39_64_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 64 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 6 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_39_64_8_1' (12#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_39_64_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_40_32_19_1' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_40_32_19_1.v:11]
	Parameter n_width bound to: 19 - type: integer 
	Parameter n_size bound to: 32 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 5 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_40_32_19_1' (13#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl_dutmgc_rom_40_32_19_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_in_rsci' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2174]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_v1' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v:19]
	Parameter rscid bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter stallOff bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_v1' (14#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v:19]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_in_rsci_strm_in_wait_ctrl' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2113]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_in_rsci_strm_in_wait_ctrl' (15#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2113]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_in_rsci' (16#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2174]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_out_rsci' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2131]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v:19]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter stallOff bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1' (17#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v:19]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_out_rsci_strm_out_wait_ctrl' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2095]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_out_rsci_strm_out_wait_ctrl' (18#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2095]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_out_rsci' (19#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2131]
INFO: [Synth 8-6157] synthesizing module 'dut_core_staller' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2074]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_staller' (20#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2074]
INFO: [Synth 8-6157] synthesizing module 'dut_core_wait_dp' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2043]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_wait_dp' (21#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2043]
INFO: [Synth 8-6157] synthesizing module 'dut_core_core_fsm' [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:131]
	Parameter main_C_0 bound to: 9'b000000000 
	Parameter for_for_C_0 bound to: 9'b000000001 
	Parameter for_for_C_1 bound to: 9'b000000010 
	Parameter for_for_C_2 bound to: 9'b000000011 
	Parameter main_C_1 bound to: 9'b000000100 
	Parameter compute_sqrt_for_C_0 bound to: 9'b000000101 
	Parameter compute_sqrt_for_C_1 bound to: 9'b000000110 
	Parameter compute_sqrt_for_C_2 bound to: 9'b000000111 
	Parameter compute_sqrt_for_C_3 bound to: 9'b000001000 
	Parameter compute_sqrt_for_C_4 bound to: 9'b000001001 
	Parameter compute_sqrt_for_C_5 bound to: 9'b000001010 
	Parameter compute_sqrt_for_C_6 bound to: 9'b000001011 
	Parameter compute_sqrt_for_C_7 bound to: 9'b000001100 
	Parameter compute_sqrt_for_C_8 bound to: 9'b000001101 
	Parameter compute_sqrt_for_C_9 bound to: 9'b000001110 
	Parameter compute_sqrt_for_C_10 bound to: 9'b000001111 
	Parameter compute_sqrt_for_C_11 bound to: 9'b000010000 
	Parameter compute_sqrt_for_C_12 bound to: 9'b000010001 
	Parameter compute_sqrt_for_C_13 bound to: 9'b000010010 
	Parameter compute_sqrt_for_C_14 bound to: 9'b000010011 
	Parameter compute_sqrt_for_C_15 bound to: 9'b000010100 
	Parameter main_C_2 bound to: 9'b000010101 
	Parameter main_C_3 bound to: 9'b000010110 
	Parameter main_C_4 bound to: 9'b000010111 
	Parameter main_C_5 bound to: 9'b000011000 
	Parameter main_C_6 bound to: 9'b000011001 
	Parameter main_C_7 bound to: 9'b000011010 
	Parameter main_C_8 bound to: 9'b000011011 
	Parameter main_C_9 bound to: 9'b000011100 
	Parameter main_C_10 bound to: 9'b000011101 
	Parameter main_C_11 bound to: 9'b000011110 
	Parameter main_C_12 bound to: 9'b000011111 
	Parameter main_C_13 bound to: 9'b000100000 
	Parameter main_C_14 bound to: 9'b000100001 
	Parameter main_C_15 bound to: 9'b000100010 
	Parameter main_C_16 bound to: 9'b000100011 
	Parameter main_C_17 bound to: 9'b000100100 
	Parameter main_C_18 bound to: 9'b000100101 
	Parameter main_C_19 bound to: 9'b000100110 
	Parameter main_C_20 bound to: 9'b000100111 
	Parameter main_C_21 bound to: 9'b000101000 
	Parameter main_C_22 bound to: 9'b000101001 
	Parameter main_C_23 bound to: 9'b000101010 
	Parameter main_C_24 bound to: 9'b000101011 
	Parameter main_C_25 bound to: 9'b000101100 
	Parameter main_C_26 bound to: 9'b000101101 
	Parameter main_C_27 bound to: 9'b000101110 
	Parameter main_C_28 bound to: 9'b000101111 
	Parameter main_C_29 bound to: 9'b000110000 
	Parameter main_C_30 bound to: 9'b000110001 
	Parameter main_C_31 bound to: 9'b000110010 
	Parameter main_C_32 bound to: 9'b000110011 
	Parameter main_C_33 bound to: 9'b000110100 
	Parameter RMS_NORM_LOOP_2_C_0 bound to: 9'b000110101 
	Parameter RMS_NORM_LOOP_2_C_1 bound to: 9'b000110110 
	Parameter RMS_NORM_LOOP_2_C_2 bound to: 9'b000110111 
	Parameter RMS_NORM_LOOP_2_C_3 bound to: 9'b000111000 
	Parameter RMS_NORM_LOOP_2_C_4 bound to: 9'b000111001 
	Parameter main_C_34 bound to: 9'b000111010 
	Parameter main_C_35 bound to: 9'b000111011 
	Parameter main_C_36 bound to: 9'b000111100 
	Parameter main_C_37 bound to: 9'b000111101 
	Parameter main_C_38 bound to: 9'b000111110 
	Parameter main_C_39 bound to: 9'b000111111 
	Parameter main_C_40 bound to: 9'b001000000 
	Parameter main_C_41 bound to: 9'b001000001 
	Parameter main_C_42 bound to: 9'b001000010 
	Parameter main_C_43 bound to: 9'b001000011 
	Parameter main_C_44 bound to: 9'b001000100 
	Parameter main_C_45 bound to: 9'b001000101 
	Parameter main_C_46 bound to: 9'b001000110 
	Parameter main_C_47 bound to: 9'b001000111 
	Parameter main_C_48 bound to: 9'b001001000 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_C_0 bound to: 9'b001001001 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_C_1 bound to: 9'b001001010 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_C_2 bound to: 9'b001001011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_3_C_0 bound to: 9'b001001100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_4_C_0 bound to: 9'b001001101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_3_C_1 bound to: 9'b001001110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_0 bound to: 9'b001001111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_1 bound to: 9'b001010000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_2 bound to: 9'b001010001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_3 bound to: 9'b001010010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_4 bound to: 9'b001010011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_5 bound to: 9'b001010100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_6 bound to: 9'b001010101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_7 bound to: 9'b001010110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_8 bound to: 9'b001010111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_9 bound to: 9'b001011000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_10 bound to: 9'b001011001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_11 bound to: 9'b001011010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_12 bound to: 9'b001011011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_13 bound to: 9'b001011100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_14 bound to: 9'b001011101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_15 bound to: 9'b001011110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_16 bound to: 9'b001011111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_17 bound to: 9'b001100000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_18 bound to: 9'b001100001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_19 bound to: 9'b001100010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_20 bound to: 9'b001100011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_21 bound to: 9'b001100100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_22 bound to: 9'b001100101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_23 bound to: 9'b001100110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_24 bound to: 9'b001100111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_25 bound to: 9'b001101000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_26 bound to: 9'b001101001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_27 bound to: 9'b001101010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_28 bound to: 9'b001101011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_29 bound to: 9'b001101100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_30 bound to: 9'b001101101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_31 bound to: 9'b001101110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_32 bound to: 9'b001101111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_33 bound to: 9'b001110000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_34 bound to: 9'b001110001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_35 bound to: 9'b001110010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_36 bound to: 9'b001110011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_37 bound to: 9'b001110100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_38 bound to: 9'b001110101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_39 bound to: 9'b001110110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_40 bound to: 9'b001110111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_41 bound to: 9'b001111000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_42 bound to: 9'b001111001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_43 bound to: 9'b001111010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_44 bound to: 9'b001111011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_45 bound to: 9'b001111100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_46 bound to: 9'b001111101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_47 bound to: 9'b001111110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_48 bound to: 9'b001111111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_49 bound to: 9'b010000000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_50 bound to: 9'b010000001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_51 bound to: 9'b010000010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_52 bound to: 9'b010000011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_53 bound to: 9'b010000100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_54 bound to: 9'b010000101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_55 bound to: 9'b010000110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_56 bound to: 9'b010000111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_57 bound to: 9'b010001000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_58 bound to: 9'b010001001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_59 bound to: 9'b010001010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_60 bound to: 9'b010001011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_61 bound to: 9'b010001100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_62 bound to: 9'b010001101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_63 bound to: 9'b010001110 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_C_0 bound to: 9'b010001111 
	Parameter RESHAPE_2D_TO_3D_LOOP_2_C_0 bound to: 9'b010010000 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_2_C_0 bound to: 9'b010010001 
	Parameter RESHAPE_2D_TO_3D_LOOP_2_2_C_0 bound to: 9'b010010010 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_0 bound to: 9'b010010011 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_1 bound to: 9'b010010100 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_2 bound to: 9'b010010101 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_4_C_0 bound to: 9'b010010110 
	Parameter CACHE_UPDATE_LOOP_3_C_0 bound to: 9'b010010111 
	Parameter CACHE_UPDATE_LOOP_3_C_1 bound to: 9'b010011000 
	Parameter CACHE_UPDATE_LOOP_2_C_0 bound to: 9'b010011001 
	Parameter CACHE_UPDATE_LOOP_1_C_0 bound to: 9'b010011010 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0 bound to: 9'b010011011 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_1 bound to: 9'b010011100 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2 bound to: 9'b010011101 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0 bound to: 9'b010011110 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0 bound to: 9'b010011111 
	Parameter GEMM_3D_FLOAT_LOOP_3_C_0 bound to: 9'b010100000 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_0 bound to: 9'b010100001 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_1 bound to: 9'b010100010 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_2 bound to: 9'b010100011 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_3 bound to: 9'b010100100 
	Parameter GEMM_3D_FLOAT_LOOP_3_C_1 bound to: 9'b010100101 
	Parameter GEMM_3D_FLOAT_LOOP_1_C_0 bound to: 9'b010100110 
	Parameter SF_LOOP_3_C_0 bound to: 9'b010100111 
	Parameter SF_LOOP_1_C_0 bound to: 9'b010101000 
	Parameter CM_LOOP_1_C_0 bound to: 9'b010101001 
	Parameter SOFTMAX_LOOP_1_C_0 bound to: 9'b010101010 
	Parameter SOFTMAX_LOOP_3_C_0 bound to: 9'b010101011 
	Parameter SOFTMAX_LOOP_4_C_0 bound to: 9'b010101100 
	Parameter SOFTMAX_LOOP_4_C_1 bound to: 9'b010101101 
	Parameter SOFTMAX_LOOP_4_C_2 bound to: 9'b010101110 
	Parameter SOFTMAX_LOOP_5_C_0 bound to: 9'b010101111 
	Parameter SOFTMAX_LOOP_5_C_1 bound to: 9'b010110000 
	Parameter SOFTMAX_LOOP_5_C_2 bound to: 9'b010110001 
	Parameter SOFTMAX_LOOP_5_C_3 bound to: 9'b010110010 
	Parameter SOFTMAX_LOOP_5_C_4 bound to: 9'b010110011 
	Parameter SOFTMAX_LOOP_5_C_5 bound to: 9'b010110100 
	Parameter SOFTMAX_LOOP_5_C_6 bound to: 9'b010110101 
	Parameter SOFTMAX_LOOP_5_C_7 bound to: 9'b010110110 
	Parameter SOFTMAX_LOOP_5_C_8 bound to: 9'b010110111 
	Parameter SOFTMAX_LOOP_5_C_9 bound to: 9'b010111000 
	Parameter SOFTMAX_LOOP_5_C_10 bound to: 9'b010111001 
	Parameter SOFTMAX_LOOP_5_C_11 bound to: 9'b010111010 
	Parameter SOFTMAX_LOOP_5_C_12 bound to: 9'b010111011 
	Parameter SOFTMAX_LOOP_5_C_13 bound to: 9'b010111100 
	Parameter SOFTMAX_LOOP_5_C_14 bound to: 9'b010111101 
	Parameter SOFTMAX_LOOP_5_C_15 bound to: 9'b010111110 
	Parameter SOFTMAX_LOOP_5_C_16 bound to: 9'b010111111 
	Parameter SOFTMAX_LOOP_5_C_17 bound to: 9'b011000000 
	Parameter SOFTMAX_LOOP_5_C_18 bound to: 9'b011000001 
	Parameter SOFTMAX_LOOP_5_C_19 bound to: 9'b011000010 
	Parameter SOFTMAX_LOOP_1_C_1 bound to: 9'b011000011 
	Parameter GEMM_3D_FLOAT_LOOP_3_1_C_0 bound to: 9'b011000100 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_0 bound to: 9'b011000101 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_1 bound to: 9'b011000110 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_2 bound to: 9'b011000111 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_3 bound to: 9'b011001000 
	Parameter GEMM_3D_FLOAT_LOOP_3_1_C_1 bound to: 9'b011001001 
	Parameter GEMM_3D_FLOAT_LOOP_1_1_C_0 bound to: 9'b011001010 
	Parameter ATTN_2D_LOOP_3_C_0 bound to: 9'b011001011 
	Parameter ATTN_2D_LOOP_2_C_0 bound to: 9'b011001100 
	Parameter RMS_NORM_LOOP_1_2_C_0 bound to: 9'b011001101 
	Parameter RMS_NORM_LOOP_1_2_C_1 bound to: 9'b011001110 
	Parameter RMS_NORM_LOOP_1_2_C_2 bound to: 9'b011001111 
	Parameter main_C_49 bound to: 9'b011010000 
	Parameter compute_sqrt_1_for_C_0 bound to: 9'b011010001 
	Parameter compute_sqrt_1_for_C_1 bound to: 9'b011010010 
	Parameter compute_sqrt_1_for_C_2 bound to: 9'b011010011 
	Parameter compute_sqrt_1_for_C_3 bound to: 9'b011010100 
	Parameter compute_sqrt_1_for_C_4 bound to: 9'b011010101 
	Parameter compute_sqrt_1_for_C_5 bound to: 9'b011010110 
	Parameter compute_sqrt_1_for_C_6 bound to: 9'b011010111 
	Parameter compute_sqrt_1_for_C_7 bound to: 9'b011011000 
	Parameter compute_sqrt_1_for_C_8 bound to: 9'b011011001 
	Parameter compute_sqrt_1_for_C_9 bound to: 9'b011011010 
	Parameter compute_sqrt_1_for_C_10 bound to: 9'b011011011 
	Parameter compute_sqrt_1_for_C_11 bound to: 9'b011011100 
	Parameter compute_sqrt_1_for_C_12 bound to: 9'b011011101 
	Parameter compute_sqrt_1_for_C_13 bound to: 9'b011011110 
	Parameter compute_sqrt_1_for_C_14 bound to: 9'b011011111 
	Parameter compute_sqrt_1_for_C_15 bound to: 9'b011100000 
	Parameter main_C_50 bound to: 9'b011100001 
	Parameter main_C_51 bound to: 9'b011100010 
	Parameter main_C_52 bound to: 9'b011100011 
	Parameter main_C_53 bound to: 9'b011100100 
	Parameter main_C_54 bound to: 9'b011100101 
	Parameter main_C_55 bound to: 9'b011100110 
	Parameter main_C_56 bound to: 9'b011100111 
	Parameter main_C_57 bound to: 9'b011101000 
	Parameter main_C_58 bound to: 9'b011101001 
	Parameter main_C_59 bound to: 9'b011101010 
	Parameter main_C_60 bound to: 9'b011101011 
	Parameter main_C_61 bound to: 9'b011101100 
	Parameter main_C_62 bound to: 9'b011101101 
	Parameter main_C_63 bound to: 9'b011101110 
	Parameter main_C_64 bound to: 9'b011101111 
	Parameter main_C_65 bound to: 9'b011110000 
	Parameter main_C_66 bound to: 9'b011110001 
	Parameter main_C_67 bound to: 9'b011110010 
	Parameter main_C_68 bound to: 9'b011110011 
	Parameter RMS_NORM_LOOP_2_2_C_0 bound to: 9'b011110100 
	Parameter RMS_NORM_LOOP_2_2_C_1 bound to: 9'b011110101 
	Parameter RMS_NORM_LOOP_2_2_C_2 bound to: 9'b011110110 
	Parameter RMS_NORM_LOOP_2_2_C_3 bound to: 9'b011110111 
	Parameter RMS_NORM_LOOP_2_2_C_4 bound to: 9'b011111000 
	Parameter main_C_69 bound to: 9'b011111001 
	Parameter main_C_70 bound to: 9'b011111010 
	Parameter main_C_71 bound to: 9'b011111011 
	Parameter main_C_72 bound to: 9'b011111100 
	Parameter main_C_73 bound to: 9'b011111101 
	Parameter main_C_74 bound to: 9'b011111110 
	Parameter main_C_75 bound to: 9'b011111111 
	Parameter main_C_76 bound to: 9'b100000000 
	Parameter main_C_77 bound to: 9'b100000001 
	Parameter main_C_78 bound to: 9'b100000010 
	Parameter main_C_79 bound to: 9'b100000011 
	Parameter main_C_80 bound to: 9'b100000100 
	Parameter main_C_81 bound to: 9'b100000101 
	Parameter main_C_82 bound to: 9'b100000110 
	Parameter main_C_83 bound to: 9'b100000111 
	Parameter main_C_84 bound to: 9'b100001000 
	Parameter main_C_85 bound to: 9'b100001001 
	Parameter main_C_86 bound to: 9'b100001010 
	Parameter main_C_87 bound to: 9'b100001011 
	Parameter main_C_88 bound to: 9'b100001100 
	Parameter main_C_89 bound to: 9'b100001101 
	Parameter main_C_90 bound to: 9'b100001110 
	Parameter main_C_91 bound to: 9'b100001111 
	Parameter main_C_92 bound to: 9'b100010000 
	Parameter main_C_93 bound to: 9'b100010001 
	Parameter main_C_94 bound to: 9'b100010010 
	Parameter main_C_95 bound to: 9'b100010011 
	Parameter main_C_96 bound to: 9'b100010100 
	Parameter main_C_97 bound to: 9'b100010101 
	Parameter main_C_98 bound to: 9'b100010110 
	Parameter main_C_99 bound to: 9'b100010111 
	Parameter main_C_100 bound to: 9'b100011000 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_1_C_0 bound to: 9'b100011001 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_1_C_1 bound to: 9'b100011010 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_1_C_2 bound to: 9'b100011011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0 bound to: 9'b100011100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0 bound to: 9'b100011101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_1 bound to: 9'b100011110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_0 bound to: 9'b100011111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_1 bound to: 9'b100100000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_2 bound to: 9'b100100001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_3 bound to: 9'b100100010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_4 bound to: 9'b100100011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_5 bound to: 9'b100100100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_6 bound to: 9'b100100101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_7 bound to: 9'b100100110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_8 bound to: 9'b100100111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_9 bound to: 9'b100101000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_10 bound to: 9'b100101001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_11 bound to: 9'b100101010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_12 bound to: 9'b100101011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_13 bound to: 9'b100101100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_14 bound to: 9'b100101101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_15 bound to: 9'b100101110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_16 bound to: 9'b100101111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_17 bound to: 9'b100110000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_18 bound to: 9'b100110001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_19 bound to: 9'b100110010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_20 bound to: 9'b100110011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_21 bound to: 9'b100110100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_22 bound to: 9'b100110101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_23 bound to: 9'b100110110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_24 bound to: 9'b100110111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_25 bound to: 9'b100111000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_26 bound to: 9'b100111001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_27 bound to: 9'b100111010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_28 bound to: 9'b100111011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_29 bound to: 9'b100111100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_30 bound to: 9'b100111101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_31 bound to: 9'b100111110 
	Parameter for_1_for_C_0 bound to: 9'b100111111 
	Parameter for_1_for_C_1 bound to: 9'b101000000 
INFO: [Synth 8-6155] done synthesizing module 'dut_core_core_fsm' (22#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:131]
INFO: [Synth 8-6155] done synthesizing module 'dut_core' (23#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:2217]
INFO: [Synth 8-6155] done synthesizing module 'dut' (24#1) [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:23772]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[71]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[70]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[69]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[68]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[67]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[66]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[65]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[64]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[63]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[62]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[61]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[60]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[59]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[58]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[57]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[56]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[55]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[54]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[53]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[52]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[51]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[50]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[49]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[48]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[47]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[46]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[45]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[44]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[43]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[42]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[41]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_16_div_cmp_z[40]
WARNING: [Synth 8-3331] design dut_core_strm_out_rsci has unconnected port strm_out_rsci_idat[1]
WARNING: [Synth 8-3331] design dut_core_strm_out_rsci has unconnected port strm_out_rsci_idat[0]
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_6_40_48_1_48_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_6_40_48_1_48_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_6_40_48_1_48_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_6_40_48_1_48_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_6_40_48_1_48_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_6_40_48_1_48_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design BLOCK_1R1W_RBW has unconnected port re
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.922 ; gain = 474.141 ; free physical = 384 ; free virtual = 3148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2492.859 ; gain = 480.078 ; free physical = 428 ; free virtual = 3196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2492.859 ; gain = 480.078 ; free physical = 428 ; free virtual = 3196
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2492.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 3134
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc:7]
Finished Parsing XDC File [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dut_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dut_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.578 ; gain = 0.000 ; free physical = 302 ; free virtual = 2967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.578 ; gain = 0.000 ; free physical = 301 ; free virtual = 2966
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2693.578 ; gain = 680.797 ; free physical = 511 ; free virtual = 3177
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2693.578 ; gain = 680.797 ; free physical = 511 ; free virtual = 3177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2693.578 ; gain = 680.797 ; free physical = 510 ; free virtual = 3176
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'dut_core_core_fsm'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:20501]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:20656]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:9657]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                        000000000 |                        000000000
*
             for_for_C_0 |                        000000001 |                        000000001
             for_for_C_1 |                        000000010 |                        000000010
             for_for_C_2 |                        000000011 |                        000000011
                main_C_1 |                        000000100 |                        000000100
    compute_sqrt_for_C_0 |                        000000101 |                        000000101
    compute_sqrt_for_C_1 |                        000000110 |                        000000110
    compute_sqrt_for_C_2 |                        000000111 |                        000000111
    compute_sqrt_for_C_3 |                        000001000 |                        000001000
    compute_sqrt_for_C_4 |                        000001001 |                        000001001
    compute_sqrt_for_C_5 |                        000001010 |                        000001010
    compute_sqrt_for_C_6 |                        000001011 |                        000001011
    compute_sqrt_for_C_7 |                        000001100 |                        000001100
    compute_sqrt_for_C_8 |                        000001101 |                        000001101
    compute_sqrt_for_C_9 |                        000001110 |                        000001110
   compute_sqrt_for_C_10 |                        000001111 |                        000001111
   compute_sqrt_for_C_11 |                        000010000 |                        000010000
   compute_sqrt_for_C_12 |                        000010001 |                        000010001
   compute_sqrt_for_C_13 |                        000010010 |                        000010010
   compute_sqrt_for_C_14 |                        000010011 |                        000010011
   compute_sqrt_for_C_15 |                        000010100 |                        000010100
                main_C_2 |                        000010101 |                        000010101
                main_C_3 |                        000010110 |                        000010110
                main_C_4 |                        000010111 |                        000010111
                main_C_5 |                        000011000 |                        000011000
                main_C_6 |                        000011001 |                        000011001
                main_C_7 |                        000011010 |                        000011010
                main_C_8 |                        000011011 |                        000011011
                main_C_9 |                        000011100 |                        000011100
               main_C_10 |                        000011101 |                        000011101
               main_C_11 |                        000011110 |                        000011110
               main_C_12 |                        000011111 |                        000011111
               main_C_13 |                        000100000 |                        000100000
               main_C_14 |                        000100001 |                        000100001
               main_C_15 |                        000100010 |                        000100010
               main_C_16 |                        000100011 |                        000100011
               main_C_17 |                        000100100 |                        000100100
               main_C_18 |                        000100101 |                        000100101
               main_C_19 |                        000100110 |                        000100110
               main_C_20 |                        000100111 |                        000100111
               main_C_21 |                        000101000 |                        000101000
               main_C_22 |                        000101001 |                        000101001
               main_C_23 |                        000101010 |                        000101010
               main_C_24 |                        000101011 |                        000101011
               main_C_25 |                        000101100 |                        000101100
               main_C_26 |                        000101101 |                        000101101
               main_C_27 |                        000101110 |                        000101110
               main_C_28 |                        000101111 |                        000101111
               main_C_29 |                        000110000 |                        000110000
               main_C_30 |                        000110001 |                        000110001
               main_C_31 |                        000110010 |                        000110010
               main_C_32 |                        000110011 |                        000110011
               main_C_33 |                        000110100 |                        000110100
     RMS_NORM_LOOP_2_C_0 |                        000110101 |                        000110101
     RMS_NORM_LOOP_2_C_1 |                        000110110 |                        000110110
     RMS_NORM_LOOP_2_C_2 |                        000110111 |                        000110111
     RMS_NORM_LOOP_2_C_3 |                        000111000 |                        000111000
     RMS_NORM_LOOP_2_C_4 |                        000111001 |                        000111001
               main_C_34 |                        000111010 |                        000111010
               main_C_35 |                        000111011 |                        000111011
               main_C_36 |                        000111100 |                        000111100
               main_C_37 |                        000111101 |                        000111101
               main_C_38 |                        000111110 |                        000111110
               main_C_39 |                        000111111 |                        000111111
               main_C_40 |                        001000000 |                        001000000
               main_C_41 |                        001000001 |                        001000001
               main_C_42 |                        001000010 |                        001000010
               main_C_43 |                        001000011 |                        001000011
               main_C_44 |                        001000100 |                        001000100
               main_C_45 |                        001000101 |                        001000101
               main_C_46 |                        001000110 |                        001000110
               main_C_47 |                        001000111 |                        001000111
               main_C_48 |                        001001000 |                        001001000
QUANTIZE_ACTIVATION_LOOP_3_C_0 |                        001001001 |                        001001001
QUANTIZE_ACTIVATION_LOOP_3_C_1 |                        001001010 |                        001001010
QUANTIZE_ACTIVATION_LOOP_3_C_2 |                        001001011 |                        001001011
LINEAR_FORWARD_NO_MUL_LOOP_3_C_0 |                        001001100 |                        001001100
LINEAR_FORWARD_NO_MUL_LOOP_4_C_0 |                        001001101 |                        001001101
LINEAR_FORWARD_NO_MUL_LOOP_3_C_1 |                        001001110 |                        001001110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_0 |                        001001111 |                        001001111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_1 |                        001010000 |                        001010000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_2 |                        001010001 |                        001010001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_3 |                        001010010 |                        001010010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_4 |                        001010011 |                        001010011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_5 |                        001010100 |                        001010100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_6 |                        001010101 |                        001010101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_7 |                        001010110 |                        001010110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_8 |                        001010111 |                        001010111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_9 |                        001011000 |                        001011000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_10 |                        001011001 |                        001011001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_11 |                        001011010 |                        001011010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_12 |                        001011011 |                        001011011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_13 |                        001011100 |                        001011100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_14 |                        001011101 |                        001011101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_15 |                        001011110 |                        001011110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_16 |                        001011111 |                        001011111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_17 |                        001100000 |                        001100000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_18 |                        001100001 |                        001100001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_19 |                        001100010 |                        001100010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_20 |                        001100011 |                        001100011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_21 |                        001100100 |                        001100100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_22 |                        001100101 |                        001100101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_23 |                        001100110 |                        001100110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_24 |                        001100111 |                        001100111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_25 |                        001101000 |                        001101000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_26 |                        001101001 |                        001101001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_27 |                        001101010 |                        001101010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_28 |                        001101011 |                        001101011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_29 |                        001101100 |                        001101100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_30 |                        001101101 |                        001101101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_31 |                        001101110 |                        001101110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_32 |                        001101111 |                        001101111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_33 |                        001110000 |                        001110000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_34 |                        001110001 |                        001110001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_35 |                        001110010 |                        001110010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_36 |                        001110011 |                        001110011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_37 |                        001110100 |                        001110100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_38 |                        001110101 |                        001110101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_39 |                        001110110 |                        001110110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_40 |                        001110111 |                        001110111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_41 |                        001111000 |                        001111000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_42 |                        001111001 |                        001111001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_43 |                        001111010 |                        001111010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_44 |                        001111011 |                        001111011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_45 |                        001111100 |                        001111100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_46 |                        001111101 |                        001111101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_47 |                        001111110 |                        001111110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_48 |                        001111111 |                        001111111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_49 |                        010000000 |                        010000000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_50 |                        010000001 |                        010000001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_51 |                        010000010 |                        010000010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_52 |                        010000011 |                        010000011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_53 |                        010000100 |                        010000100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_54 |                        010000101 |                        010000101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_55 |                        010000110 |                        010000110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_56 |                        010000111 |                        010000111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_57 |                        010001000 |                        010001000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_58 |                        010001001 |                        010001001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_59 |                        010001010 |                        010001010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_60 |                        010001011 |                        010001011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_61 |                        010001100 |                        010001100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_62 |                        010001101 |                        010001101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_63 |                        010001110 |                        010001110
RESHAPE_2D_TO_3D_LOOP_3_C_0 |                        010001111 |                        010001111
RESHAPE_2D_TO_3D_LOOP_2_C_0 |                        010010000 |                        010010000
RESHAPE_2D_TO_3D_LOOP_3_2_C_0 |                        010010001 |                        010010001
RESHAPE_2D_TO_3D_LOOP_2_2_C_0 |                        010010010 |                        010010010
APPLY_ROTARY_POS_EMB_LOOP_6_C_0 |                        010010011 |                        010010011
APPLY_ROTARY_POS_EMB_LOOP_6_C_1 |                        010010100 |                        010010100
APPLY_ROTARY_POS_EMB_LOOP_6_C_2 |                        010010101 |                        010010101
APPLY_ROTARY_POS_EMB_LOOP_4_C_0 |                        010010110 |                        010010110
 CACHE_UPDATE_LOOP_3_C_0 |                        010010111 |                        010010111
 CACHE_UPDATE_LOOP_3_C_1 |                        010011000 |                        010011000
 CACHE_UPDATE_LOOP_2_C_0 |                        010011001 |                        010011001
 CACHE_UPDATE_LOOP_1_C_0 |                        010011010 |                        010011010
TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0 |                        010011011 |                        010011011
TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_1 |                        010011100 |                        010011100
TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2 |                        010011101 |                        010011101
TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0 |                        010011110 |                        010011110
TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0 |                        010011111 |                        010011111
GEMM_3D_FLOAT_LOOP_3_C_0 |                        010100000 |                        010100000
GEMM_3D_FLOAT_LOOP_4_C_0 |                        010100001 |                        010100001
GEMM_3D_FLOAT_LOOP_4_C_1 |                        010100010 |                        010100010
GEMM_3D_FLOAT_LOOP_4_C_2 |                        010100011 |                        010100011
GEMM_3D_FLOAT_LOOP_4_C_3 |                        010100100 |                        010100100
GEMM_3D_FLOAT_LOOP_3_C_1 |                        010100101 |                        010100101
GEMM_3D_FLOAT_LOOP_1_C_0 |                        010100110 |                        010100110
           SF_LOOP_3_C_0 |                        010100111 |                        010100111
           SF_LOOP_1_C_0 |                        010101000 |                        010101000
           CM_LOOP_1_C_0 |                        010101001 |                        010101001
      SOFTMAX_LOOP_1_C_0 |                        010101010 |                        010101010
      SOFTMAX_LOOP_3_C_0 |                        010101011 |                        010101011
      SOFTMAX_LOOP_4_C_0 |                        010101100 |                        010101100
      SOFTMAX_LOOP_4_C_1 |                        010101101 |                        010101101
      SOFTMAX_LOOP_4_C_2 |                        010101110 |                        010101110
      SOFTMAX_LOOP_5_C_0 |                        010101111 |                        010101111
      SOFTMAX_LOOP_5_C_1 |                        010110000 |                        010110000
      SOFTMAX_LOOP_5_C_2 |                        010110001 |                        010110001
      SOFTMAX_LOOP_5_C_3 |                        010110010 |                        010110010
      SOFTMAX_LOOP_5_C_4 |                        010110011 |                        010110011
      SOFTMAX_LOOP_5_C_5 |                        010110100 |                        010110100
      SOFTMAX_LOOP_5_C_6 |                        010110101 |                        010110101
      SOFTMAX_LOOP_5_C_7 |                        010110110 |                        010110110
      SOFTMAX_LOOP_5_C_8 |                        010110111 |                        010110111
      SOFTMAX_LOOP_5_C_9 |                        010111000 |                        010111000
     SOFTMAX_LOOP_5_C_10 |                        010111001 |                        010111001
     SOFTMAX_LOOP_5_C_11 |                        010111010 |                        010111010
     SOFTMAX_LOOP_5_C_12 |                        010111011 |                        010111011
     SOFTMAX_LOOP_5_C_13 |                        010111100 |                        010111100
     SOFTMAX_LOOP_5_C_14 |                        010111101 |                        010111101
     SOFTMAX_LOOP_5_C_15 |                        010111110 |                        010111110
     SOFTMAX_LOOP_5_C_16 |                        010111111 |                        010111111
     SOFTMAX_LOOP_5_C_17 |                        011000000 |                        011000000
     SOFTMAX_LOOP_5_C_18 |                        011000001 |                        011000001
     SOFTMAX_LOOP_5_C_19 |                        011000010 |                        011000010
      SOFTMAX_LOOP_1_C_1 |                        011000011 |                        011000011
GEMM_3D_FLOAT_LOOP_3_1_C_0 |                        011000100 |                        011000100
GEMM_3D_FLOAT_LOOP_4_1_C_0 |                        011000101 |                        011000101
GEMM_3D_FLOAT_LOOP_4_1_C_1 |                        011000110 |                        011000110
GEMM_3D_FLOAT_LOOP_4_1_C_2 |                        011000111 |                        011000111
GEMM_3D_FLOAT_LOOP_4_1_C_3 |                        011001000 |                        011001000
GEMM_3D_FLOAT_LOOP_3_1_C_1 |                        011001001 |                        011001001
GEMM_3D_FLOAT_LOOP_1_1_C_0 |                        011001010 |                        011001010
      ATTN_2D_LOOP_3_C_0 |                        011001011 |                        011001011
      ATTN_2D_LOOP_2_C_0 |                        011001100 |                        011001100
   RMS_NORM_LOOP_1_2_C_0 |                        011001101 |                        011001101
   RMS_NORM_LOOP_1_2_C_1 |                        011001110 |                        011001110
   RMS_NORM_LOOP_1_2_C_2 |                        011001111 |                        011001111
               main_C_49 |                        011010000 |                        011010000
  compute_sqrt_1_for_C_0 |                        011010001 |                        011010001
  compute_sqrt_1_for_C_1 |                        011010010 |                        011010010
  compute_sqrt_1_for_C_2 |                        011010011 |                        011010011
  compute_sqrt_1_for_C_3 |                        011010100 |                        011010100
  compute_sqrt_1_for_C_4 |                        011010101 |                        011010101
  compute_sqrt_1_for_C_5 |                        011010110 |                        011010110
  compute_sqrt_1_for_C_6 |                        011010111 |                        011010111
  compute_sqrt_1_for_C_7 |                        011011000 |                        011011000
  compute_sqrt_1_for_C_8 |                        011011001 |                        011011001
  compute_sqrt_1_for_C_9 |                        011011010 |                        011011010
 compute_sqrt_1_for_C_10 |                        011011011 |                        011011011
 compute_sqrt_1_for_C_11 |                        011011100 |                        011011100
 compute_sqrt_1_for_C_12 |                        011011101 |                        011011101
 compute_sqrt_1_for_C_13 |                        011011110 |                        011011110
 compute_sqrt_1_for_C_14 |                        011011111 |                        011011111
 compute_sqrt_1_for_C_15 |                        011100000 |                        011100000
               main_C_50 |                        011100001 |                        011100001
               main_C_51 |                        011100010 |                        011100010
               main_C_52 |                        011100011 |                        011100011
               main_C_53 |                        011100100 |                        011100100
               main_C_54 |                        011100101 |                        011100101
               main_C_55 |                        011100110 |                        011100110
               main_C_56 |                        011100111 |                        011100111
               main_C_57 |                        011101000 |                        011101000
               main_C_58 |                        011101001 |                        011101001
               main_C_59 |                        011101010 |                        011101010
               main_C_60 |                        011101011 |                        011101011
               main_C_61 |                        011101100 |                        011101100
               main_C_62 |                        011101101 |                        011101101
               main_C_63 |                        011101110 |                        011101110
               main_C_64 |                        011101111 |                        011101111
               main_C_65 |                        011110000 |                        011110000
               main_C_66 |                        011110001 |                        011110001
               main_C_67 |                        011110010 |                        011110010
               main_C_68 |                        011110011 |                        011110011
   RMS_NORM_LOOP_2_2_C_0 |                        011110100 |                        011110100
   RMS_NORM_LOOP_2_2_C_1 |                        011110101 |                        011110101
   RMS_NORM_LOOP_2_2_C_2 |                        011110110 |                        011110110
   RMS_NORM_LOOP_2_2_C_3 |                        011110111 |                        011110111
   RMS_NORM_LOOP_2_2_C_4 |                        011111000 |                        011111000
               main_C_69 |                        011111001 |                        011111001
               main_C_70 |                        011111010 |                        011111010
               main_C_71 |                        011111011 |                        011111011
               main_C_72 |                        011111100 |                        011111100
               main_C_73 |                        011111101 |                        011111101
               main_C_74 |                        011111110 |                        011111110
               main_C_75 |                        011111111 |                        011111111
               main_C_76 |                        100000000 |                        100000000
               main_C_77 |                        100000001 |                        100000001
               main_C_78 |                        100000010 |                        100000010
               main_C_79 |                        100000011 |                        100000011
               main_C_80 |                        100000100 |                        100000100
               main_C_81 |                        100000101 |                        100000101
               main_C_82 |                        100000110 |                        100000110
               main_C_83 |                        100000111 |                        100000111
               main_C_84 |                        100001000 |                        100001000
               main_C_85 |                        100001001 |                        100001001
               main_C_86 |                        100001010 |                        100001010
               main_C_87 |                        100001011 |                        100001011
               main_C_88 |                        100001100 |                        100001100
               main_C_89 |                        100001101 |                        100001101
               main_C_90 |                        100001110 |                        100001110
               main_C_91 |                        100001111 |                        100001111
               main_C_92 |                        100010000 |                        100010000
               main_C_93 |                        100010001 |                        100010001
               main_C_94 |                        100010010 |                        100010010
               main_C_95 |                        100010011 |                        100010011
               main_C_96 |                        100010100 |                        100010100
               main_C_97 |                        100010101 |                        100010101
               main_C_98 |                        100010110 |                        100010110
               main_C_99 |                        100010111 |                        100010111
              main_C_100 |                        100011000 |                        100011000
QUANTIZE_ACTIVATION_LOOP_3_1_C_0 |                        100011001 |                        100011001
QUANTIZE_ACTIVATION_LOOP_3_1_C_1 |                        100011010 |                        100011010
QUANTIZE_ACTIVATION_LOOP_3_1_C_2 |                        100011011 |                        100011011
LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0 |                        100011100 |                        100011100
LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0 |                        100011101 |                        100011101
LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_1 |                        100011110 |                        100011110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_0 |                        100011111 |                        100011111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_1 |                        100100000 |                        100100000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_2 |                        100100001 |                        100100001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_3 |                        100100010 |                        100100010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_4 |                        100100011 |                        100100011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_5 |                        100100100 |                        100100100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_6 |                        100100101 |                        100100101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_7 |                        100100110 |                        100100110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_8 |                        100100111 |                        100100111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_9 |                        100101000 |                        100101000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_10 |                        100101001 |                        100101001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_11 |                        100101010 |                        100101010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_12 |                        100101011 |                        100101011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_13 |                        100101100 |                        100101100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_14 |                        100101101 |                        100101101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_15 |                        100101110 |                        100101110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_16 |                        100101111 |                        100101111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_17 |                        100110000 |                        100110000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_18 |                        100110001 |                        100110001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_19 |                        100110010 |                        100110010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_20 |                        100110011 |                        100110011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_21 |                        100110100 |                        100110100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_22 |                        100110101 |                        100110101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_23 |                        100110110 |                        100110110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_24 |                        100110111 |                        100110111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_25 |                        100111000 |                        100111000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_26 |                        100111001 |                        100111001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_27 |                        100111010 |                        100111010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_28 |                        100111011 |                        100111011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_29 |                        100111100 |                        100111100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_30 |                        100111101 |                        100111101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_31 |                        100111110 |                        100111110
           for_1_for_C_0 |                        100111111 |                        100111111
           for_1_for_C_1 |                        101000000 |                        101000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'dut_core_core_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2693.578 ; gain = 680.797 ; free physical = 258 ; free virtual = 1082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mgc_div__GB0  |           1|      9749|
|2     |mgc_div__GB1  |           1|      9192|
|3     |dut_core__GB0 |           1|     32394|
|4     |dut_core__GB1 |           1|      9996|
|5     |dut_core__GB2 |           1|     23171|
|6     |dut_core__GB3 |           1|     22976|
|7     |dut_core__GB4 |           1|     19042|
|8     |dut_core__GB5 |           1|     22098|
|9     |dut_core__GB6 |           1|     18763|
|10    |dut__GC0      |           1|         3|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 72    
	   2 Input     61 Bit       Adders := 2     
	   3 Input     61 Bit       Adders := 72    
	   2 Input     60 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 4     
	   3 Input     41 Bit       Adders := 99    
	   2 Input     41 Bit       Adders := 3     
	   2 Input     40 Bit       Adders := 17    
	   3 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 3     
	               56 Bit    Registers := 4     
	               40 Bit    Registers := 197   
	               39 Bit    Registers := 16    
	               38 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 3     
	               24 Bit    Registers := 269   
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 114   
	               14 Bit    Registers := 17    
	               13 Bit    Registers := 3     
	                8 Bit    Registers := 57    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 545   
+---Multipliers : 
	                40x53  Multipliers := 1     
	                17x40  Multipliers := 1     
	                16x40  Multipliers := 1     
+---RAMs : 
	               1K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 4     
	   2 Input     62 Bit        Muxes := 71    
	   2 Input     61 Bit        Muxes := 72    
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 94    
	   2 Input     40 Bit        Muxes := 219   
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 216   
	   2 Input     16 Bit        Muxes := 86    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 3     
	 321 Input      9 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 47    
	   2 Input      8 Bit        Muxes := 85    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1467  
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mgc_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 2     
	   3 Input     62 Bit       Adders := 72    
	   2 Input     61 Bit       Adders := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 71    
	   2 Input     61 Bit        Muxes := 1     
Module dutmgc_rom_37_960_13_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module dutmgc_rom_36_960_15_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module dut_core_core_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 321 Input      9 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 47    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module mgc_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 2     
	   3 Input     41 Bit       Adders := 56    
	   2 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 55    
	   2 Input     40 Bit        Muxes := 1     
Module mgc_div__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     41 Bit       Adders := 40    
	   2 Input     40 Bit       Adders := 3     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 39    
	   2 Input     40 Bit        Muxes := 3     
Module dut_core_wait_dp 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module mgc_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 2     
	   3 Input     61 Bit       Adders := 72    
	   2 Input     60 Bit       Adders := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     61 Bit        Muxes := 71    
	   2 Input     60 Bit        Muxes := 1     
Module dut_core 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 2     
	   3 Input     41 Bit       Adders := 3     
	   2 Input     41 Bit       Adders := 3     
	   2 Input     40 Bit       Adders := 13    
	   3 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 3     
	               56 Bit    Registers := 4     
	               40 Bit    Registers := 193   
	               39 Bit    Registers := 16    
	               38 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 3     
	               24 Bit    Registers := 269   
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 114   
	               14 Bit    Registers := 17    
	               13 Bit    Registers := 3     
	                8 Bit    Registers := 57    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 545   
+---Multipliers : 
	                40x53  Multipliers := 1     
	                17x40  Multipliers := 1     
	                16x40  Multipliers := 1     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 215   
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 216   
	   2 Input     16 Bit        Muxes := 86    
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 54    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1467  
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
Module BLOCK_1R1W_RBW__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:18261]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 7 [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:20693]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/rtl.v:18268]
DSP Report: Generating DSP nl_z_out_10, operation Mode is: A*B.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: Generating DSP nl_z_out_10, operation Mode is: A*B.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: Generating DSP nl_z_out_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: Generating DSP nl_z_out_10, operation Mode is: A*B.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: Generating DSP nl_z_out_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: operator nl_z_out_10 is absorbed into DSP nl_z_out_10.
DSP Report: Generating DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm, operation Mode is: A*B.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm is absorbed into DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm is absorbed into DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm.
DSP Report: Generating DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm_reg is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm_reg.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm_reg.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm_reg.
DSP Report: Generating DSP nl_mul_3_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: Generating DSP nl_mul_3_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: Generating DSP nl_mul_3_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: Generating DSP nl_mul_3_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: Generating DSP nl_mul_3_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: Generating DSP nl_mul_3_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: Generating DSP nl_mul_3_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: operator nl_mul_3_nl is absorbed into DSP nl_mul_3_nl.
DSP Report: Generating DSP nl_z_out_9, operation Mode is: A*B.
DSP Report: operator nl_z_out_9 is absorbed into DSP nl_z_out_9.
DSP Report: operator nl_z_out_9 is absorbed into DSP nl_z_out_9.
DSP Report: Generating DSP nl_z_out_9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_9 is absorbed into DSP nl_z_out_9.
DSP Report: operator nl_z_out_9 is absorbed into DSP nl_z_out_9.
DSP Report: Generating DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_sgnd, operation Mode is: A*B.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_sgnd is absorbed into DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_sgnd.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_sgnd is absorbed into DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_sgnd.
DSP Report: Generating DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_itm_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register APPLY_ROTARY_POS_EMB_LOOP_6_mul_itm_reg is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_itm_reg.
DSP Report: register APPLY_ROTARY_POS_EMB_LOOP_6_mul_itm_reg is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_itm_reg.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_sgnd is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_itm_reg.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_sgnd is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_itm_reg.
DSP Report: Generating DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2, operation Mode is: (A:0x12d593)*B2.
DSP Report: register nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: operator nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: operator nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: Generating DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2, operation Mode is: (A:0x12d593)*B2.
DSP Report: register nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: operator nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: operator nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: Generating DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2, operation Mode is: (PCIN>>17)+(A:0x12d593)*B2.
DSP Report: register nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: operator nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
DSP Report: operator nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2 is absorbed into DSP nl_LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_mut_mx0w2.
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[0]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[40]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[1]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[41]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[2]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[42]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[3]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[43]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[4]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[44]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[5]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[45]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[6]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[46]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[7]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[47]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[8]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[48]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[9]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[49]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[10]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[50]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[11]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[51]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[12]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[52]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[13]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[53]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[14]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[54]'
INFO: [Synth 8-3886] merging instance 'reg_RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_cse_1_slc_reg[15]' (FDRE) to 'APPLY_ROTARY_POS_EMB_LOOP_6_mul_2_itm_reg[55]'
WARNING: [Synth 8-3917] design dut_core__GB6 has port strm_out_rsc_dat[1] driven by constant 0
WARNING: [Synth 8-3917] design dut_core__GB6 has port strm_out_rsc_dat[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:05:43 . Memory (MB): peak = 2693.578 ; gain = 680.797 ; free physical = 15792 ; free virtual = 16801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|dutmgc_rom_33_32_20_1  | p_0_out    | 32x20         | LUT            | 
|dutmgc_rom_34_64_8_1   | p_0_out    | 64x8          | LUT            | 
|dutmgc_rom_35_64_8_1   | p_0_out    | 64x8          | LUT            | 
|dutmgc_rom_36_960_15_1 | p_0_out    | 1024x15       | LUT            | 
|dutmgc_rom_37_960_13_1 | p_0_out    | 1024x13       | LUT            | 
|dutmgc_rom_38_64_8_1   | p_0_out    | 64x8          | LUT            | 
|dutmgc_rom_39_64_8_1   | p_0_out    | 64x8          | LUT            | 
|dutmgc_rom_40_32_19_1  | p_0_out    | 32x19         | LUT            | 
|dutmgc_rom_37_960_13_1 | p_0_out    | 1024x13       | LUT            | 
|dutmgc_rom_36_960_15_1 | p_0_out    | 1024x15       | LUT            | 
|dut                    | p_0_out    | 32x19         | LUT            | 
|dut                    | p_0_out    | 64x8          | LUT            | 
|dut                    | p_0_out    | 64x8          | LUT            | 
|dut                    | p_0_out    | 64x8          | LUT            | 
|dut                    | p_0_out    | 64x8          | LUT            | 
+-----------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dut         | attention_2_1_16_16_4_4_k_cache_upd_rsc_comp/mem_reg       | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_2_1_16_16_4_4_v_cache_upd_rsc_comp/mem_reg       | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_2_1_16_16_4_4_k_proj_transposed_rsc_comp/mem_reg | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dut_core      | A*B                        | 13     | 6      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B                        | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B             | 23     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B                        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B             | 23     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | A*B                        | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | (PCIN>>17)+A*B             | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut_core__GB0 | A*B                        | 19     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | A*B                        | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | PCIN+A*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | (PCIN>>17)+A*B             | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | A*B                        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | (PCIN>>17)+A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | PCIN+A*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B                        | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B             | 23     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | A*B                        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | (PCIN>>17)+A2*B            | 23     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dut_core      | (A:0x12d593)*B2            | 22     | 6      | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dut_core__GB0 | (A:0x12d593)*B2            | 22     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+(A:0x12d593)*B2 | 22     | 18     | -      | -      | 44     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mgc_div__GB0  |           1|     11086|
|2     |mgc_div__GB1  |           1|      9878|
|3     |dut_core__GB0 |           1|     38188|
|4     |dut_core__GB1 |           1|      8469|
|5     |dut_core__GB2 |           1|     28019|
|6     |dut_core__GB3 |           1|     21918|
|7     |dut_core__GB4 |           1|     11644|
|8     |dut_core__GB5 |           1|     23887|
|9     |dut_core__GB6 |           1|     10314|
|10    |dut__GC0      |           1|         3|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:05:52 . Memory (MB): peak = 2693.578 ; gain = 680.797 ; free physical = 15561 ; free virtual = 16644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:06:40 . Memory (MB): peak = 2866.719 ; gain = 853.938 ; free physical = 15310 ; free virtual = 16419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dut         | attention_2_1_16_16_4_4_k_cache_upd_rsc_comp/mem_reg       | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_2_1_16_16_4_4_v_cache_upd_rsc_comp/mem_reg       | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_2_1_16_16_4_4_k_proj_transposed_rsc_comp/mem_reg | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dut_core__GB0 |           1|     38188|
|2     |dut_core__GB2 |           1|     28019|
|3     |dut_core__GB3 |           1|     21918|
|4     |dut_core__GB4 |           1|     11644|
|5     |dut__GC0      |           1|         3|
|6     |dut_GT0       |           1|     34081|
|7     |dut_GT0__1    |           1|     29480|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_0/attention_2_1_16_16_4_4_k_cache_upd_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_2_1_16_16_4_4_v_cache_upd_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_2_1_16_16_4_4_k_proj_transposed_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:06:57 . Memory (MB): peak = 2878.645 ; gain = 865.863 ; free physical = 14605 ; free virtual = 15718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dut_core__GB0 |           1|     17542|
|2     |dut_core__GB2 |           1|     11759|
|3     |dut_core__GB3 |           1|     11294|
|4     |dut_core__GB4 |           1|      6515|
|5     |dut__GC0      |           1|         3|
|6     |dut_GT0       |           1|     23134|
|7     |dut_GT0__1    |           1|     14401|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dut_core_inst/operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc_reg' (FDRE) to 'dut_core_inst/reg_QUANTIZE_ACTIVATION_LOOP_3_quantized_value_slc_63_32_cse_slc_reg[0]'
INFO: [Synth 8-7053] The timing for the instance attention_2_1_16_16_4_4_k_cache_upd_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_2_1_16_16_4_4_v_cache_upd_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_2_1_16_16_4_4_k_proj_transposed_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:07:10 . Memory (MB): peak = 2897.965 ; gain = 885.184 ; free physical = 14606 ; free virtual = 15780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:07:10 . Memory (MB): peak = 2897.965 ; gain = 885.184 ; free physical = 14606 ; free virtual = 15780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:07:17 . Memory (MB): peak = 2897.965 ; gain = 885.184 ; free physical = 14606 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:07:17 . Memory (MB): peak = 2897.965 ; gain = 885.184 ; free physical = 14606 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:07:20 . Memory (MB): peak = 2897.965 ; gain = 885.184 ; free physical = 14606 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:07:20 . Memory (MB): peak = 2897.965 ; gain = 885.184 ; free physical = 14606 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  3822|
|2     |DSP48E1   |    12|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     4|
|6     |DSP48E1_4 |     1|
|7     |DSP48E1_5 |     2|
|8     |LUT1      |   717|
|9     |LUT2      |  1560|
|10    |LUT3      | 10346|
|11    |LUT4      | 10005|
|12    |LUT5      | 12955|
|13    |LUT6      | 24734|
|14    |MUXF7     |  1506|
|15    |MUXF8     |   546|
|16    |RAMB36E1  |     3|
|17    |FDRE      | 18844|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+------------------------+------+
|      |Instance                                                                    |Module                  |Cells |
+------+----------------------------------------------------------------------------+------------------------+------+
|1     |top                                                                         |                        | 85059|
|2     |  attention_2_1_16_16_4_4_k_cache_upd_rsc_comp                              |BLOCK_1R1W_RBW          |     1|
|3     |  attention_2_1_16_16_4_4_k_proj_transposed_rsc_comp                        |BLOCK_1R1W_RBW_0        |     1|
|4     |  attention_2_1_16_16_4_4_v_cache_upd_rsc_comp                              |BLOCK_1R1W_RBW_1        |     1|
|5     |  dut_core_inst                                                             |dut_core                | 82302|
|6     |    LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp |mgc_div__parameterized1 | 11701|
|7     |    dut_core_core_fsm_inst                                                  |dut_core_core_fsm       | 20264|
|8     |    dut_core_wait_dp_inst                                                   |dut_core_wait_dp        |   177|
|9     |    operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp                            |mgc_div__parameterized2 |  3803|
+------+----------------------------------------------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:07:20 . Memory (MB): peak = 2897.965 ; gain = 885.184 ; free physical = 14606 ; free virtual = 15781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:31 ; elapsed = 00:07:20 . Memory (MB): peak = 2901.875 ; gain = 688.375 ; free physical = 18710 ; free virtual = 20058
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:07:25 . Memory (MB): peak = 2901.875 ; gain = 889.094 ; free physical = 18717 ; free virtual = 20058
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2901.875 ; gain = 0.000 ; free physical = 18659 ; free virtual = 20005
INFO: [Netlist 29-17] Analyzing 5898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc:7]
Finished Parsing XDC File [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 18569 ; free virtual = 19936
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:07:49 . Memory (MB): peak = 2945.988 ; gain = 1211.789 ; free physical = 18803 ; free virtual = 20171
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 18804 ; free virtual = 20171
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.sdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.848 ; gain = 162.859 ; free physical = 18409 ; free virtual = 19813
# set viv_report_dir /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v
# report_utilization -file $viv_report_dir/utilization_synth.rpt
# report_timing_summary -path_type summary -file $viv_report_dir/timing_summary_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -nworst 1 -from [all_inputs] -to [all_outputs] -file $viv_report_dir/timing_summary_synth.rpt -append
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
INFO: [Timing 38-72] No paths found.
# if { [llength [all_clocks] ] > 0 } {
#    report_timing -nworst 1 -from [all_inputs] -to [all_clocks] -file $viv_report_dir/timing_summary_synth.rpt -append
#    report_timing -nworst 1 -from [all_clocks] -to [all_clocks] -file $viv_report_dir/timing_summary_synth.rpt -append
#    report_timing -nworst 1 -from [all_clocks] -to [all_outputs] -file $viv_report_dir/timing_summary_synth.rpt -append
# }
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# if { ([info exists env(Xilinx_RUN_PNR)] && $env(Xilinx_RUN_PNR) ) || 
#      ([info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) ) } {
#   opt_design
#   place_design
#   read_xdc /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v/rtl.v.xv.signoff.sdc
#   phys_opt_design
#   write_checkpoint -force $outputDir/post_place
#   route_design
#   write_checkpoint -force $outputDir/post_route
#   write_verilog -force $outputDir/dut_impl_netlist.v -sdf_anno false
#   write_xdc -no_fixed_only -force $outputDir/dut_impl.xdc
#   if { [info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) } {
#     write_bitstream -force $outputDir/dut.bit
#   }
#    set viv_report_dir /home/dr655/Catapult_Bitnet/tmp_ecelinux/Catapult/dut.v1/vivado_v
#    report_design_analysis -congestion -complexity -file $viv_report_dir/design_analysis.rpt
#    report_high_fanout_nets -timing -load_types -max_nets 100 -file $viv_report_dir/high_fanouts.rpt
#    report_utilization -file $viv_report_dir/utilization_placed.rpt
#    report_timing_summary -path_type summary -file $viv_report_dir/timing_summary_routed.rpt
#    report_timing -nworst 1 -from [all_inputs] -to [all_outputs] -file $viv_report_dir/timing_summary_routed.rpt -append
#    if { [llength [all_clocks] ] > 0 } {
#       report_timing -nworst 1 -from [all_inputs] -to [all_clocks] -file $viv_report_dir/timing_summary_routed.rpt -append
#       report_timing -nworst 1 -from [all_clocks] -to [all_clocks] -file $viv_report_dir/timing_summary_routed.rpt -append
#       report_timing -nworst 1 -from [all_clocks] -to [all_outputs] -file $viv_report_dir/timing_summary_routed.rpt -append
#    }
# }
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 20:02:46 2024...
Downstream synthesis information: design='dut' TID='Vivado' runtime=169 Delay=2.4640 RTLSyn/runtime=169 RTLSyn/Area=56044 RTLSyn/MinClkPrd=2.4640 RTLSyn/Delay=2.4640 RTLSyn/Slack=-281.5470 RTLSyn/InputDelay=0.0 RTLSyn/InputSetup=0.0 RTLSyn/R2RDelay=0.0 RTLSyn/R2RSetup=0.0 RTLSyn/WNS=-281.5470 RTLSyn/TNS=-688769.8120 RTLSyn/Area(BRAMs)=0 RTLSyn/Area(CARRY8)=0 RTLSyn/Area(DSP)=21 RTLSyn/Area(FFs)=18844 RTLSyn/Area(LOOKAHEAD8)=0 RTLSyn/Area(LUTs)=56044 RTLSyn/Area(MUXs)=2052 RTLSyn/Area(RAMB18)=0 RTLSyn/Area(RAMB36)=0 RTLSyn/MAXPATH=291.5400 RTLSyn/ROUTERATIO=34.133 RTLSyn/SCD=0.9730 RTLSyn/WNS(In2Reg)=5.8760 RTLSyn/WNS(Reg2Output)=7.5010 RTLSyn/WNS(Reg2Reg)=-281.5470
