

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_212_1_proc8'
================================================================
* Date:           Tue Jul 23 11:39:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_212_1  |       11|       11|         3|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      31|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      31|      92|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_154_p2                     |         +|   0|  0|  12|           4|           1|
    |ap_condition_142                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln212_fu_148_p2              |      icmp|   0|  0|   9|           4|           4|
    |tmp_last_V_fu_160_p2              |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          16|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_74                  |   9|          2|    4|          8|
    |ostrm_TDATA_blk_n        |   9|          2|    1|          2|
    |point3_o_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_74                           |  4|   0|    4|          0|
    |p_read_1_reg_178                  |  6|   0|    6|          0|
    |p_read_2_reg_183                  |  5|   0|    5|          0|
    |p_read_3_reg_188                  |  2|   0|    2|          0|
    |p_read_4_reg_193                  |  4|   0|    4|          0|
    |p_read_5_reg_198                  |  4|   0|    4|          0|
    |tmp_last_V_reg_207                |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 31|   0|   31|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_212_1_proc8|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_212_1_proc8|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_212_1_proc8|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_212_1_proc8|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_212_1_proc8|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_212_1_proc8|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_212_1_proc8|  return value|
|point3_o_dout            |   in|   32|     ap_fifo|                     point3_o|       pointer|
|point3_o_num_data_valid  |   in|    2|     ap_fifo|                     point3_o|       pointer|
|point3_o_fifo_cap        |   in|    2|     ap_fifo|                     point3_o|       pointer|
|point3_o_empty_n         |   in|    1|     ap_fifo|                     point3_o|       pointer|
|point3_o_read            |  out|    1|     ap_fifo|                     point3_o|       pointer|
|ostrm_TREADY             |   in|    1|        axis|               ostrm_V_dest_V|       pointer|
|ostrm_TVALID             |  out|    1|        axis|               ostrm_V_dest_V|       pointer|
|ostrm_TDEST              |  out|    6|        axis|               ostrm_V_dest_V|       pointer|
|p_read                   |   in|    4|     ap_none|                       p_read|        scalar|
|p_read1                  |   in|    4|     ap_none|                      p_read1|        scalar|
|p_read2                  |   in|    2|     ap_none|                      p_read2|        scalar|
|p_read3                  |   in|    5|     ap_none|                      p_read3|        scalar|
|p_read4                  |   in|    6|     ap_none|                      p_read4|        scalar|
|ostrm_TDATA              |  out|   32|        axis|               ostrm_V_data_V|       pointer|
|ostrm_TKEEP              |  out|    4|        axis|               ostrm_V_keep_V|       pointer|
|ostrm_TSTRB              |  out|    4|        axis|               ostrm_V_strb_V|       pointer|
|ostrm_TUSER              |  out|    2|        axis|               ostrm_V_user_V|       pointer|
|ostrm_TLAST              |  out|    1|        axis|               ostrm_V_last_V|       pointer|
|ostrm_TID                |  out|    5|        axis|                 ostrm_V_id_V|       pointer|
+-------------------------+-----+-----+------------+-----------------------------+--------------+

