[17:44:16.94] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                  Version X-2025.06-1 for linux64 - Jun 19, 2025
              /c                Based on Custom Infrastructure
              /c Version X-2025.06-1
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11973341 compiled on Thu Jun 19 11:23:12 2025 for CentOS64 7.3
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee5b655962666fee8ed6c7980de498070fc2511cd128a4b2dec1cb7792ad9475425dd30d7ec8b1e946d1122c6190c499e9 -python 0 -command "source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/sim_server_init.tcl" -log /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/primewave_session0_sim_server_job1 -libDefFile /home/argershm/180-voltmeter/Analog/cc/lib.defs
              /c Execution time: Mon Sep  8 17:44:15 2025
              /c Host: claws-compute3.ece.ncsu.edu
              /c Working directory: /home/argershm/180-voltmeter/Analog/cc
              /c 
[17:44:20.94] /m Information: Registering ICV PERC package...
[17:44:21.17] /o 
[17:44:21.22] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:44:21.38] /i source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/sim_server_init.tcl
[17:44:21.49] /o SimServer socket started on claws-compute3.ece.ncsu.edu:42737
[17:44:21.85] /m Information: Launching Waveform Viewer "cd /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/logs &&  /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/../packages/swv/bin/swv  -bg_gui=shell  -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_kdmDT3 -unique_string 424077b79e1069eef0bb50b7d845efaed6c7980de498070fc2511cd128a4b2dec1cb7792ad94754215911dea03ed9e144486769751bad91376f47198451c7978 -lic_type 2   -parent_cc_pid 3874231  > /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/logs/viewer.log 2>&1"
[17:45:08.48] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock491a0f80 msgIndex=0 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task0/sim_script0.tcl 0 saeSession0 1 overwrite 
[17:45:08.48] /o 
[17:45:08.50] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock491a0f80 msgIndex=0 rawMsg=evalCmd ::wf::updateViewerLicense 2
[17:45:08.50] /o 
[17:45:08.52] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock491a0f80 msgIndex=1 rawMsg=evalCmd ::wf::updateViewerLicense 2
[17:45:08.52] /o 
[17:45:08.64] /m Information: Info: Waveform format selected is PSF. Synopsys recommends using the WDF format with the <HSPICE/FineSim> simulator.
              /c WDF is an optimal format that improves viewing performance and reduces disk usage while PSF is a 3rd party format and support "as-is".
              /c To change the format, open the Setup -> Environment menu and select the WDF format. (PW-642)
[17:45:09.14] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[17:45:09.16] /o /mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE
[17:45:09.16] /o Loading: Callback files...
[17:45:09.16] /o 
              /c [INFO] : Loading display.tcl from /mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE
              /c 
              /c  if you wish to Load other display.tcl, please set shell environment valiable "iPDK_load_display_gf180mcu" to value = 0
[17:45:09.16] /o 
[17:45:09.20] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[17:45:09.20] /w Warning: Could not set the value of preference xtEMIRLPEStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[17:45:09.20] /o 	#######################################
[17:45:09.20] /o 	CC-PDK Library Name	: gf180MCU Open
[17:45:09.20] /o 	#######################################
[17:45:09.20] /o 
[17:45:09.21] /o Netlisting
[17:45:09.24] /o /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/samples/analogLib
[17:45:09.29] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[17:45:09.41] /o /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/samples/basic
[17:45:09.41] /m Information: 
[17:45:09.41] /o Checking "analogLib/ideal_balun/schematic"
[17:45:09.41] /o No rule violations found in "analogLib/ideal_balun/schematic"
[17:45:09.78] /m Information: "analogLib ideal_balun schematic" renetlisted. (NETLISTING-056)
[17:45:09.79] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[17:45:09.81] /m Information: "argershm tb_main_opamp schematic" renetlisted. (NETLISTING-056)
[17:45:09.81] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[17:45:09.81] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[17:45:09.90] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[17:45:09.91] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[17:45:10.01] /o 
[17:45:10.36] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[17:45:11.87] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[17:45:14.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session0 testbench:diff_mode_gain) : up to 1 job running workers.
[17:45:20.57] /# Simulation failed for design: argershm/tb_main_opamp/schematic  (PW-653)
[17:45:20.57] /# Netlisting and simulation completed for testbench: diff_mode_gain in 12s
[17:45:20.71] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[17:47:18.06] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock4b4c4420 msgIndex=1 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task1/sim_script1.tcl 1 saeSession0 1 overwrite 
[17:47:18.06] /o 
[17:47:18.13] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[17:47:18.13] /o 
[17:47:18.14] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:47:18.69] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[17:47:18.69] /o Netlisting
[17:47:18.75] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[17:47:18.82] /m Information: 
[17:47:18.82] /o Checking "analogLib/ideal_balun/schematic"
[17:47:18.82] /o No rule violations found in "analogLib/ideal_balun/schematic"
[17:47:19.13] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[17:47:19.14] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[17:47:19.15] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[17:47:19.23] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[17:47:19.24] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[17:47:19.35] /o 
[17:47:19.54] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[17:47:21.01] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[17:47:23.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session3 testbench:diff_mode_gain) : up to 1 job running workers.
[17:47:29.59] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[17:47:29.60] /# Netlisting and simulation completed for testbench: diff_mode_gain in 11s
[17:47:29.60] /# Evaluating and plotting outputs...
[17:47:31.78] /r giWindowId 1
[17:47:31.78] /r giWindowGeometry 1024x770+448+154
[17:47:31.78] /m Information: Jobs distribution master quit! (PW_GUI-822)
[17:47:32.15] /# Evaluating and plotting completed for testbench: diff_mode_gain in 3s
[17:47:32.19] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[17:49:25.37] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock4f7e9f80 msgIndex=2 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task2/sim_script2.tcl 2 saeSession0 1 overwrite 
[17:49:25.37] /o 
[17:49:25.44] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[17:49:25.45] /o 
[17:49:25.45] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:49:25.73] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[17:49:26.05] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[17:49:26.05] /o Netlisting
[17:49:26.11] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[17:49:26.18] /m Information: 
[17:49:26.18] /o Checking "analogLib/ideal_balun/schematic"
[17:49:26.18] /o No rule violations found in "analogLib/ideal_balun/schematic"
[17:49:26.49] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[17:49:26.50] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[17:49:26.50] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[17:49:26.58] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[17:49:26.58] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/results/outputs.tcl for AVA evaluation.
[17:49:26.75] /o 
[17:49:26.90] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic" for 19 iterations...
[17:49:27.62] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[17:49:27.70] /# Starting 19 PrimeSimSPICE simulations for design: argershm/tb_main_opamp/schematic
[17:49:28.82] /# Simulations launched successfully for design: argershm/tb_main_opamp/schematic
[17:49:29.06] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[17:49:31.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session4 testbench:diff_mode_gain) : up to 3 job running workers.
[17:49:39.07] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=2u (PW-651)
[17:49:39.19] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=1.5u (PW-651)
[17:49:39.20] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=1u (PW-651)
[17:49:41.57] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=3u (PW-651)
[17:49:41.58] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=3.5u (PW-651)
[17:49:41.59] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=2.5u (PW-651)
[17:49:43.97] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=4.5u (PW-651)
[17:49:43.98] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=4u (PW-651)
[17:49:43.99] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=5u (PW-651)
[17:49:46.37] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=5.5u (PW-651)
[17:49:46.38] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=6u (PW-651)
[17:49:46.39] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=6.5u (PW-651)
[17:49:48.67] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=7.5u (PW-651)
[17:49:48.68] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=8u (PW-651)
[17:49:48.77] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=7u (PW-651)
[17:49:51.07] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=9.5u (PW-651)
[17:49:51.08] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=8.5u (PW-651)
[17:49:51.17] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=9u (PW-651)
[17:49:53.29] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic point: L=10u (PW-651)
[17:49:53.29] /# Netlisting and simulation completed for testbench: diff_mode_gain in 28s
[17:49:53.30] /# Evaluating and plotting outputs...
[17:49:53.35] /m Information: Jobs distribution master quit! (PW_GUI-822)
[17:49:53.70] /# Evaluating and plotting completed for testbench: diff_mode_gain in 0s
[17:49:53.73] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[17:52:28.74] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock507ac0c0 msgIndex=3 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task3/sim_script3.tcl 3 saeSession0 1 overwrite 
[17:52:28.74] /o 
[17:52:28.78] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[17:52:28.79] /o 
[17:52:28.79] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:52:29.09] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[17:52:29.42] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[17:52:29.42] /o Netlisting
[17:52:29.47] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[17:52:29.54] /m Information: 
[17:52:29.54] /o Checking "analogLib/ideal_balun/schematic"
[17:52:29.55] /o No rule violations found in "analogLib/ideal_balun/schematic"
[17:52:29.85] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[17:52:29.86] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[17:52:29.87] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[17:52:29.95] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[17:52:29.96] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[17:52:30.06] /o 
[17:52:30.19] /o One or more circular dependency between outputs 'L'
              /c     while executing
              /c "error $msg"
              /c     (procedure "_circularDependencyError" line 16)
              /c     invoked from within
              /c "_circularDependencyError $outputs outputDependencies"
              /c     (procedure "_calculateOrder" line 31)
              /c     invoked from within
              /c "_calculateOrder $outputs outputDependencies"
              /c     (procedure "sa::_orderOutputsForEvaluation::execute" line 16)
              /c     invoked from within
              /c "sa::_orderOutputsForEvaluation::execute outputs oa:0x3fbe5bc0 -evaluateAll false -saveImages false -plotSelected 0"
              /c     invoked from within
              /c "::sa::_orderOutputsForEvaluation $outputs"
              /c     (procedure "getOrderedVariables" line 22)
              /c     invoked from within
              /c "getOrderedVariables $tb"
              /c     (procedure "getResolvedDesignVariables" line 11)
              /c     invoked from within
              /c "getResolvedDesignVariables $testbench dvData"
              /c     (procedure "sa::_utils::saveDesignVariables" line 150)
              /c     invoked from within
              /c "# Compiled -- no source code available
              /c error "called a copy of a compiled script""
              /c     (procedure "sa::_coreUtils::createSimJobArgs" line 1)
              /c     invoked from within
              /c "sa::_coreUtils::createSimJobArgs $tb"
              /c     (procedure "createSimJobArgsAndLaunchSim" line 28)
              /c     invoked from within
              /c "createSimJobArgsAndLaunchSim $tb $masterResultsDir $progress $isNetlistAndRun"
              /c     (procedure "createSimJobArgs" line 25)
              /c     invoked from within
              /c "createSimJobArgs $tb $progress $interactive $isNetlistAndRun"
              /c     invoked from within
              /c "db::eval {
              /c                 set progress {}
              /c                 if { ![::sa::_dsoUtils::isOptimizationProcess] } {
              /c                     set progress [db::cr..."
[17:52:30.19] /o 
[17:52:30.19] /# Error: One or more circular dependency between outputs 'L'
[17:52:30.25] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[17:54:08.44] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock4d1439c0 msgIndex=4 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task4/sim_script4.tcl 4 saeSession0 1 overwrite 
[17:54:08.44] /o 
[17:54:08.55] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[17:54:08.55] /o 
[17:54:08.56] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:54:08.85] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[17:54:09.19] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[17:54:09.19] /o Netlisting
[17:54:09.25] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[17:54:09.32] /m Information: 
[17:54:09.32] /o Checking "analogLib/ideal_balun/schematic"
[17:54:09.32] /o No rule violations found in "analogLib/ideal_balun/schematic"
[17:54:09.63] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[17:54:09.64] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[17:54:09.72] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[17:54:09.72] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[17:54:09.83] /o 
[17:54:10.10] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[17:54:11.38] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[17:54:14.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session6 testbench:diff_mode_gain) : up to 1 job running workers.
[17:54:20.07] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[17:54:20.08] /# Netlisting and simulation completed for testbench: diff_mode_gain in 12s
[17:54:20.08] /# Evaluating and plotting outputs...
[17:54:20.30] /m Information: Jobs distribution master quit! (PW_GUI-822)
[17:54:20.70] /# Evaluating and plotting completed for testbench: diff_mode_gain in 0s
[17:54:20.74] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[17:57:47.00] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock3f5cf840 msgIndex=5 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task5/sim_script5.tcl 5 saeSession0 1 overwrite 
[17:57:47.00] /o 
[17:57:47.05] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[17:57:47.05] /o 
[17:57:47.06] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:57:47.35] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[17:57:47.68] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[17:57:47.68] /o Netlisting
[17:57:47.74] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[17:57:47.81] /m Information: 
[17:57:47.81] /o Checking "analogLib/ideal_balun/schematic"
[17:57:47.81] /o No rule violations found in "analogLib/ideal_balun/schematic"
[17:57:48.12] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[17:57:48.13] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[17:57:48.13] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[17:57:48.21] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[17:57:48.22] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[17:57:48.32] /o 
[17:57:48.53] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[17:57:49.78] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[17:57:52.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session8 testbench:diff_mode_gain) : up to 1 job running workers.
[17:57:58.57] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[17:57:58.58] /# Netlisting and simulation completed for testbench: diff_mode_gain in 11s
[17:57:58.58] /# Evaluating and plotting outputs...
[17:57:58.78] /m Information: Jobs distribution master quit! (PW_GUI-822)
[17:57:59.13] /# Evaluating and plotting completed for testbench: diff_mode_gain in 1s
[17:57:59.17] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:01:59.16] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock49e144c0 msgIndex=6 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task6/sim_script6.tcl 6 saeSession0 1 overwrite 
[18:01:59.16] /o 
[18:01:59.20] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[18:01:59.21] /o 
[18:01:59.21] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:01:59.50] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[18:01:59.84] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:01:59.84] /o Netlisting
[18:01:59.90] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[18:01:59.98] /m Information: 
[18:01:59.98] /o Checking "analogLib/ideal_balun/schematic"
[18:01:59.98] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:02:00.34] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:02:00.35] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[18:02:00.43] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[18:02:00.44] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[18:02:00.55] /o 
[18:02:00.78] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[18:02:02.02] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[18:02:04.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session9 testbench:diff_mode_gain) : up to 1 job running workers.
[18:02:11.17] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[18:02:11.18] /# Netlisting and simulation completed for testbench: diff_mode_gain in 12s
[18:02:11.18] /# Evaluating and plotting outputs...
[18:02:11.34] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:02:11.52] /# Evaluating and plotting completed for testbench: diff_mode_gain in 0s
[18:02:11.56] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:04:06.10] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock49ab4250 msgIndex=7 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task7/sim_script7.tcl 7 saeSession0 1 overwrite 
[18:04:06.10] /o 
[18:04:06.14] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[18:04:06.14] /o 
[18:04:06.15] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:04:06.43] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[18:04:06.77] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:04:06.77] /o Netlisting
[18:04:06.84] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[18:04:06.95] /m Information: 
[18:04:06.95] /o Checking "analogLib/ideal_balun/schematic"
[18:04:06.95] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:04:07.35] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[18:04:07.36] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:04:07.37] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[18:04:07.45] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[18:04:07.45] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[18:04:07.56] /o 
[18:04:07.78] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[18:04:08.98] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[18:04:11.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session10 testbench:diff_mode_gain) : up to 1 job running workers.
[18:04:18.68] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[18:04:18.69] /# Netlisting and simulation completed for testbench: diff_mode_gain in 12s
[18:04:18.69] /# Evaluating and plotting outputs...
[18:04:18.83] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:04:19.46] /# Evaluating and plotting completed for testbench: diff_mode_gain in 1s
[18:04:19.51] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:05:11.25] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock5343bc60 msgIndex=8 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task8/sim_script8.tcl 8 saeSession0 1 overwrite 
[18:05:11.25] /o 
[18:05:11.29] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[18:05:11.29] /o 
[18:05:11.30] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:05:11.60] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[18:05:11.96] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:05:11.97] /o Netlisting
[18:05:12.04] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[18:05:12.13] /m Information: 
[18:05:12.13] /o Checking "analogLib/ideal_balun/schematic"
[18:05:12.13] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:05:12.60] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:05:12.61] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[18:05:12.69] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[18:05:12.70] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[18:05:12.81] /o 
[18:05:13.02] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[18:05:14.24] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[18:05:17.07] /m Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session11 testbench:diff_mode_gain) : up to 1 job running workers.
[18:05:24.28] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[18:05:24.29] /# Netlisting and simulation completed for testbench: diff_mode_gain in 13s
[18:05:24.29] /# Evaluating and plotting outputs...
[18:05:24.48] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:05:24.71] /# Evaluating and plotting completed for testbench: diff_mode_gain in 0s
[18:05:24.75] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:05:55.39] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock5343bc60 msgIndex=2 rawMsg=idleExit
[18:05:55.39] /o 
[18:05:55.49] /m Information: Exiting simulation server process. (PW_GUI-984)
[18:05:56.20] /o Shutdown time: Mon Sep  8 18:05:56 2025
[18:05:56.20] /o Elapsed session real time: 21.66 minutes
[18:05:56.20] /o Session terminated. Log is at /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/logs/primewave.argershm.2025_9_8_174415_3874231.log
[18:05:56.21] /e Error: {}
