TRACE::2021-06-08.15:49:25::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:25::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:25::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:27::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:27::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.15:49:33::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:33::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-06-08.15:49:33::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper"
		}]
}
TRACE::2021-06-08.15:49:34::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-06-08.15:49:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.15:49:34::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.15:49:34::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.15:49:34::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:34::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-06-08.15:49:34::SCWPlatform::Generating the sources  .
TRACE::2021-06-08.15:49:34::SCWBDomain::Generating boot domain sources.
TRACE::2021-06-08.15:49:34::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.15:49:34::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:34::SCWMssOS::mss does not exists at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:34::SCWMssOS::Creating sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:34::SCWMssOS::Adding the swdes entry, created swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:34::SCWMssOS::updating the scw layer changes to swdes at   /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:34::SCWMssOS::Writing mss at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:34::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-06-08.15:49:34::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-06-08.15:49:34::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-06-08.15:49:34::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-06-08.15:49:35::SCWPlatform::Generating sources Done.
TRACE::2021-06-08.15:49:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.15:49:35::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.15:49:35::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.15:49:35::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.15:49:35::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:35::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:35::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:35::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:35::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-06-08.15:49:35::SCWPlatform::Generating the sources  .
TRACE::2021-06-08.15:49:35::SCWBDomain::Generating boot domain sources.
TRACE::2021-06-08.15:49:35::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-06-08.15:49:35::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:35::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:35::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:35::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:35::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:35::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:35::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-06-08.15:49:35::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:35::SCWMssOS::mss does not exists at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:35::SCWMssOS::Creating sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:35::SCWMssOS::Adding the swdes entry, created swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:35::SCWMssOS::updating the scw layer changes to swdes at   /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:35::SCWMssOS::Writing mss at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:35::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-06-08.15:49:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-06-08.15:49:36::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-06-08.15:49:36::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-06-08.15:49:36::SCWPlatform::Generating sources Done.
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-06-08.15:49:36::SCWMssOS::Could not open the swdb for /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-06-08.15:49:36::SCWMssOS::Could not open the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-06-08.15:49:36::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-06-08.15:49:36::SCWMssOS::Could not open the swdb for /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-06-08.15:49:36::SCWMssOS::Could not open the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-06-08.15:49:36::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.15:49:36::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-08.15:49:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:49:36::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:49:36::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.15:49:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:49:36::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:36::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:36::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:36::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-08.15:49:36::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:36::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:36::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:36::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-08.15:49:36::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.15:49:36::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.15:49:36::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.15:49:36::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:36::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:36::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:36::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:36::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::mss does not exists at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Creating sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Adding the swdes entry, created swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::updating the scw layer changes to swdes at   /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Writing mss at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:36::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-08.15:49:36::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-06-08.15:49:36::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-06-08.15:49:36::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-08.15:49:36::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-06-08.15:49:37::SCWMssOS::Could not open the swdb for /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
KEYINFO::2021-06-08.15:49:37::SCWMssOS::Could not open the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss is not found

TRACE::2021-06-08.15:49:37::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.15:49:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-08.15:49:37::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-08.15:49:37::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-08.15:49:37::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.15:49:37::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-08.15:49:37::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-08.15:49:37::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-08.15:49:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.15:49:37::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-06-08.15:49:37::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-08.15:49:37::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-08.15:49:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.15:49:37::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-06-08.15:49:37::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-08.15:49:37::SCWSystem::Not a boot domain 
LOG::2021-06-08.15:49:37::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-08.15:49:37::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.15:49:37::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-08.15:49:37::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.15:49:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.15:49:37::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-06-08.15:49:37::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.15:49:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.15:49:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-06-08.15:49:37::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-06-08.15:49:37::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-08.15:49:37::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-08.15:49:37::SCWPlatform::Completed generating the artifacts for system configuration mb_es_design_wrapper
TRACE::2021-06-08.15:49:37::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.15:49:37::SCWSystem::Writing the bif file for system config mb_es_design_wrapper
TRACE::2021-06-08.15:49:37::SCWSystem::dir created 
TRACE::2021-06-08.15:49:37::SCWSystem::Writing the bif 
TRACE::2021-06-08.15:49:37::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.15:49:37::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.15:49:37::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.15:49:37::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-08.15:49:37::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-08.15:49:37::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.15:49:37::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-08.15:49:37::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-08.15:49:37::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.15:49:37::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.15:49:37::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-08.15:49:37::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.15:49:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.15:49:37::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-06-08.15:49:37::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-08.15:49:37::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.15:49:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.15:49:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-06-08.15:49:37::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-06-08.15:49:37::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-08.15:49:37::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-08.15:49:37::SCWPlatform::Completed generating the artifacts for system configuration mb_es_design_wrapper
TRACE::2021-06-08.15:49:37::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.15:49:37::SCWSystem::Writing the bif file for system config mb_es_design_wrapper
TRACE::2021-06-08.15:49:37::SCWSystem::dir created 
TRACE::2021-06-08.15:49:37::SCWSystem::Writing the bif 
TRACE::2021-06-08.15:49:37::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.15:49:37::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.15:49:37::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:49:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:49:37::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:49:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:49:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:49:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-08.15:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:49:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:49:37::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:49:37::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.15:49:37::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.15:51:00::SCWPlatform::Clearing the existing platform
TRACE::2021-06-08.15:51:00::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-08.15:51:00::SCWBDomain::clearing the fsbl build
TRACE::2021-06-08.15:51:00::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:00::SCWBDomain::clearing the pmufw build
TRACE::2021-06-08.15:51:00::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:00::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:00::SCWSystem::Clearing the domains completed.
TRACE::2021-06-08.15:51:00::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-08.15:51:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:00::SCWPlatform::Removing the HwDB with name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWReader::Active system found as  mb_es_design_wrapper
TRACE::2021-06-08.15:51:05::SCWReader::Handling sysconfig mb_es_design_wrapper
TRACE::2021-06-08.15:51:05::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.15:51:05::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.15:51:05::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.15:51:05::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.15:51:05::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-08.15:51:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:51:05::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:51:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:51:05::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:51:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.15:51:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWReader::No isolation master present  
TRACE::2021-06-08.15:51:05::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.15:51:05::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.15:51:05::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.15:51:05::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:05::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:05::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.15:51:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:51:06::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-06-08.15:51:06::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:51:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:51:06::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:51:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.15:51:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWReader::No isolation master present  
TRACE::2021-06-08.15:51:06::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.15:51:06::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.15:51:06::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.15:51:06::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:06::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-08.15:51:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:51:06::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:51:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:51:06::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:51:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.15:51:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:06::SCWReader::No isolation master present  
TRACE::2021-06-08.15:51:33::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:33::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:33::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:33::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:33::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:33::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:33::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:33::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:33::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:33::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:33::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::In reload Mss file.
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-06-08.15:51:34::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-08.15:51:34::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-06-08.15:51:34::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.15:51:34::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.15:51:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:51:34::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:34::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:34::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:34::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-06-08.15:51:34::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:51:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:51:34::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:51:34::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:34::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:51:57::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:57::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:57::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:57::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:57::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:57::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:57::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:57::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:57::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:57::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::In reload Mss file.
TRACE::2021-06-08.15:51:58::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:58::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:58::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:58::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:58::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

KEYINFO::2021-06-08.15:51:58::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-06-08.15:51:58::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-06-08.15:51:58::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.15:51:58::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_0
TRACE::2021-06-08.15:51:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:51:58::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:51:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:51:58::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:51:58::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:51:58::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:51:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:51:58::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:58::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:51:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:51:58::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_0||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:51:58::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:51:58::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
LOG::2021-06-08.15:58:54::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-08.15:58:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.15:58:54::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-08.15:58:54::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-08.15:58:54::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-08.15:58:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.15:58:54::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-06-08.15:58:54::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:58:54::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:58:54::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:58:54::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:58:54::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:58:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:58:54::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:58:54::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:58:54::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:58:54::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:58:54::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:58:54::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-06-08.15:58:54::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.15:58:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.15:58:54::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-06-08.15:58:54::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zyn
TRACE::2021-06-08.15:58:54::SCWBDomain::qmp_fsbl_bsp'

TRACE::2021-06-08.15:58:54::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-08.15:58:54::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:58:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:54::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:54::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:54::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:58:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:54::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:54::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:54::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:58:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-08.15:58:54::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-06-08.15:58:54::SCWBDomain::t-lto-objects"

TRACE::2021-06-08.15:58:54::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-08.15:58:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:54::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:54::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:54::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:58:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:58:54::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-06-08.15:58:54::SCWBDomain::-lto-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:55::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:55::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:55::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:55::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-08.15:58:55::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-06-08.15:58:55::SCWBDomain::lto-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:55::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:55::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:55::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:55::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:55::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:55::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:58:55::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-06-08.15:58:55::SCWBDomain::fat-lto-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:55::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:55::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:55::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:55::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:58:55::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-06-08.15:58:55::SCWBDomain::fat-lto-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-08.15:58:55::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2021-06-08.15:58:55::SCWBDomain::-ffat-lto-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:55::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:55::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:55::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:55::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-08.15:58:55::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-06-08.15:58:55::SCWBDomain::lto-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-08.15:58:55::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-06-08.15:58:55::SCWBDomain::to-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:55::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:55::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:55::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:55::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:55::SCWBDomain::objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:55::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:55::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:55::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:55::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:55::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:55::SCWBDomain::ects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Compiling xilpm library

TRACE::2021-06-08.15:58:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:58:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:55::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:55::SCWBDomain::ects"

TRACE::2021-06-08.15:58:55::SCWBDomain::Compiling dpdma

TRACE::2021-06-08.15:58:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:58:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:56::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:56::SCWBDomain::ects"

TRACE::2021-06-08.15:58:56::SCWBDomain::Compiling dppsu

TRACE::2021-06-08.15:58:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-08.15:58:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:56::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:56::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:56::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-08.15:58:57::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:58:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:57::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:57::SCWBDomain::ects"

TRACE::2021-06-08.15:58:57::SCWBDomain::Compiling avbuf

TRACE::2021-06-08.15:58:58::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-08.15:58:58::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-08.15:58:58::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-06-08.15:58:58::SCWBDomain::t-lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:58:58::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-06-08.15:58:58::SCWBDomain::-lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:58:58::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-06-08.15:58:58::SCWBDomain::fat-lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:58:58::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-06-08.15:58:58::SCWBDomain::fat-lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-08.15:58:58::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-06-08.15:58:58::SCWBDomain::lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-08.15:58:58::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-06-08.15:58:58::SCWBDomain::to-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-08.15:58:58::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2021-06-08.15:58:58::SCWBDomain::-ffat-lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-08.15:58:58::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-06-08.15:58:58::SCWBDomain::lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-08.15:58:58::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-06-08.15:58:58::SCWBDomain::to-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:58:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-06-08.15:58:58::SCWBDomain::-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:58:58::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-06-08.15:58:58::SCWBDomain::-lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:58::SCWBDomain::ects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:58::SCWBDomain::ects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:58:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-06-08.15:58:58::SCWBDomain::objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:58:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-06-08.15:58:58::SCWBDomain::bjects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:58::SCWBDomain::ects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:58:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-06-08.15:58:58::SCWBDomain::ects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:58:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-06-08.15:58:58::SCWBDomain::jects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:58:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-06-08.15:58:58::SCWBDomain::o-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-08.15:58:58::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2021-06-08.15:58:58::SCWBDomain::at-lto-objects"

TRACE::2021-06-08.15:58:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:58:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:58:58::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-06-08.15:58:58::SCWBDomain::-lto-objects"

TRACE::2021-06-08.15:59:00::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-08.15:59:00::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-08.15:59:00::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xipipsu_sinit.o 
TRACE::2021-06-08.15:59:00::SCWBDomain::psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscu
TRACE::2021-06-08.15:59:00::SCWBDomain::gic_intr.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xr
TRACE::2021-06-08.15:59:00::SCWBDomain::esetps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/l
TRACE::2021-06-08.15:59:00::SCWBDomain::ib/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu
TRACE::2021-06-08.15:59:00::SCWBDomain::_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_
TRACE::2021-06-08.15:59:00::SCWBDomain::device.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortex
TRACE::2021-06-08.15:59:00::SCWBDomain::a53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_
TRACE::2021-06-08.15:59:00::SCWBDomain::cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedf
TRACE::2021-06-08.15:59:00::SCWBDomain::actor.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selfte
TRACE::2021-06-08.15:59:00::SCWBDomain::st.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/x
TRACE::2021-06-08.15:59:00::SCWBDomain::gpiops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/li
TRACE::2021-06-08.15:59:00::SCWBDomain::b/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/inbyte.o psu_cortexa
TRACE::2021-06-08.15:59:00::SCWBDomain::53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.
TRACE::2021-06-08.15:59:00::SCWBDomain::o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib
TRACE::2021-06-08.15:59:00::SCWBDomain::/xipipsu_buf.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwd
TRACE::2021-06-08.15:59:00::SCWBDomain::tps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-06-08.15:59:00::SCWBDomain::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53
TRACE::2021-06-08.15:59:00::SCWBDomain::_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cort
TRACE::2021-06-08.15:59:00::SCWBDomain::exa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o p
TRACE::2021-06-08.15:59:00::SCWBDomain::su_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbps
TRACE::2021-06-08.15:59:00::SCWBDomain::u_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa5
TRACE::2021-06-08.15:59:00::SCWBDomain::3_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_corte
TRACE::2021-06-08.15:59:00::SCWBDomain::xa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_se
TRACE::2021-06-08.15:59:00::SCWBDomain::lftest.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/
TRACE::2021-06-08.15:59:00::SCWBDomain::lib/xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_
TRACE::2021-06-08.15:59:00::SCWBDomain::0/lib/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu
TRACE::2021-06-08.15:59:00::SCWBDomain::_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cor
TRACE::2021-06-08.15:59:00::SCWBDomain::texa53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/
TRACE::2021-06-08.15:59:00::SCWBDomain::lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xpciepsu_caps.
TRACE::2021-06-08.15:59:00::SCWBDomain::o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write
TRACE::2021-06-08.15:59:00::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpciepsu_sinit.o psu_cortexa
TRACE::2021-06-08.15:59:00::SCWBDomain::53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xpciepsu_g.o psu
TRACE::2021-06-08.15:59:00::SCWBDomain::_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xe
TRACE::2021-06-08.15:59:00::SCWBDomain::macps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/
TRACE::2021-06-08.15:59:00::SCWBDomain::xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xipipsu.o psu_cort
TRACE::2021-06-08.15:59:00::SCWBDomain::exa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0
TRACE::2021-06-08.15:59:00::SCWBDomain::/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/kill.o psu_cort
TRACE::2021-06-08.15:59:00::SCWBDomain::exa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_
TRACE::2021-06-08.15:59:00::SCWBDomain::intr.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/
TRACE::2021-06-08.15:59:00::SCWBDomain::lib/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_
TRACE::2021-06-08.15:59:00::SCWBDomain::0/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa
TRACE::2021-06-08.15:59:00::SCWBDomain::53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_
TRACE::2021-06-08.15:59:00::SCWBDomain::cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon
TRACE::2021-06-08.15:59:00::SCWBDomain::.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xpciepsu
TRACE::2021-06-08.15:59:00::SCWBDomain::_ep.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_
TRACE::2021-06-08.15:59:00::SCWBDomain::g.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xttcps.o

TRACE::2021-06-08.15:59:00::SCWBDomain::Finished building libraries

TRACE::2021-06-08.15:59:00::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynq
TRACE::2021-06-08.15:59:00::SCWBDomain::mp_fsbl_bsp'

TRACE::2021-06-08.15:59:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-06-08.15:59:00::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-06-08.15:59:00::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-06-08.15:59:01::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-06-08.15:59:01::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-06-08.15:59:01::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-06-08.15:59:01::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-06-08.15:59:01::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-06-08.15:59:01::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-06-08.15:59:01::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-06-08.15:59:01::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-06-08.15:59:01::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-06-08.15:59:02::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-06-08.15:59:02::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-06-08.15:59:03::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-06-08.15:59:03::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-06-08.15:59:03::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-06-08.15:59:03::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-06-08.15:59:03::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-06-08.15:59:03::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-06-08.15:59:03::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-06-08.15:59:03::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-06-08.15:59:03::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-06-08.15:59:03::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-08.15:59:03::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsb
TRACE::2021-06-08.15:59:03::SCWBDomain::l_plpartition_valid.o  xfsbl_bs.o  xfsbl_misc_drivers.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsb
TRACE::2021-06-08.15:59:03::SCWBDomain::l_ddr_init.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_nand.o  xfsbl_rsa
TRACE::2021-06-08.15:59:03::SCWBDomain::_sha.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ff
TRACE::2021-06-08.15:59:03::SCWBDomain::at-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2021-06-08.15:59:03::SCWBDomain::art-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                        
TRACE::2021-06-08.15:59:03::SCWBDomain::                                                                                         -n  -Wl,--gc-sections -Lzynqmp_fsbl_bs
TRACE::2021-06-08.15:59:03::SCWBDomain::p/psu_cortexa53_0/lib -Tlscript.ld

LOG::2021-06-08.15:59:06::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-08.15:59:06::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-08.15:59:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.15:59:06::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-06-08.15:59:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:59:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:59:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:59:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.15:59:06::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:06::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:06::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:06::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.15:59:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:59:06::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:06::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-06-08.15:59:06::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.15:59:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.15:59:06::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-06-08.15:59:06::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zy
TRACE::2021-06-08.15:59:06::SCWBDomain::nqmp_pmufw_bsp'

TRACE::2021-06-08.15:59:06::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-08.15:59:06::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-08.15:59:06::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.15:59:06::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-08.15:59:06::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.15:59:06::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-08.15:59:06::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.15:59:06::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-08.15:59:06::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.15:59:06::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-08.15:59:06::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.15:59:06::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-08.15:59:06::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:59:06::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.15:59:06::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-08.15:59:06::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:06::SCWBDomain::Compiling dpdma

TRACE::2021-06-08.15:59:07::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:59:07::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.15:59:07::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-08.15:59:07::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:07::SCWBDomain::Compiling dppsu

TRACE::2021-06-08.15:59:07::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-08.15:59:07::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:07::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:07::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:07::SCWBDomain::Compiling Xilskey Library

TRACE::2021-06-08.15:59:08::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-08.15:59:08::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:08::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:08::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:08::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.15:59:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-08.15:59:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Compiling avbuf

TRACE::2021-06-08.15:59:09::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-08.15:59:09::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-08.15:59:09::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-08.15:59:09::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.15:59:09::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-08.15:59:09::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.15:59:09::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-08.15:59:09::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.15:59:09::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-08.15:59:09::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.15:59:09::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-08.15:59:09::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.15:59:09::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-08.15:59:09::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.15:59:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-08.15:59:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.15:59:09::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-08.15:59:09::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.15:59:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-08.15:59:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.15:59:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-08.15:59:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.15:59:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-08.15:59:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-08.15:59:09::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-06-08.15:59:09::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.15:59:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-08.15:59:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.15:59:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-08.15:59:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.15:59:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-08.15:59:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.15:59:09::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-08.15:59:09::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.15:59:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-08.15:59:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.15:59:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-08.15:59:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.15:59:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-08.15:59:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.15:59:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-08.15:59:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.15:59:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-08.15:59:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.15:59:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-08.15:59:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:59:09::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.15:59:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-08.15:59:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-08.15:59:09::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2021-06-08.15:59:11::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-08.15:59:11::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-08.15:59:11::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xpciepsu_g.o 
TRACE::2021-06-08.15:59:11::SCWBDomain::psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xiicps_hw.
TRACE::2021-06-08.15:59:11::SCWBDomain::o psu_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/m
TRACE::2021-06-08.15:59:11::SCWBDomain::icroblaze_invalidate_dcache_range.o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/microblaze_invalidate_icache.o psu_pmu_0/lib
TRACE::2021-06-08.15:59:11::SCWBDomain::/fcntl.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xcanps_selftes
TRACE::2021-06-08.15:59:11::SCWBDomain::t.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xcanps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_
TRACE::2021-06-08.15:59:11::SCWBDomain::0/lib/xzdma_g.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xcanps_g.o psu_
TRACE::2021-06-08.15:59:11::SCWBDomain::pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xgpio
TRACE::2021-06-08.15:59:11::SCWBDomain::ps_selftest.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps_intr.o ps
TRACE::2021-06-08.15:59:11::SCWBDomain::u_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/
TRACE::2021-06-08.15:59:11::SCWBDomain::lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/xemacps_hw.o 
TRACE::2021-06-08.15:59:11::SCWBDomain::psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xresetps_g.o psu
TRACE::2021-06-08.15:59:11::SCWBDomain::_pmu_0/lib/xxxvethernet.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xsdps_op
TRACE::2021-06-08.15:59:11::SCWBDomain::tions.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xil_testio.o p
TRACE::2021-06-08.15:59:11::SCWBDomain::su_pmu_0/lib/_exit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xpciepsu_ep.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/microblaze_disabl
TRACE::2021-06-08.15:59:11::SCWBDomain::e_exceptions.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xgpiops_
TRACE::2021-06-08.15:59:11::SCWBDomain::g.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xemacps_intr.o
TRACE::2021-06-08.15:59:11::SCWBDomain:: psu_pmu_0/lib/xcanps_hw.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xusbp
TRACE::2021-06-08.15:59:11::SCWBDomain::su_command.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xcsudma.o psu_pm
TRACE::2021-06-08.15:59:11::SCWBDomain::u_0/lib/xuartps_options.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xpciepsu.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/li
TRACE::2021-06-08.15:59:11::SCWBDomain::b/xgpiops_hw.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_enable_dcache.o p
TRACE::2021-06-08.15:59:11::SCWBDomain::su_pmu_0/lib/xxxvethernet_sinit.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/l
TRACE::2021-06-08.15:59:11::SCWBDomain::ib/xuartps.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xrtcpsu_sinit.o psu
TRACE::2021-06-08.15:59:11::SCWBDomain::_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xiicps_sin
TRACE::2021-06-08.15:59:11::SCWBDomain::it.o psu_pmu_0/lib/xxxvethernet_g.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/outbyte.o psu_pmu_0/lib/xusbpsu_
TRACE::2021-06-08.15:59:11::SCWBDomain::intr.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xpciepsu_caps.o psu_pmu_0/lib/xcanps_intr.o p
TRACE::2021-06-08.15:59:11::SCWBDomain::su_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xpciepsu_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/
TRACE::2021-06-08.15:59:11::SCWBDomain::lib/xcsudma_g.o psu_pmu_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_interrupt_
TRACE::2021-06-08.15:59:11::SCWBDomain::handler.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/microblaze_exce
TRACE::2021-06-08.15:59:11::SCWBDomain::ption_handler.o psu_pmu_0/lib/xemacps_control.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/microblaze_flus
TRACE::2021-06-08.15:59:11::SCWBDomain::h_dcache.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xvidc_edid.
TRACE::2021-06-08.15:59:11::SCWBDomain::o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xttcp
TRACE::2021-06-08.15:59:11::SCWBDomain::s_options.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu
TRACE::2021-06-08.15:59:11::SCWBDomain::_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/microblaze_e
TRACE::2021-06-08.15:59:11::SCWBDomain::nable_interrupts.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xuartps_
TRACE::2021-06-08.15:59:11::SCWBDomain::intr.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xu
TRACE::2021-06-08.15:59:11::SCWBDomain::artps_selftest.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_
TRACE::2021-06-08.15:59:11::SCWBDomain::0/lib/xsdps_sinit.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib
TRACE::2021-06-08.15:59:11::SCWBDomain::/xsdps_g.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/microblaze_flush_dcac
TRACE::2021-06-08.15:59:11::SCWBDomain::he_range.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/xii
TRACE::2021-06-08.15:59:11::SCWBDomain::cps.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xcanps.o psu_pmu_0/lib/microblaze_interrupts_g.o p
TRACE::2021-06-08.15:59:11::SCWBDomain::su_pmu_0/lib/microblaze_selftest.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xqspipsu_hw.o

TRACE::2021-06-08.15:59:12::SCWBDomain::Finished building libraries

TRACE::2021-06-08.15:59:12::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zyn
TRACE::2021-06-08.15:59:12::SCWBDomain::qmp_pmufw_bsp'

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:12::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-06-08.15:59:12::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-06-08.15:59:12::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-06-08.15:59:12::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-06-08.15:59:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-06-08.15:59:12::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-06-08.15:59:12::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-06-08.15:59:12::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-06-08.15:59:12::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-06-08.15:59:12::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-06-08.15:59:12::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-06-08.15:59:12::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:13::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:13::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:13::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-06-08.15:59:13::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-06-08.15:59:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-06-08.15:59:13::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:13::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-06-08.15:59:13::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-06-08.15:59:13::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-06-08.15:59:13::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:13::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-06-08.15:59:13::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-06-08.15:59:13::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-06-08.15:59:13::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-06-08.15:59:14::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-06-08.15:59:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-06-08.15:59:14::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:14::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-06-08.15:59:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-06-08.15:59:14::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:14::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-06-08.15:59:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-06-08.15:59:14::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:14::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-06-08.15:59:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-06-08.15:59:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-06-08.15:59:14::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:14::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-06-08.15:59:14::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-06-08.15:59:14::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-06-08.15:59:15::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:15::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-06-08.15:59:15::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-06-08.15:59:15::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:15::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-06-08.15:59:15::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-06-08.15:59:15::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-06-08.15:59:15::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-06-08.15:59:15::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-06-08.15:59:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-06-08.15:59:15::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-06-08.15:59:15::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-08.15:59:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-06-08.15:59:16::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-08.15:59:16::SCWBDomain::mb-gcc -o pmufw.elf  pm_master.o  xpfw_interrupts.o  xpfw_mod_em.o  xpfw_error_manager.o  xpfw_restart.o  xpfw_mod_legacy.o  pm
TRACE::2021-06-08.15:59:16::SCWBDomain::_requirement.o  xpfw_mod_common.o  pm_node_reset.o  pm_sram.o  xpfw_mod_ultra96.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xp
TRACE::2021-06-08.15:59:16::SCWBDomain::u.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_notifier.o  xpfw_aib.o  xpfw_events.o  pm_binding.o  pm_mmio_access.o  pm_slave.o  pm
TRACE::2021-06-08.15:59:16::SCWBDomain::_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  pm_qspi.o  xpfw_mod_dap.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_rtc.o  xpfw_rom_interface.
TRACE::2021-06-08.15:59:16::SCWBDomain::o  pm_csudma.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  idle_hooks.o  xpfw_crc.o  xpfw_ipi_manag
TRACE::2021-06-08.15:59:16::SCWBDomain::er.o  xpfw_user_startup.o  xpfw_platform.o  pm_extern.o  pm_clock.o  xpfw_core.o  xpfw_module.o  pm_periph.o  pm_pll.o  pm_hook
TRACE::2021-06-08.15:59:16::SCWBDomain::s.o  pm_gpp.o  xpfw_mod_rpu.o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  pm_node.o  xpfw_start.o  -MMD -MP      -mli
TRACE::2021-06-08.15:59:16::SCWBDomain::ttle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-l
TRACE::2021-06-08.15:59:16::SCWBDomain::xil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2021-06-08.15:59:16::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2021-06-08.15:59:16::SCWBDomain::                                                         -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_
TRACE::2021-06-08.15:59:16::SCWBDomain::pmu_0/lib -Tlscript.ld

LOG::2021-06-08.15:59:17::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-08.15:59:17::SCWSystem::Not a boot domain 
LOG::2021-06-08.15:59:17::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-08.15:59:17::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.15:59:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.15:59:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.15:59:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.15:59:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.15:59:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.15:59:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.15:59:17::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:17::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:17::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:17::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:59:17::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:59:17::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:17::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:59:17::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:17::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:59:17::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:17::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:17::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:17::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-08.15:59:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.15:59:17::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:17::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-08.15:59:17::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.15:59:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.15:59:17::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-06-08.15:59:17::SCWMssOS::doing bsp build ... 
TRACE::2021-06-08.15:59:17::SCWMssOS::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-06-08.15:59:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-08.15:59:17::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:59:17::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-08.15:59:17::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:59:17::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:59:17::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-08.15:59:17::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-08.15:59:17::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:17::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:59:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:59:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:17::SCWMssOS::Compiling dpdma

TRACE::2021-06-08.15:59:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:59:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:59:18::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:18::SCWMssOS::Compiling dppsu

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:59:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Compiling avbuf

TRACE::2021-06-08.15:59:19::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-06-08.15:59:19::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-08.15:59:19::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:59:19::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-08.15:59:19::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-08.15:59:19::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-08.15:59:19::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:59:19::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-08.15:59:19::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:59:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:59:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-08.15:59:19::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:59:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:59:19::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-08.15:59:19::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:59:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:59:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-08.15:59:19::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:59:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:59:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:59:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-08.15:59:19::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-08.15:59:19::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:59:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-08.15:59:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-08.15:59:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-08.15:59:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-08.15:59:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-08.15:59:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-08.15:59:22::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-06-08.15:59:22::SCWMssOS::make --no-print-directory archive

TRACE::2021-06-08.15:59:22::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xttcps_g.o psu_cor
TRACE::2021-06-08.15:59:22::SCWMssOS::texa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/abort.o
TRACE::2021-06-08.15:59:22::SCWMssOS:: psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xre
TRACE::2021-06-08.15:59:22::SCWMssOS::setps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/li
TRACE::2021-06-08.15:59:22::SCWMssOS::b/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu_
TRACE::2021-06-08.15:59:22::SCWMssOS::cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_d
TRACE::2021-06-08.15:59:22::SCWMssOS::evice.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa
TRACE::2021-06-08.15:59:22::SCWMssOS::53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cor
TRACE::2021-06-08.15:59:22::SCWMssOS::texa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedfact
TRACE::2021-06-08.15:59:22::SCWMssOS::or.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selftest.
TRACE::2021-06-08.15:59:22::SCWMssOS::o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xg
TRACE::2021-06-08.15:59:22::SCWMssOS::piops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib
TRACE::2021-06-08.15:59:22::SCWMssOS::/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa
TRACE::2021-06-08.15:59:22::SCWMssOS::53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_
TRACE::2021-06-08.15:59:22::SCWMssOS::options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/sle
TRACE::2021-06-08.15:59:22::SCWMssOS::ep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xresetps_sin
TRACE::2021-06-08.15:59:22::SCWMssOS::it.o psu_cortexa53_0/lib/xpciepsu_ep.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/x
TRACE::2021-06-08.15:59:22::SCWMssOS::rtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/l
TRACE::2021-06-08.15:59:22::SCWMssOS::ib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa5
TRACE::2021-06-08.15:59:22::SCWMssOS::3_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o psu_c
TRACE::2021-06-08.15:59:22::SCWMssOS::ortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbpsu_si
TRACE::2021-06-08.15:59:22::SCWMssOS::nit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/
TRACE::2021-06-08.15:59:22::SCWMssOS::lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53
TRACE::2021-06-08.15:59:22::SCWMssOS::_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_selfte
TRACE::2021-06-08.15:59:22::SCWMssOS::st.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/lib/
TRACE::2021-06-08.15:59:22::SCWMssOS::xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/li
TRACE::2021-06-08.15:59:22::SCWMssOS::b/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu_cor
TRACE::2021-06-08.15:59:22::SCWMssOS::texa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa
TRACE::2021-06-08.15:59:22::SCWMssOS::53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/
TRACE::2021-06-08.15:59:22::SCWMssOS::unlink.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_corte
TRACE::2021-06-08.15:59:22::SCWMssOS::xa53_0/lib/xpciepsu_caps.o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o 
TRACE::2021-06-08.15:59:22::SCWMssOS::psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpc
TRACE::2021-06-08.15:59:22::SCWMssOS::iepsu_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa
TRACE::2021-06-08.15:59:22::SCWMssOS::53_0/lib/xpciepsu_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler
TRACE::2021-06-08.15:59:22::SCWMssOS::.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getp
TRACE::2021-06-08.15:59:22::SCWMssOS::id.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53
TRACE::2021-06-08.15:59:22::SCWMssOS::_0/lib/xipipsu.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xua
TRACE::2021-06-08.15:59:22::SCWMssOS::rtps_hw.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortex
TRACE::2021-06-08.15:59:22::SCWMssOS::a53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xvidc_edid_e
TRACE::2021-06-08.15:59:22::SCWMssOS::xt.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xz
TRACE::2021-06-08.15:59:22::SCWMssOS::dma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/
TRACE::2021-06-08.15:59:22::SCWMssOS::xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0
TRACE::2021-06-08.15:59:22::SCWMssOS::/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cort
TRACE::2021-06-08.15:59:22::SCWMssOS::exa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon.o p
TRACE::2021-06-08.15:59:22::SCWMssOS::su_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xemacps_sini
TRACE::2021-06-08.15:59:22::SCWMssOS::t.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xresetps_g.o p
TRACE::2021-06-08.15:59:22::SCWMssOS::su_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xcoresightpsdcc.o

TRACE::2021-06-08.15:59:22::SCWMssOS::Finished building libraries

TRACE::2021-06-08.15:59:22::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.15:59:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.15:59:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.15:59:22::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-08.15:59:22::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-08.15:59:22::SCWPlatform::Completed generating the artifacts for system configuration mb_es_design_wrapper
TRACE::2021-06-08.15:59:22::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.15:59:22::SCWSystem::Writing the bif file for system config mb_es_design_wrapper
TRACE::2021-06-08.15:59:22::SCWSystem::dir created 
TRACE::2021-06-08.15:59:22::SCWSystem::Writing the bif 
TRACE::2021-06-08.15:59:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.15:59:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.15:59:22::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.15:59:22::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:59:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:59:22::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:59:22::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:59:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:59:22::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:59:22::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.15:59:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.15:59:22::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:59:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:59:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:59:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:59:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:59:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:59:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:59:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:59:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:59:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.15:59:22::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.15:59:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.15:59:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.15:59:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_2
TRACE::2021-06-08.15:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.15:59:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.15:59:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.15:59:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:38::SCWPlatform::Clearing the existing platform
TRACE::2021-06-08.16:52:38::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-08.16:52:38::SCWBDomain::clearing the fsbl build
TRACE::2021-06-08.16:52:38::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:38::SCWBDomain::clearing the pmufw build
TRACE::2021-06-08.16:52:38::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:38::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:38::SCWSystem::Clearing the domains completed.
TRACE::2021-06-08.16:52:38::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-08.16:52:38::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:38::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:38::SCWPlatform::Removing the HwDB with name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:38::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWReader::Active system found as  mb_es_design_wrapper
TRACE::2021-06-08.16:52:43::SCWReader::Handling sysconfig mb_es_design_wrapper
TRACE::2021-06-08.16:52:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.16:52:43::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-08.16:52:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.16:52:43::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:52:43::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:52:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.16:52:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWReader::No isolation master present  
TRACE::2021-06-08.16:52:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.16:52:43::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.16:52:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.16:52:43::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-06-08.16:52:43::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:52:43::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:52:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.16:52:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWReader::No isolation master present  
TRACE::2021-06-08.16:52:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.16:52:43::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:52:43::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-08.16:52:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.16:52:43::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:52:43::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:52:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.16:52:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:52:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:52:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:52:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:52:43::SCWReader::No isolation master present  
TRACE::2021-06-08.16:52:59::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:59::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:59::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.16:52:59::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:52:59::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-08.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:05::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:53:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:53:05::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:05::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-08.16:53:05::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:53:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:53:05::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:05::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-08.16:53:05::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:53:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:53:05::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-08.16:53:05::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.16:53:10::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:10::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-08.16:53:10::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:10::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.16:53:10::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:10::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-08.16:53:10::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:10::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:10::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:10::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:10::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:10::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:10::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:10::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:10::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:10::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:10::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:10::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:10::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:10::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:10::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:10::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:10::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:10::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-08.16:53:19::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-08.16:53:19::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.16:53:19::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-08.16:53:19::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-08.16:53:19::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-08.16:53:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.16:53:19::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-06-08.16:53:19::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-08.16:53:19::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-08.16:53:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.16:53:19::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-06-08.16:53:19::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-08.16:53:19::SCWSystem::Not a boot domain 
LOG::2021-06-08.16:53:19::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-08.16:53:19::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.16:53:19::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.16:53:19::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.16:53:19::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.16:53:19::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.16:53:19::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.16:53:19::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-08.16:53:19::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.16:53:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.16:53:19::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-06-08.16:53:19::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-08.16:53:19::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.16:53:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.16:53:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.16:53:19::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-08.16:53:19::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-08.16:53:19::SCWPlatform::Completed generating the artifacts for system configuration mb_es_design_wrapper
TRACE::2021-06-08.16:53:19::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.16:53:19::SCWSystem::Writing the bif file for system config mb_es_design_wrapper
TRACE::2021-06-08.16:53:19::SCWSystem::dir created 
TRACE::2021-06-08.16:53:19::SCWSystem::Writing the bif 
TRACE::2021-06-08.16:53:19::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.16:53:19::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.16:53:19::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.16:53:19::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:53:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:53:19::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:19::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:53:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:53:19::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:19::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.16:53:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.16:53:19::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.16:53:19::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.16:53:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.16:53:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.16:53:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_6
TRACE::2021-06-08.16:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.16:53:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.16:53:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.16:53:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:45::SCWPlatform::Clearing the existing platform
TRACE::2021-06-08.18:23:45::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-08.18:23:45::SCWBDomain::clearing the fsbl build
TRACE::2021-06-08.18:23:45::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:45::SCWBDomain::clearing the pmufw build
TRACE::2021-06-08.18:23:45::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:45::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:45::SCWSystem::Clearing the domains completed.
TRACE::2021-06-08.18:23:45::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-08.18:23:45::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:45::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:45::SCWPlatform::Removing the HwDB with name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:45::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWReader::Active system found as  mb_es_design_wrapper
TRACE::2021-06-08.18:23:51::SCWReader::Handling sysconfig mb_es_design_wrapper
TRACE::2021-06-08.18:23:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.18:23:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.18:23:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.18:23:51::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.18:23:51::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-08.18:23:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:23:51::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:23:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:23:51::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:23:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.18:23:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWReader::No isolation master present  
TRACE::2021-06-08.18:23:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.18:23:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.18:23:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.18:23:51::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:51::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:51::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:51::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-08.18:23:51::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:51::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.18:23:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:23:52::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:23:52::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:23:52::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:23:52::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-06-08.18:23:52::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:23:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:23:52::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:23:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.18:23:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:23:52::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWReader::No isolation master present  
TRACE::2021-06-08.18:23:52::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.18:23:52::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-08.18:23:52::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-08.18:23:52::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:23:52::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-08.18:23:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:23:52::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:23:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:23:52::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:23:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.18:23:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:23:52::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:23:52::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:23:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:23:52::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:23:52::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:23:52::SCWReader::No isolation master present  
TRACE::2021-06-08.18:23:55::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:55::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:55::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.18:23:55::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:23:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:00::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_9
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:00::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_9
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_8
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:00::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_9
TRACE::2021-06-08.18:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:00::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:24:00::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:00::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-08.18:24:00::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:24:00::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:00::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-08.18:24:00::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:24:00::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-08.18:24:00::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:00::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:00::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.18:24:06::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:06::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-08.18:24:06::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:06::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-08.18:24:06::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:06::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-08.18:24:06::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:06::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:06::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:06::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:06::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:06::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:06::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:06::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-08.18:24:17::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-08.18:24:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.18:24:17::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-08.18:24:17::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-08.18:24:17::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-08.18:24:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.18:24:17::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-06-08.18:24:17::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-08.18:24:17::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-08.18:24:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-08.18:24:17::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-06-08.18:24:17::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-08.18:24:17::SCWSystem::Not a boot domain 
LOG::2021-06-08.18:24:17::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-08.18:24:17::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.18:24:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.18:24:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.18:24:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-08.18:24:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.18:24:17::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-08.18:24:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:17::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:17::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:17::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-08.18:24:17::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.18:24:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.18:24:17::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-06-08.18:24:17::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-08.18:24:17::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.18:24:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.18:24:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.18:24:17::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-08.18:24:17::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-08.18:24:17::SCWPlatform::Completed generating the artifacts for system configuration mb_es_design_wrapper
TRACE::2021-06-08.18:24:17::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.18:24:17::SCWSystem::Writing the bif file for system config mb_es_design_wrapper
TRACE::2021-06-08.18:24:17::SCWSystem::dir created 
TRACE::2021-06-08.18:24:17::SCWSystem::Writing the bif 
TRACE::2021-06-08.18:24:17::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.18:24:17::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.18:24:17::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.18:24:17::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:24:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:24:17::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:17::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:24:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:24:17::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:17::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-08.18:24:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-08.18:24:17::SCWMssOS::Commit changes completed.
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:17::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:17::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:17::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:17::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:17::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:17::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:17::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:17::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:17::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.18:24:17::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-08.18:24:17::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-08.18:24:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-08.18:24:17::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_10
TRACE::2021-06-08.18:24:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:24:17::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-08.18:24:17::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-08.18:24:17::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:11::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:11::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:11::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:13::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:13::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:13::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWReader::Active system found as  mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWReader::Handling sysconfig mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-09.11:05:19::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-09.11:05:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-09.11:05:19::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:05:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:05:19::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-09.11:05:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWReader::No isolation master present  
TRACE::2021-06-09.11:05:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.11:05:19::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-09.11:05:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-09.11:05:19::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-06-09.11:05:19::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:05:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:05:19::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-09.11:05:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWReader::No isolation master present  
TRACE::2021-06-09.11:05:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-09.11:05:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:19::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-09.11:05:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-09.11:05:19::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:05:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:05:19::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-09.11:05:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:19::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:19::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:19::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:19::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:19::SCWReader::No isolation master present  
TRACE::2021-06-09.11:05:39::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:39::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:39::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.11:05:39::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:44::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:44::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:44::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-09.11:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:44::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:05:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:05:44::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:44::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-09.11:05:44::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:05:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:05:44::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:44::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-09.11:05:44::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:05:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:05:44::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-09.11:05:44::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:44::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:44::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:44::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-09.11:05:49::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:05:49::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-09.11:05:49::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:49::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-09.11:05:49::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:49::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-09.11:05:49::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:05:49::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:49::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:49::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:05:49::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:49::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:49::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:49::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:49::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:05:49::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:49::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:49::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:05:49::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:05:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:05:49::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:05:49::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:05:49::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:05:49::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:05:49::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-09.11:06:21::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-09.11:06:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-09.11:06:21::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-09.11:06:21::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-09.11:06:21::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-09.11:06:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-09.11:06:21::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-06-09.11:06:21::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-09.11:06:21::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-09.11:06:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-09.11:06:21::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-06-09.11:06:21::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-09.11:06:21::SCWSystem::Not a boot domain 
LOG::2021-06-09.11:06:21::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-09.11:06:21::SCWDomain::Generating domain artifcats
TRACE::2021-06-09.11:06:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-09.11:06:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-09.11:06:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-09.11:06:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-09.11:06:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-09.11:06:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-09.11:06:21::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:21::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:21::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:21::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:06:21::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:06:21::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:21::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:06:21::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:06:21::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:06:21::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:06:21::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-09.11:06:21::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:06:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-09.11:06:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-09.11:06:21::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-06-09.11:06:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-09.11:06:21::SCWMssOS::Copying to export directory.
TRACE::2021-06-09.11:06:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-09.11:06:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-09.11:06:22::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-09.11:06:22::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-09.11:06:22::SCWPlatform::Completed generating the artifacts for system configuration mb_es_design_wrapper
TRACE::2021-06-09.11:06:22::SCWPlatform::Started preparing the platform 
TRACE::2021-06-09.11:06:22::SCWSystem::Writing the bif file for system config mb_es_design_wrapper
TRACE::2021-06-09.11:06:22::SCWSystem::dir created 
TRACE::2021-06-09.11:06:22::SCWSystem::Writing the bif 
TRACE::2021-06-09.11:06:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-09.11:06:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-09.11:06:22::SCWPlatform::Completed generating the platform
TRACE::2021-06-09.11:06:22::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:06:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:06:22::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:06:22::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:06:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:06:22::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:06:22::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.11:06:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.11:06:22::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:06:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:06:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:06:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:06:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:06:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:06:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:06:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:06:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:06:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-09.11:06:22::SCWPlatform::updated the xpfm file.
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.11:06:22::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.11:06:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.11:06:22::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-09.11:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.11:06:22::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.11:06:22::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.11:06:22::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:18::SCWPlatform::Clearing the existing platform
TRACE::2021-06-09.15:18:18::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-09.15:18:18::SCWBDomain::clearing the fsbl build
TRACE::2021-06-09.15:18:18::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:18::SCWBDomain::clearing the pmufw build
TRACE::2021-06-09.15:18:18::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:18::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:18::SCWSystem::Clearing the domains completed.
TRACE::2021-06-09.15:18:18::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-09.15:18:18::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:18::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:18::SCWPlatform::Removing the HwDB with name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:18::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWReader::Active system found as  mb_es_design_wrapper
TRACE::2021-06-09.15:18:24::SCWReader::Handling sysconfig mb_es_design_wrapper
TRACE::2021-06-09.15:18:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-09.15:18:24::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-09.15:18:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-09.15:18:24::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:24::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-09.15:18:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWReader::No isolation master present  
TRACE::2021-06-09.15:18:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-09.15:18:24::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-09.15:18:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-09.15:18:24::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-06-09.15:18:24::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:24::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-09.15:18:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWReader::No isolation master present  
TRACE::2021-06-09.15:18:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-09.15:18:24::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:24::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-09.15:18:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-09.15:18:24::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:24::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-09.15:18:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:24::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:24::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:24::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:24::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:24::SCWReader::No isolation master present  
TRACE::2021-06-09.15:18:27::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:27::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:27::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.15:18:27::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:34::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:34::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_3
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:34::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_4
TRACE::2021-06-09.15:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:34::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:34::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:34::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-09.15:18:34::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:34::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:34::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-09.15:18:34::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:34::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:34::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-09.15:18:34::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:34::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:34::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:34::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-09.15:18:40::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:40::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-09.15:18:40::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:40::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-09.15:18:40::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:40::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-09.15:18:40::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:40::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:40::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:40::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:40::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:40::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:40::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:40::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-09.15:18:47::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-09.15:18:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-09.15:18:47::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-09.15:18:47::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-09.15:18:47::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-09.15:18:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-09.15:18:47::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-06-09.15:18:47::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-09.15:18:47::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-09.15:18:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-09.15:18:47::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-06-09.15:18:47::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-09.15:18:47::SCWSystem::Not a boot domain 
LOG::2021-06-09.15:18:47::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-09.15:18:47::SCWDomain::Generating domain artifcats
TRACE::2021-06-09.15:18:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-09.15:18:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-09.15:18:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-09.15:18:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-09.15:18:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-09.15:18:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:47::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:47::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:47::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-09.15:18:47::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-09.15:18:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-09.15:18:47::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-06-09.15:18:47::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-09.15:18:47::SCWMssOS::Copying to export directory.
TRACE::2021-06-09.15:18:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-09.15:18:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-09.15:18:47::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-09.15:18:47::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-09.15:18:47::SCWPlatform::Completed generating the artifacts for system configuration mb_es_design_wrapper
TRACE::2021-06-09.15:18:47::SCWPlatform::Started preparing the platform 
TRACE::2021-06-09.15:18:47::SCWSystem::Writing the bif file for system config mb_es_design_wrapper
TRACE::2021-06-09.15:18:47::SCWSystem::dir created 
TRACE::2021-06-09.15:18:47::SCWSystem::Writing the bif 
TRACE::2021-06-09.15:18:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-09.15:18:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-09.15:18:47::SCWPlatform::Completed generating the platform
TRACE::2021-06-09.15:18:47::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:47::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:47::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:47::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:47::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-09.15:18:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-09.15:18:47::SCWMssOS::Commit changes completed.
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:47::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:47::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:47::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:47::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:47::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:47::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:47::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:47::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:47::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-09.15:18:47::SCWPlatform::updated the xpfm file.
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-09.15:18:47::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-09.15:18:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-09.15:18:47::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_5
TRACE::2021-06-09.15:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-09.15:18:47::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-09.15:18:47::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-09.15:18:47::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:35::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:35::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:35::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWReader::Active system found as  mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWReader::Handling sysconfig mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-11.11:26:43::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-11.11:26:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-11.11:26:43::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-11.11:26:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-11.11:26:43::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:26:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-11.11:26:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWReader::No isolation master present  
TRACE::2021-06-11.11:26:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-06-11.11:26:43::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-11.11:26:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-11.11:26:43::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-06-11.11:26:43::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-11.11:26:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-11.11:26:43::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:26:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-11.11:26:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWReader::No isolation master present  
TRACE::2021-06-11.11:26:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-06-11.11:26:43::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:26:43::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-11.11:26:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-11.11:26:43::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-11.11:26:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-11.11:26:43::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:26:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-11.11:26:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:26:43::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:26:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:26:43::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:26:43::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:26:43::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:26:43::SCWReader::No isolation master present  
TRACE::2021-06-11.11:27:32::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:32::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:32::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-11.11:27:32::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:27:40::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:27:40::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Opened existing hwdb mb_es_design_wrapper
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:27:40::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/tempdsa/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::update - Opened existing hwdb mb_es_design_wrapper_0
TRACE::2021-06-11.11:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:40::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-11.11:27:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-11.11:27:40::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:27:40::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-06-11.11:27:40::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-11.11:27:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-11.11:27:40::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:27:40::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-06-11.11:27:40::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-11.11:27:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-11.11:27:40::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:27:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-06-11.11:27:40::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:40::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:40::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-11.11:27:48::SCWPlatform::Opened new HwDB with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:27:48::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-11.11:27:48::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:27:48::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-06-11.11:27:48::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:27:48::SCWMssOS::Saving the mss changes /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-06-11.11:27:48::SCWMssOS::Writing the mss file completed /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::Commit changes completed.
TRACE::2021-06-11.11:27:48::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:48::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:48::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:27:48::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:48::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:27:48::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:48::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:48::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:27:48::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:48::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:27:48::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:27:48::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:27:48::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:27:48::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:27:48::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:27:48::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:27:48::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:27:48::SCWWriter::formatted JSON is {
	"platformName":	"mb_es_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_es_design_wrapper",
	"platHandOff":	"/home/dmarques/tese/Vivado_projects/sdnet_3ports/mb_es_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_es_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_es_design_wrapper",
	"systems":	[{
			"systemName":	"mb_es_design_wrapper",
			"systemDesc":	"mb_es_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_es_design_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8740799d86dd59e85e2d3df15fd3d7ce",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2a4edd2985a158585097865d849d088a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"82923edc211b242b90d346158d661f27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-11.11:40:55::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-11.11:40:55::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-11.11:40:55::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-11.11:40:55::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-11.11:40:55::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-11.11:40:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:40:55::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-06-11.11:40:55::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:55::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:55::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:55::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:40:55::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:40:55::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:40:55::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:40:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:40:55::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:40:55::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:40:55::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:40:55::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-06-11.11:40:55::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2021-06-11.11:40:56::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2021-06-11.11:40:56::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:56::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:56::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:56::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:40:56::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:40:56::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:40:56::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:40:56::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:40:56::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:40:56::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-06-11.11:40:56::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-11.11:40:56::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-11.11:40:56::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-11.11:40:56::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:40:56::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:40:56::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:40:56::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-11.11:40:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-11.11:40:56::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:40:57::SCWBDomain::removing the temporary location in _platform.
TRACE::2021-06-11.11:40:58::SCWBDomain::Makefile is Updated.
TRACE::2021-06-11.11:40:58::SCWBDomain::doing clean.
TRACE::2021-06-11.11:40:58::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-06-11.11:40:58::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_image_header.o  xfsbl_csu_dma.o  xfsbl_plpartition_valid.o  xfsbl_dfu_util.o 
TRACE::2021-06-11.11:40:58::SCWBDomain:: xfsbl_misc_drivers.o  xfsbl_board.o  psu_init.o  xfsbl_misc.o  xfsbl_handoff.o  xfsbl_ddr_init.o  xfsbl_initialization.o  xfsb
TRACE::2021-06-11.11:40:58::SCWBDomain::l_partition_load.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_bs.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  xfsbl_tr
TRACE::2021-06-11.11:40:58::SCWBDomain::anslation_table.o  xfsbl_exit.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-06-11.11:40:58::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-06-11.11:40:58::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zyn
TRACE::2021-06-11.11:40:58::SCWBDomain::qmp_fsbl_bsp'

TRACE::2021-06-11.11:40:58::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:40:58::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:40:58::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:40:58::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:40:58::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:40:58::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:40:58::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:40:58::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:40:58::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:40:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:40:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:40:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:40:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:40:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:58::SCWBDomain::Compiling xilpm library

TRACE::2021-06-11.11:40:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:40:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:40:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:59::SCWBDomain::Compiling dpdma

TRACE::2021-06-11.11:40:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:40:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:40:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:40:59::SCWBDomain::Compiling dppsu

TRACE::2021-06-11.11:41:00::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:00::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:00::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Compiling avbuf

TRACE::2021-06-11.11:41:01::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-11.11:41:01::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:41:01::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:01::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:01::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:01::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:01::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:01::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:01::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:41:01::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:01::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:01::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:01::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:01::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-11.11:41:01::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:03::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-11.11:41:03::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-11.11:41:03::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xipipsu_sinit.o 
TRACE::2021-06-11.11:41:03::SCWBDomain::psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscu
TRACE::2021-06-11.11:41:03::SCWBDomain::gic_intr.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xr
TRACE::2021-06-11.11:41:03::SCWBDomain::esetps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/l
TRACE::2021-06-11.11:41:03::SCWBDomain::ib/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu
TRACE::2021-06-11.11:41:03::SCWBDomain::_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_
TRACE::2021-06-11.11:41:03::SCWBDomain::device.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortex
TRACE::2021-06-11.11:41:03::SCWBDomain::a53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_
TRACE::2021-06-11.11:41:03::SCWBDomain::cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedf
TRACE::2021-06-11.11:41:03::SCWBDomain::actor.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selfte
TRACE::2021-06-11.11:41:03::SCWBDomain::st.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/x
TRACE::2021-06-11.11:41:03::SCWBDomain::gpiops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/li
TRACE::2021-06-11.11:41:03::SCWBDomain::b/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/inbyte.o psu_cortexa
TRACE::2021-06-11.11:41:03::SCWBDomain::53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.
TRACE::2021-06-11.11:41:03::SCWBDomain::o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib
TRACE::2021-06-11.11:41:03::SCWBDomain::/xipipsu_buf.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwd
TRACE::2021-06-11.11:41:03::SCWBDomain::tps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-06-11.11:41:03::SCWBDomain::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53
TRACE::2021-06-11.11:41:03::SCWBDomain::_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cort
TRACE::2021-06-11.11:41:03::SCWBDomain::exa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o p
TRACE::2021-06-11.11:41:03::SCWBDomain::su_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbps
TRACE::2021-06-11.11:41:03::SCWBDomain::u_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa5
TRACE::2021-06-11.11:41:03::SCWBDomain::3_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_corte
TRACE::2021-06-11.11:41:03::SCWBDomain::xa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_se
TRACE::2021-06-11.11:41:03::SCWBDomain::lftest.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:03::SCWBDomain::lib/xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_
TRACE::2021-06-11.11:41:03::SCWBDomain::0/lib/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu
TRACE::2021-06-11.11:41:03::SCWBDomain::_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cor
TRACE::2021-06-11.11:41:03::SCWBDomain::texa53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:03::SCWBDomain::lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xpciepsu_caps.
TRACE::2021-06-11.11:41:03::SCWBDomain::o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write
TRACE::2021-06-11.11:41:03::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpciepsu_sinit.o psu_cortexa
TRACE::2021-06-11.11:41:03::SCWBDomain::53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xpciepsu_g.o psu
TRACE::2021-06-11.11:41:03::SCWBDomain::_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xe
TRACE::2021-06-11.11:41:03::SCWBDomain::macps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:03::SCWBDomain::xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xipipsu.o psu_cort
TRACE::2021-06-11.11:41:03::SCWBDomain::exa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0
TRACE::2021-06-11.11:41:03::SCWBDomain::/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/kill.o psu_cort
TRACE::2021-06-11.11:41:03::SCWBDomain::exa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_
TRACE::2021-06-11.11:41:03::SCWBDomain::intr.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:03::SCWBDomain::lib/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_
TRACE::2021-06-11.11:41:03::SCWBDomain::0/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa
TRACE::2021-06-11.11:41:03::SCWBDomain::53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_
TRACE::2021-06-11.11:41:03::SCWBDomain::cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon
TRACE::2021-06-11.11:41:03::SCWBDomain::.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xpciepsu
TRACE::2021-06-11.11:41:03::SCWBDomain::_ep.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_
TRACE::2021-06-11.11:41:03::SCWBDomain::g.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xttcps.o

TRACE::2021-06-11.11:41:03::SCWBDomain::Finished building libraries

TRACE::2021-06-11.11:41:03::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynq
TRACE::2021-06-11.11:41:03::SCWBDomain::mp_fsbl_bsp'

TRACE::2021-06-11.11:41:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-06-11.11:41:03::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-06-11.11:41:03::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-06-11.11:41:03::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-06-11.11:41:04::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-06-11.11:41:04::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-06-11.11:41:04::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-06-11.11:41:04::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-06-11.11:41:04::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-06-11.11:41:04::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-06-11.11:41:04::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-06-11.11:41:04::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:05::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-06-11.11:41:05::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:05::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-06-11.11:41:05::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-06-11.11:41:06::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-06-11.11:41:06::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-06-11.11:41:06::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-06-11.11:41:06::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-06-11.11:41:06::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-06-11.11:41:06::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-06-11.11:41:06::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-06-11.11:41:06::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-06-11.11:41:06::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-06-11.11:41:06::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:06::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_sd.o  xfsbl_image_header.o  xfsbl_csu_dma.o  
TRACE::2021-06-11.11:41:06::SCWBDomain::xfsbl_plpartition_valid.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_dfu_util.o  xfsb
TRACE::2021-06-11.11:41:06::SCWBDomain::l_ddr_init.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_nand.o  xfsbl_rsa
TRACE::2021-06-11.11:41:06::SCWBDomain::_sha.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ff
TRACE::2021-06-11.11:41:06::SCWBDomain::at-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2021-06-11.11:41:06::SCWBDomain::art-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                        
TRACE::2021-06-11.11:41:06::SCWBDomain::                                                                                         -n  -Wl,--gc-sections -Lzynqmp_fsbl_bs
TRACE::2021-06-11.11:41:06::SCWBDomain::p/psu_cortexa53_0/lib -Tlscript.ld

TRACE::2021-06-11.11:41:08::SCWBDomain::Makefile:29: recipe for target 'fsbl_a53.elf' failed

ERROR::2021-06-11.11:41:08::SCWBDomain::Failed to build the  zynqmp_fsbl application.
LOG::2021-06-11.11:41:08::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-11.11:41:08::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-11.11:41:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:41:08::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-06-11.11:41:08::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:08::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:08::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:08::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:41:08::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:41:08::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:08::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:41:08::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:41:08::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:41:08::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:41:08::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-06-11.11:41:08::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:41:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:41:08::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-06-11.11:41:08::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zy
TRACE::2021-06-11.11:41:08::SCWBDomain::nqmp_pmufw_bsp'

TRACE::2021-06-11.11:41:08::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:08::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:08::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-11.11:41:08::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-11.11:41:08::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:41:08::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:41:08::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:08::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:08::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:08::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:08::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:08::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:08::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:08::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:08::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-11.11:41:08::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-11.11:41:08::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:08::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:08::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:08::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:08::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:08::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:08::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:08::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:08::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:09::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:09::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:41:09::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:41:09::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Compiling dpdma

TRACE::2021-06-11.11:41:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:09::SCWBDomain::Compiling dppsu

TRACE::2021-06-11.11:41:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:41:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:10::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:10::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:10::SCWBDomain::Compiling Xilskey Library

TRACE::2021-06-11.11:41:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:10::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:10::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:10::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-11.11:41:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:10::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:10::SCWBDomain::Compiling avbuf

TRACE::2021-06-11.11:41:11::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-11.11:41:11::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-11.11:41:11::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-11.11:41:11::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:41:11::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:41:11::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:11::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:11::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-11.11:41:11::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-11.11:41:11::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:41:11::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:41:11::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:11::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:11::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:41:11::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:41:11::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:41:11::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:41:11::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:11::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:11::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:11::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:11::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:11::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:11::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:11::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:11::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-11.11:41:11::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-06-11.11:41:11::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:11::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:11::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-11.11:41:11::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-11.11:41:11::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xpciepsu_g.o 
TRACE::2021-06-11.11:41:11::SCWBDomain::psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xiicps_hw.
TRACE::2021-06-11.11:41:11::SCWBDomain::o psu_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/m
TRACE::2021-06-11.11:41:11::SCWBDomain::icroblaze_invalidate_dcache_range.o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/microblaze_invalidate_icache.o psu_pmu_0/lib
TRACE::2021-06-11.11:41:11::SCWBDomain::/fcntl.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xcanps_selftes
TRACE::2021-06-11.11:41:11::SCWBDomain::t.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xcanps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_
TRACE::2021-06-11.11:41:11::SCWBDomain::0/lib/xzdma_g.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xcanps_g.o psu_
TRACE::2021-06-11.11:41:11::SCWBDomain::pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xgpio
TRACE::2021-06-11.11:41:11::SCWBDomain::ps_selftest.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps_intr.o ps
TRACE::2021-06-11.11:41:11::SCWBDomain::u_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/
TRACE::2021-06-11.11:41:11::SCWBDomain::lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/xemacps_hw.o 
TRACE::2021-06-11.11:41:11::SCWBDomain::psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xresetps_g.o psu
TRACE::2021-06-11.11:41:11::SCWBDomain::_pmu_0/lib/xxxvethernet.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xsdps_op
TRACE::2021-06-11.11:41:11::SCWBDomain::tions.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xil_testio.o p
TRACE::2021-06-11.11:41:11::SCWBDomain::su_pmu_0/lib/_exit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xpciepsu_ep.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/microblaze_disabl
TRACE::2021-06-11.11:41:11::SCWBDomain::e_exceptions.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xgpiops_
TRACE::2021-06-11.11:41:11::SCWBDomain::g.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xemacps_intr.o
TRACE::2021-06-11.11:41:11::SCWBDomain:: psu_pmu_0/lib/xcanps_hw.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xusbp
TRACE::2021-06-11.11:41:11::SCWBDomain::su_command.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xcsudma.o psu_pm
TRACE::2021-06-11.11:41:11::SCWBDomain::u_0/lib/xuartps_options.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xpciepsu.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/li
TRACE::2021-06-11.11:41:11::SCWBDomain::b/xgpiops_hw.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_enable_dcache.o p
TRACE::2021-06-11.11:41:11::SCWBDomain::su_pmu_0/lib/xxxvethernet_sinit.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/l
TRACE::2021-06-11.11:41:11::SCWBDomain::ib/xuartps.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xrtcpsu_sinit.o psu
TRACE::2021-06-11.11:41:11::SCWBDomain::_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xiicps_sin
TRACE::2021-06-11.11:41:11::SCWBDomain::it.o psu_pmu_0/lib/xxxvethernet_g.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/outbyte.o psu_pmu_0/lib/xusbpsu_
TRACE::2021-06-11.11:41:11::SCWBDomain::intr.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xpciepsu_caps.o psu_pmu_0/lib/xcanps_intr.o p
TRACE::2021-06-11.11:41:11::SCWBDomain::su_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xpciepsu_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/
TRACE::2021-06-11.11:41:11::SCWBDomain::lib/xcsudma_g.o psu_pmu_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_interrupt_
TRACE::2021-06-11.11:41:11::SCWBDomain::handler.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/microblaze_exce
TRACE::2021-06-11.11:41:11::SCWBDomain::ption_handler.o psu_pmu_0/lib/xemacps_control.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/microblaze_flus
TRACE::2021-06-11.11:41:11::SCWBDomain::h_dcache.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xvidc_edid.
TRACE::2021-06-11.11:41:11::SCWBDomain::o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xttcp
TRACE::2021-06-11.11:41:11::SCWBDomain::s_options.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu
TRACE::2021-06-11.11:41:11::SCWBDomain::_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/microblaze_e
TRACE::2021-06-11.11:41:11::SCWBDomain::nable_interrupts.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xuartps_
TRACE::2021-06-11.11:41:11::SCWBDomain::intr.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xu
TRACE::2021-06-11.11:41:11::SCWBDomain::artps_selftest.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_
TRACE::2021-06-11.11:41:11::SCWBDomain::0/lib/xsdps_sinit.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib
TRACE::2021-06-11.11:41:11::SCWBDomain::/xsdps_g.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/microblaze_flush_dcac
TRACE::2021-06-11.11:41:11::SCWBDomain::he_range.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/xii
TRACE::2021-06-11.11:41:11::SCWBDomain::cps.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xcanps.o psu_pmu_0/lib/microblaze_interrupts_g.o p
TRACE::2021-06-11.11:41:11::SCWBDomain::su_pmu_0/lib/microblaze_selftest.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xqspipsu_hw.o

TRACE::2021-06-11.11:41:12::SCWBDomain::Finished building libraries

TRACE::2021-06-11.11:41:12::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zyn
TRACE::2021-06-11.11:41:12::SCWBDomain::qmp_pmufw_bsp'

TRACE::2021-06-11.11:41:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-06-11.11:41:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-06-11.11:41:12::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-06-11.11:41:12::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-06-11.11:41:12::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:12::SCWBDomain::mb-gcc -o pmufw.elf  xpfw_interrupts.o  pm_hooks.o  pm_config.o  pm_system.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_notifier.o  
TRACE::2021-06-11.11:41:12::SCWBDomain::xpfw_aib.o  xpfw_events.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  xpfw_
TRACE::2021-06-11.11:41:12::SCWBDomain::mod_dap.o  xpfw_platform.o  pm_node.o  xpfw_mod_common.o  pm_usb.o  xpfw_mod_sched.o  xpfw_crc.o  pm_master.o  xpfw_error_manag
TRACE::2021-06-11.11:41:12::SCWBDomain::er.o  xpfw_restart.o  xpfw_module.o  pm_requirement.o  pm_node_reset.o  pm_core.o  xpfw_xpu.o  pm_qspi.o  pm_binding.o  pm_mmio
TRACE::2021-06-11.11:41:12::SCWBDomain::_access.o  pm_slave.o  xpfw_mod_pm.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_rtc.o  pm_extern.o  xpfw_rom_interface.o  pm_csudma.
TRACE::2021-06-11.11:41:12::SCWBDomain::o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  pm_clock.o  xpfw_core.o  idle_hooks.o  pm_pll.o  pm_
TRACE::2021-06-11.11:41:12::SCWBDomain::periph.o  pm_gpp.o  xpfw_mod_rpu.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  -MMD -MP      -mli
TRACE::2021-06-11.11:41:12::SCWBDomain::ttle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-l
TRACE::2021-06-11.11:41:12::SCWBDomain::xil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2021-06-11.11:41:12::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2021-06-11.11:41:12::SCWBDomain::                                                         -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_
TRACE::2021-06-11.11:41:12::SCWBDomain::pmu_0/lib -Tlscript.ld

LOG::2021-06-11.11:41:14::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-11.11:41:14::SCWSystem::Not a boot domain 
LOG::2021-06-11.11:41:14::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-11.11:41:14::SCWDomain::Generating domain artifcats
TRACE::2021-06-11.11:41:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-11.11:41:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-11.11:41:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/qemu/
TRACE::2021-06-11.11:41:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-11.11:41:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-11.11:41:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-11.11:41:14::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:14::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:14::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:14::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:41:14::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:14::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:41:14::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:14::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:41:14::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:41:14::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:41:14::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:41:14::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-11.11:41:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:41:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:41:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-11.11:41:14::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-06-11.11:41:14::SCWMssOS::doing bsp build ... 
TRACE::2021-06-11.11:41:14::SCWMssOS::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-06-11.11:41:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:14::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:41:14::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:14::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:14::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:14::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:14::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:14::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:14::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:14::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:41:14::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:14::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:14::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:14::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:15::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:15::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:15::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:15::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:15::SCWMssOS::Compiling dpdma

TRACE::2021-06-11.11:41:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:15::SCWMssOS::Compiling dppsu

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:16::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Compiling avbuf

TRACE::2021-06-11.11:41:16::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-06-11.11:41:16::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:41:16::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:16::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:16::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:16::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:16::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:16::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:41:16::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:16::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:16::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:16::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:16::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-11.11:41:16::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:16::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:16::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:16::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:16::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-06-11.11:41:16::SCWMssOS::make --no-print-directory archive

TRACE::2021-06-11.11:41:16::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xttcps_g.o psu_cor
TRACE::2021-06-11.11:41:16::SCWMssOS::texa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/abort.o
TRACE::2021-06-11.11:41:16::SCWMssOS:: psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xre
TRACE::2021-06-11.11:41:16::SCWMssOS::setps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/li
TRACE::2021-06-11.11:41:16::SCWMssOS::b/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu_
TRACE::2021-06-11.11:41:16::SCWMssOS::cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_d
TRACE::2021-06-11.11:41:16::SCWMssOS::evice.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa
TRACE::2021-06-11.11:41:16::SCWMssOS::53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cor
TRACE::2021-06-11.11:41:16::SCWMssOS::texa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedfact
TRACE::2021-06-11.11:41:16::SCWMssOS::or.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selftest.
TRACE::2021-06-11.11:41:16::SCWMssOS::o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xg
TRACE::2021-06-11.11:41:16::SCWMssOS::piops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib
TRACE::2021-06-11.11:41:16::SCWMssOS::/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa
TRACE::2021-06-11.11:41:16::SCWMssOS::53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_
TRACE::2021-06-11.11:41:16::SCWMssOS::options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/sle
TRACE::2021-06-11.11:41:16::SCWMssOS::ep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xresetps_sin
TRACE::2021-06-11.11:41:16::SCWMssOS::it.o psu_cortexa53_0/lib/xpciepsu_ep.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/x
TRACE::2021-06-11.11:41:16::SCWMssOS::rtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/l
TRACE::2021-06-11.11:41:16::SCWMssOS::ib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa5
TRACE::2021-06-11.11:41:16::SCWMssOS::3_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o psu_c
TRACE::2021-06-11.11:41:16::SCWMssOS::ortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbpsu_si
TRACE::2021-06-11.11:41:16::SCWMssOS::nit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:16::SCWMssOS::lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53
TRACE::2021-06-11.11:41:16::SCWMssOS::_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_selfte
TRACE::2021-06-11.11:41:16::SCWMssOS::st.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:16::SCWMssOS::xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/li
TRACE::2021-06-11.11:41:16::SCWMssOS::b/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu_cor
TRACE::2021-06-11.11:41:16::SCWMssOS::texa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa
TRACE::2021-06-11.11:41:16::SCWMssOS::53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:16::SCWMssOS::unlink.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_corte
TRACE::2021-06-11.11:41:16::SCWMssOS::xa53_0/lib/xpciepsu_caps.o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o 
TRACE::2021-06-11.11:41:16::SCWMssOS::psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpc
TRACE::2021-06-11.11:41:16::SCWMssOS::iepsu_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa
TRACE::2021-06-11.11:41:16::SCWMssOS::53_0/lib/xpciepsu_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler
TRACE::2021-06-11.11:41:16::SCWMssOS::.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getp
TRACE::2021-06-11.11:41:16::SCWMssOS::id.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53
TRACE::2021-06-11.11:41:16::SCWMssOS::_0/lib/xipipsu.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xua
TRACE::2021-06-11.11:41:16::SCWMssOS::rtps_hw.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortex
TRACE::2021-06-11.11:41:16::SCWMssOS::a53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xvidc_edid_e
TRACE::2021-06-11.11:41:16::SCWMssOS::xt.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xz
TRACE::2021-06-11.11:41:16::SCWMssOS::dma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:16::SCWMssOS::xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0
TRACE::2021-06-11.11:41:16::SCWMssOS::/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cort
TRACE::2021-06-11.11:41:16::SCWMssOS::exa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon.o p
TRACE::2021-06-11.11:41:16::SCWMssOS::su_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xemacps_sini
TRACE::2021-06-11.11:41:16::SCWMssOS::t.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xresetps_g.o p
TRACE::2021-06-11.11:41:16::SCWMssOS::su_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xcoresightpsdcc.o

TRACE::2021-06-11.11:41:17::SCWMssOS::Finished building libraries

TRACE::2021-06-11.11:41:17::SCWMssOS::Copying to export directory.
TRACE::2021-06-11.11:41:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-11.11:41:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-06-11.11:41:17::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-06-11.11:41:17::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-11.11:41:17::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-11.11:41:37::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-11.11:41:37::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-11.11:41:37::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-11.11:41:37::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-11.11:41:37::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-11.11:41:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:41:37::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-06-11.11:41:37::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:37::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:37::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:37::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:41:37::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:41:37::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:37::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:41:37::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:41:37::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-06-11.11:41:37::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-11.11:41:37::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-11.11:41:37::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-11.11:41:37::SCWMssOS::No sw design opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:41:37::SCWMssOS::mss exists loading the mss file  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:41:37::SCWMssOS::Opened the sw design from mss  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:41:37::SCWMssOS::Adding the swdes entry /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-06-11.11:41:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-11.11:41:37::SCWMssOS::Opened the sw design.  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:41:37::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-06-11.11:41:37::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:41:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:41:37::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-06-11.11:41:37::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zyn
TRACE::2021-06-11.11:41:37::SCWBDomain::qmp_fsbl_bsp'

TRACE::2021-06-11.11:41:37::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:41:37::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:37::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:37::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:37::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:37::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:37::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:41:37::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:37::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:37::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:37::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:37::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:37::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:37::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:38::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:38::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:38::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:38::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:38::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:38::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:38::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:38::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:38::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Compiling xilpm library

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:38::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Compiling dpdma

TRACE::2021-06-11.11:41:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:38::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:38::SCWBDomain::Compiling dppsu

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Compiling avbuf

TRACE::2021-06-11.11:41:39::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-11.11:41:39::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:41:39::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:39::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:39::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:39::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:39::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:41:39::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:39::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:39::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:39::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:39::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:39::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:39::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-11.11:41:39::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:39::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:39::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-11.11:41:39::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-11.11:41:39::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xipipsu_sinit.o 
TRACE::2021-06-11.11:41:39::SCWBDomain::psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscu
TRACE::2021-06-11.11:41:39::SCWBDomain::gic_intr.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xr
TRACE::2021-06-11.11:41:39::SCWBDomain::esetps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/l
TRACE::2021-06-11.11:41:39::SCWBDomain::ib/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu
TRACE::2021-06-11.11:41:39::SCWBDomain::_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_
TRACE::2021-06-11.11:41:39::SCWBDomain::device.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortex
TRACE::2021-06-11.11:41:39::SCWBDomain::a53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_
TRACE::2021-06-11.11:41:39::SCWBDomain::cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedf
TRACE::2021-06-11.11:41:39::SCWBDomain::actor.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selfte
TRACE::2021-06-11.11:41:39::SCWBDomain::st.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/x
TRACE::2021-06-11.11:41:39::SCWBDomain::gpiops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/li
TRACE::2021-06-11.11:41:39::SCWBDomain::b/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/inbyte.o psu_cortexa
TRACE::2021-06-11.11:41:39::SCWBDomain::53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.
TRACE::2021-06-11.11:41:39::SCWBDomain::o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib
TRACE::2021-06-11.11:41:39::SCWBDomain::/xipipsu_buf.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwd
TRACE::2021-06-11.11:41:39::SCWBDomain::tps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-06-11.11:41:39::SCWBDomain::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53
TRACE::2021-06-11.11:41:39::SCWBDomain::_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cort
TRACE::2021-06-11.11:41:39::SCWBDomain::exa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o p
TRACE::2021-06-11.11:41:39::SCWBDomain::su_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbps
TRACE::2021-06-11.11:41:39::SCWBDomain::u_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa5
TRACE::2021-06-11.11:41:39::SCWBDomain::3_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_corte
TRACE::2021-06-11.11:41:39::SCWBDomain::xa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_se
TRACE::2021-06-11.11:41:39::SCWBDomain::lftest.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:39::SCWBDomain::lib/xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_
TRACE::2021-06-11.11:41:39::SCWBDomain::0/lib/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu
TRACE::2021-06-11.11:41:39::SCWBDomain::_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cor
TRACE::2021-06-11.11:41:39::SCWBDomain::texa53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:39::SCWBDomain::lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xpciepsu_caps.
TRACE::2021-06-11.11:41:39::SCWBDomain::o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write
TRACE::2021-06-11.11:41:39::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpciepsu_sinit.o psu_cortexa
TRACE::2021-06-11.11:41:39::SCWBDomain::53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xpciepsu_g.o psu
TRACE::2021-06-11.11:41:39::SCWBDomain::_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xe
TRACE::2021-06-11.11:41:39::SCWBDomain::macps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:39::SCWBDomain::xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xipipsu.o psu_cort
TRACE::2021-06-11.11:41:39::SCWBDomain::exa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0
TRACE::2021-06-11.11:41:39::SCWBDomain::/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/kill.o psu_cort
TRACE::2021-06-11.11:41:39::SCWBDomain::exa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_
TRACE::2021-06-11.11:41:39::SCWBDomain::intr.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:39::SCWBDomain::lib/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_
TRACE::2021-06-11.11:41:39::SCWBDomain::0/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa
TRACE::2021-06-11.11:41:39::SCWBDomain::53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_
TRACE::2021-06-11.11:41:39::SCWBDomain::cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon
TRACE::2021-06-11.11:41:39::SCWBDomain::.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xpciepsu
TRACE::2021-06-11.11:41:39::SCWBDomain::_ep.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_
TRACE::2021-06-11.11:41:39::SCWBDomain::g.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xttcps.o

TRACE::2021-06-11.11:41:39::SCWBDomain::Finished building libraries

TRACE::2021-06-11.11:41:39::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynq
TRACE::2021-06-11.11:41:39::SCWBDomain::mp_fsbl_bsp'

TRACE::2021-06-11.11:41:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-06-11.11:41:39::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-06-11.11:41:39::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-06-11.11:41:39::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-06-11.11:41:39::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-06-11.11:41:40::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:41:40::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_image_header.o  xfsbl_csu_dma.o  xfsbl_plpartit
TRACE::2021-06-11.11:41:40::SCWBDomain::ion_valid.o  xfsbl_dfu_util.o  xfsbl_misc_drivers.o  xfsbl_board.o  psu_init.o  xfsbl_misc.o  xfsbl_handoff.o  xfsbl_ddr_init.o
TRACE::2021-06-11.11:41:40::SCWBDomain::  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_bs.o  xfsbl_nand.o  xfsbl_rsa
TRACE::2021-06-11.11:41:40::SCWBDomain::_sha.o  xfsbl_qspi.o  xfsbl_translation_table.o  xfsbl_exit.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ff
TRACE::2021-06-11.11:41:40::SCWBDomain::at-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2021-06-11.11:41:40::SCWBDomain::art-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                        
TRACE::2021-06-11.11:41:40::SCWBDomain::                                                                                         -n  -Wl,--gc-sections -Lzynqmp_fsbl_bs
TRACE::2021-06-11.11:41:40::SCWBDomain::p/psu_cortexa53_0/lib -Tlscript.ld

TRACE::2021-06-11.11:41:41::SCWBDomain::Makefile:29: recipe for target 'fsbl_a53.elf' failed

ERROR::2021-06-11.11:41:41::SCWBDomain::Failed to build the  zynqmp_fsbl application.
LOG::2021-06-11.11:41:41::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-11.11:41:41::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-11.11:41:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:41:41::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-06-11.11:41:41::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:41::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:41::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:41::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:41:41::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:41:41::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:41::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:41:41::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:41:41::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:41:41::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:41:41::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-06-11.11:41:41::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:41:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:41:41::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-06-11.11:41:41::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zy
TRACE::2021-06-11.11:41:41::SCWBDomain::nqmp_pmufw_bsp'

TRACE::2021-06-11.11:41:41::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-11.11:41:41::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-11.11:41:41::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:41:41::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:41:41::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:41::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:41::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-11.11:41:41::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-11.11:41:41::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:41::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:41::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:41::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:41::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:41:41::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:41:41::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:41::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:41::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:41::SCWBDomain::Compiling dpdma

TRACE::2021-06-11.11:41:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:42::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:42::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:42::SCWBDomain::Compiling dppsu

TRACE::2021-06-11.11:41:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:42::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:42::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:42::SCWBDomain::Compiling Xilskey Library

TRACE::2021-06-11.11:41:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:42::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:42::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:42::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-11.11:41:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:42::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:42::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:42::SCWBDomain::Compiling avbuf

TRACE::2021-06-11.11:41:43::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-11.11:41:43::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-11.11:41:43::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-11.11:41:43::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:41:43::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:41:43::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:43::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:43::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-11.11:41:43::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-11.11:41:43::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:41:43::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:41:43::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:41:43::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:41:43::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:41:43::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:41:43::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:41:43::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:41:43::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:41:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:41:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-11.11:41:43::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-06-11.11:41:43::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:43::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:43::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:43::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:43::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:41:43::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:41:43::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:41:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:41:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:43::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:43::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:41:43::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:41:43::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:41:43::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:41:43::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:41:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:41:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:41:43::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-11.11:41:43::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-11.11:41:43::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xpciepsu_g.o 
TRACE::2021-06-11.11:41:43::SCWBDomain::psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xiicps_hw.
TRACE::2021-06-11.11:41:43::SCWBDomain::o psu_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/m
TRACE::2021-06-11.11:41:43::SCWBDomain::icroblaze_invalidate_dcache_range.o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/microblaze_invalidate_icache.o psu_pmu_0/lib
TRACE::2021-06-11.11:41:43::SCWBDomain::/fcntl.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xcanps_selftes
TRACE::2021-06-11.11:41:43::SCWBDomain::t.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xcanps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_
TRACE::2021-06-11.11:41:43::SCWBDomain::0/lib/xzdma_g.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xcanps_g.o psu_
TRACE::2021-06-11.11:41:43::SCWBDomain::pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xgpio
TRACE::2021-06-11.11:41:43::SCWBDomain::ps_selftest.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps_intr.o ps
TRACE::2021-06-11.11:41:43::SCWBDomain::u_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/
TRACE::2021-06-11.11:41:43::SCWBDomain::lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/xemacps_hw.o 
TRACE::2021-06-11.11:41:43::SCWBDomain::psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xresetps_g.o psu
TRACE::2021-06-11.11:41:43::SCWBDomain::_pmu_0/lib/xxxvethernet.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xsdps_op
TRACE::2021-06-11.11:41:43::SCWBDomain::tions.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xil_testio.o p
TRACE::2021-06-11.11:41:43::SCWBDomain::su_pmu_0/lib/_exit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xpciepsu_ep.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/microblaze_disabl
TRACE::2021-06-11.11:41:43::SCWBDomain::e_exceptions.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xgpiops_
TRACE::2021-06-11.11:41:43::SCWBDomain::g.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xemacps_intr.o
TRACE::2021-06-11.11:41:43::SCWBDomain:: psu_pmu_0/lib/xcanps_hw.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xusbp
TRACE::2021-06-11.11:41:43::SCWBDomain::su_command.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xcsudma.o psu_pm
TRACE::2021-06-11.11:41:43::SCWBDomain::u_0/lib/xuartps_options.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xpciepsu.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/li
TRACE::2021-06-11.11:41:43::SCWBDomain::b/xgpiops_hw.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_enable_dcache.o p
TRACE::2021-06-11.11:41:43::SCWBDomain::su_pmu_0/lib/xxxvethernet_sinit.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/l
TRACE::2021-06-11.11:41:43::SCWBDomain::ib/xuartps.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xrtcpsu_sinit.o psu
TRACE::2021-06-11.11:41:43::SCWBDomain::_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xiicps_sin
TRACE::2021-06-11.11:41:43::SCWBDomain::it.o psu_pmu_0/lib/xxxvethernet_g.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/outbyte.o psu_pmu_0/lib/xusbpsu_
TRACE::2021-06-11.11:41:43::SCWBDomain::intr.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xpciepsu_caps.o psu_pmu_0/lib/xcanps_intr.o p
TRACE::2021-06-11.11:41:43::SCWBDomain::su_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xpciepsu_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/
TRACE::2021-06-11.11:41:43::SCWBDomain::lib/xcsudma_g.o psu_pmu_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_interrupt_
TRACE::2021-06-11.11:41:43::SCWBDomain::handler.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/microblaze_exce
TRACE::2021-06-11.11:41:43::SCWBDomain::ption_handler.o psu_pmu_0/lib/xemacps_control.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/microblaze_flus
TRACE::2021-06-11.11:41:43::SCWBDomain::h_dcache.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xvidc_edid.
TRACE::2021-06-11.11:41:43::SCWBDomain::o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xttcp
TRACE::2021-06-11.11:41:43::SCWBDomain::s_options.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu
TRACE::2021-06-11.11:41:43::SCWBDomain::_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/microblaze_e
TRACE::2021-06-11.11:41:43::SCWBDomain::nable_interrupts.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xuartps_
TRACE::2021-06-11.11:41:43::SCWBDomain::intr.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xu
TRACE::2021-06-11.11:41:43::SCWBDomain::artps_selftest.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_
TRACE::2021-06-11.11:41:43::SCWBDomain::0/lib/xsdps_sinit.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib
TRACE::2021-06-11.11:41:43::SCWBDomain::/xsdps_g.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/microblaze_flush_dcac
TRACE::2021-06-11.11:41:43::SCWBDomain::he_range.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/xii
TRACE::2021-06-11.11:41:43::SCWBDomain::cps.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xcanps.o psu_pmu_0/lib/microblaze_interrupts_g.o p
TRACE::2021-06-11.11:41:43::SCWBDomain::su_pmu_0/lib/microblaze_selftest.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xqspipsu_hw.o

TRACE::2021-06-11.11:41:43::SCWBDomain::Finished building libraries

TRACE::2021-06-11.11:41:43::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zyn
TRACE::2021-06-11.11:41:43::SCWBDomain::qmp_pmufw_bsp'

TRACE::2021-06-11.11:41:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-06-11.11:41:43::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-06-11.11:41:43::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-06-11.11:41:43::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:41:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-06-11.11:41:44::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:41:44::SCWBDomain::mb-gcc -o pmufw.elf  xpfw_interrupts.o  pm_hooks.o  pm_config.o  pm_system.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_notifier.o  
TRACE::2021-06-11.11:41:44::SCWBDomain::xpfw_aib.o  xpfw_events.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  xpfw_
TRACE::2021-06-11.11:41:44::SCWBDomain::mod_dap.o  xpfw_platform.o  pm_node.o  xpfw_mod_common.o  pm_usb.o  xpfw_mod_sched.o  xpfw_crc.o  pm_master.o  xpfw_error_manag
TRACE::2021-06-11.11:41:44::SCWBDomain::er.o  xpfw_restart.o  xpfw_module.o  pm_requirement.o  pm_node_reset.o  pm_core.o  xpfw_xpu.o  pm_qspi.o  pm_binding.o  pm_mmio
TRACE::2021-06-11.11:41:44::SCWBDomain::_access.o  pm_slave.o  xpfw_mod_pm.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_rtc.o  pm_extern.o  xpfw_rom_interface.o  pm_csudma.
TRACE::2021-06-11.11:41:44::SCWBDomain::o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  pm_clock.o  xpfw_core.o  idle_hooks.o  pm_pll.o  pm_
TRACE::2021-06-11.11:41:44::SCWBDomain::periph.o  pm_gpp.o  xpfw_mod_rpu.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  -MMD -MP      -mli
TRACE::2021-06-11.11:41:44::SCWBDomain::ttle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-l
TRACE::2021-06-11.11:41:44::SCWBDomain::xil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2021-06-11.11:41:44::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2021-06-11.11:41:44::SCWBDomain::                                                         -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_
TRACE::2021-06-11.11:41:44::SCWBDomain::pmu_0/lib -Tlscript.ld

LOG::2021-06-11.11:41:45::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-11.11:41:45::SCWSystem::Not a boot domain 
LOG::2021-06-11.11:41:45::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-11.11:41:45::SCWDomain::Generating domain artifcats
TRACE::2021-06-11.11:41:45::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-11.11:41:45::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-11.11:41:45::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-11.11:41:45::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-11.11:41:45::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:45::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:45::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:45::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:41:45::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:41:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:41:45::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:45::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:41:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:41:45::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:41:45::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:41:45::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:41:45::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-11.11:41:45::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:41:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:41:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-11.11:41:45::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-06-11.11:41:45::SCWMssOS::doing bsp build ... 
TRACE::2021-06-11.11:41:45::SCWMssOS::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-06-11.11:41:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:41:45::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:45::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:45::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:45::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:45::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:41:45::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:45::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Compiling dpdma

TRACE::2021-06-11.11:41:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:45::SCWMssOS::Compiling dppsu

TRACE::2021-06-11.11:41:46::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:46::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:46::SCWMssOS::Compiling avbuf

TRACE::2021-06-11.11:41:47::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-06-11.11:41:47::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:41:47::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:47::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:41:47::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:47::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:41:47::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:47::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:41:47::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:41:47::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:41:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:47::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:41:47::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-11.11:41:47::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:41:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:41:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:41:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:41:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:41:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:41:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:41:47::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-06-11.11:41:47::SCWMssOS::make --no-print-directory archive

TRACE::2021-06-11.11:41:47::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xttcps_g.o psu_cor
TRACE::2021-06-11.11:41:47::SCWMssOS::texa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/abort.o
TRACE::2021-06-11.11:41:47::SCWMssOS:: psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xre
TRACE::2021-06-11.11:41:47::SCWMssOS::setps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/li
TRACE::2021-06-11.11:41:47::SCWMssOS::b/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu_
TRACE::2021-06-11.11:41:47::SCWMssOS::cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_d
TRACE::2021-06-11.11:41:47::SCWMssOS::evice.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa
TRACE::2021-06-11.11:41:47::SCWMssOS::53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cor
TRACE::2021-06-11.11:41:47::SCWMssOS::texa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedfact
TRACE::2021-06-11.11:41:47::SCWMssOS::or.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selftest.
TRACE::2021-06-11.11:41:47::SCWMssOS::o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xg
TRACE::2021-06-11.11:41:47::SCWMssOS::piops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib
TRACE::2021-06-11.11:41:47::SCWMssOS::/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa
TRACE::2021-06-11.11:41:47::SCWMssOS::53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_
TRACE::2021-06-11.11:41:47::SCWMssOS::options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/sle
TRACE::2021-06-11.11:41:47::SCWMssOS::ep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xresetps_sin
TRACE::2021-06-11.11:41:47::SCWMssOS::it.o psu_cortexa53_0/lib/xpciepsu_ep.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/x
TRACE::2021-06-11.11:41:47::SCWMssOS::rtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/l
TRACE::2021-06-11.11:41:47::SCWMssOS::ib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa5
TRACE::2021-06-11.11:41:47::SCWMssOS::3_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o psu_c
TRACE::2021-06-11.11:41:47::SCWMssOS::ortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbpsu_si
TRACE::2021-06-11.11:41:47::SCWMssOS::nit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/
TRACE::2021-06-11.11:41:47::SCWMssOS::lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53
TRACE::2021-06-11.11:41:47::SCWMssOS::_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_selfte
TRACE::2021-06-11.11:41:47::SCWMssOS::st.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:47::SCWMssOS::xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/li
TRACE::2021-06-11.11:41:47::SCWMssOS::b/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu_cor
TRACE::2021-06-11.11:41:47::SCWMssOS::texa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa
TRACE::2021-06-11.11:41:47::SCWMssOS::53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:47::SCWMssOS::unlink.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_corte
TRACE::2021-06-11.11:41:47::SCWMssOS::xa53_0/lib/xpciepsu_caps.o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o 
TRACE::2021-06-11.11:41:47::SCWMssOS::psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpc
TRACE::2021-06-11.11:41:47::SCWMssOS::iepsu_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa
TRACE::2021-06-11.11:41:47::SCWMssOS::53_0/lib/xpciepsu_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler
TRACE::2021-06-11.11:41:47::SCWMssOS::.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getp
TRACE::2021-06-11.11:41:47::SCWMssOS::id.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53
TRACE::2021-06-11.11:41:47::SCWMssOS::_0/lib/xipipsu.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xua
TRACE::2021-06-11.11:41:47::SCWMssOS::rtps_hw.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortex
TRACE::2021-06-11.11:41:47::SCWMssOS::a53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xvidc_edid_e
TRACE::2021-06-11.11:41:47::SCWMssOS::xt.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xz
TRACE::2021-06-11.11:41:47::SCWMssOS::dma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:41:47::SCWMssOS::xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0
TRACE::2021-06-11.11:41:47::SCWMssOS::/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cort
TRACE::2021-06-11.11:41:47::SCWMssOS::exa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon.o p
TRACE::2021-06-11.11:41:47::SCWMssOS::su_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xemacps_sini
TRACE::2021-06-11.11:41:47::SCWMssOS::t.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xresetps_g.o p
TRACE::2021-06-11.11:41:47::SCWMssOS::su_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xcoresightpsdcc.o

TRACE::2021-06-11.11:41:47::SCWMssOS::Finished building libraries

TRACE::2021-06-11.11:41:47::SCWMssOS::Copying to export directory.
TRACE::2021-06-11.11:41:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-11.11:41:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-06-11.11:41:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-06-11.11:41:47::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-11.11:41:47::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
LOG::2021-06-11.11:45:57::SCWPlatform::Started generating the artifacts platform mb_es_design_wrapper
TRACE::2021-06-11.11:45:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-11.11:45:57::SCWPlatform::Started generating the artifacts for system configuration mb_es_design_wrapper
LOG::2021-06-11.11:45:57::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-06-11.11:45:57::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-06-11.11:45:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:45:57::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-06-11.11:45:57::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:45:57::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:45:57::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:45:57::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:45:57::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:45:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:45:57::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:45:57::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:45:57::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:45:57::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:45:57::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:45:57::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-06-11.11:45:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:45:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:45:57::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-06-11.11:45:57::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zyn
TRACE::2021-06-11.11:45:57::SCWBDomain::qmp_fsbl_bsp'

TRACE::2021-06-11.11:45:57::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:57::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:45:57::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:57::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:45:57::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:57::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:45:57::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:57::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:57::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:45:57::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:57::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:45:57::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:45:57::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:57::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:57::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:45:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:45:58::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:45:58::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Compiling xilpm library

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Compiling dpdma

TRACE::2021-06-11.11:45:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:45:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:58::SCWBDomain::Compiling dppsu

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Compiling avbuf

TRACE::2021-06-11.11:45:59::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-11.11:45:59::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:45:59::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:45:59::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:45:59::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:45:59::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:45:59::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:45:59::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:45:59::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:45:59::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:45:59::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:45:59::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:45:59::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:45:59::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-11.11:45:59::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:45:59::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:45:59::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:45:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:45:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:45:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:45:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:45:59::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-11.11:45:59::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-11.11:45:59::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xipipsu_sinit.o 
TRACE::2021-06-11.11:45:59::SCWBDomain::psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscu
TRACE::2021-06-11.11:45:59::SCWBDomain::gic_intr.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xr
TRACE::2021-06-11.11:45:59::SCWBDomain::esetps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/l
TRACE::2021-06-11.11:45:59::SCWBDomain::ib/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu
TRACE::2021-06-11.11:45:59::SCWBDomain::_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_
TRACE::2021-06-11.11:45:59::SCWBDomain::device.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortex
TRACE::2021-06-11.11:45:59::SCWBDomain::a53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_
TRACE::2021-06-11.11:45:59::SCWBDomain::cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedf
TRACE::2021-06-11.11:45:59::SCWBDomain::actor.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selfte
TRACE::2021-06-11.11:45:59::SCWBDomain::st.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/x
TRACE::2021-06-11.11:45:59::SCWBDomain::gpiops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/li
TRACE::2021-06-11.11:45:59::SCWBDomain::b/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/inbyte.o psu_cortexa
TRACE::2021-06-11.11:45:59::SCWBDomain::53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.
TRACE::2021-06-11.11:45:59::SCWBDomain::o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib
TRACE::2021-06-11.11:45:59::SCWBDomain::/xipipsu_buf.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwd
TRACE::2021-06-11.11:45:59::SCWBDomain::tps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-06-11.11:45:59::SCWBDomain::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53
TRACE::2021-06-11.11:45:59::SCWBDomain::_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cort
TRACE::2021-06-11.11:45:59::SCWBDomain::exa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o p
TRACE::2021-06-11.11:45:59::SCWBDomain::su_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbps
TRACE::2021-06-11.11:45:59::SCWBDomain::u_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa5
TRACE::2021-06-11.11:45:59::SCWBDomain::3_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_corte
TRACE::2021-06-11.11:45:59::SCWBDomain::xa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_se
TRACE::2021-06-11.11:45:59::SCWBDomain::lftest.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/
TRACE::2021-06-11.11:45:59::SCWBDomain::lib/xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_
TRACE::2021-06-11.11:45:59::SCWBDomain::0/lib/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu
TRACE::2021-06-11.11:45:59::SCWBDomain::_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cor
TRACE::2021-06-11.11:45:59::SCWBDomain::texa53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/
TRACE::2021-06-11.11:45:59::SCWBDomain::lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xpciepsu_caps.
TRACE::2021-06-11.11:45:59::SCWBDomain::o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write
TRACE::2021-06-11.11:45:59::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpciepsu_sinit.o psu_cortexa
TRACE::2021-06-11.11:45:59::SCWBDomain::53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xpciepsu_g.o psu
TRACE::2021-06-11.11:45:59::SCWBDomain::_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xe
TRACE::2021-06-11.11:45:59::SCWBDomain::macps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:45:59::SCWBDomain::xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xipipsu.o psu_cort
TRACE::2021-06-11.11:45:59::SCWBDomain::exa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0
TRACE::2021-06-11.11:45:59::SCWBDomain::/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/kill.o psu_cort
TRACE::2021-06-11.11:45:59::SCWBDomain::exa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_
TRACE::2021-06-11.11:45:59::SCWBDomain::intr.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/
TRACE::2021-06-11.11:45:59::SCWBDomain::lib/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_
TRACE::2021-06-11.11:45:59::SCWBDomain::0/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa
TRACE::2021-06-11.11:45:59::SCWBDomain::53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_
TRACE::2021-06-11.11:45:59::SCWBDomain::cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon
TRACE::2021-06-11.11:45:59::SCWBDomain::.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xpciepsu
TRACE::2021-06-11.11:45:59::SCWBDomain::_ep.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_
TRACE::2021-06-11.11:45:59::SCWBDomain::g.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xttcps.o

TRACE::2021-06-11.11:45:59::SCWBDomain::Finished building libraries

TRACE::2021-06-11.11:45:59::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynq
TRACE::2021-06-11.11:45:59::SCWBDomain::mp_fsbl_bsp'

TRACE::2021-06-11.11:45:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-06-11.11:45:59::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:45:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-06-11.11:45:59::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:45:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-06-11.11:45:59::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:45:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-06-11.11:45:59::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:46:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-06-11.11:46:00::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-06-11.11:46:00::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_image_header.o  xfsbl_csu_dma.o  xfsbl_plpartit
TRACE::2021-06-11.11:46:00::SCWBDomain::ion_valid.o  xfsbl_dfu_util.o  xfsbl_misc_drivers.o  xfsbl_board.o  psu_init.o  xfsbl_misc.o  xfsbl_handoff.o  xfsbl_ddr_init.o
TRACE::2021-06-11.11:46:00::SCWBDomain::  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_bs.o  xfsbl_nand.o  xfsbl_rsa
TRACE::2021-06-11.11:46:00::SCWBDomain::_sha.o  xfsbl_qspi.o  xfsbl_translation_table.o  xfsbl_exit.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ff
TRACE::2021-06-11.11:46:00::SCWBDomain::at-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2021-06-11.11:46:00::SCWBDomain::art-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                        
TRACE::2021-06-11.11:46:00::SCWBDomain::                                                                                         -n  -Wl,--gc-sections -Lzynqmp_fsbl_bs
TRACE::2021-06-11.11:46:00::SCWBDomain::p/psu_cortexa53_0/lib -Tlscript.ld

TRACE::2021-06-11.11:46:01::SCWBDomain::Makefile:29: recipe for target 'fsbl_a53.elf' failed

ERROR::2021-06-11.11:46:01::SCWBDomain::Failed to build the  zynqmp_fsbl application.
LOG::2021-06-11.11:46:01::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-06-11.11:46:01::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-06-11.11:46:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:46:01::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-06-11.11:46:01::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:01::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:01::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:01::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:46:01::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:01::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:46:01::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:46:01::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:46:01::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:46:01::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:46:01::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:46:01::SCWBDomain::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-06-11.11:46:01::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:46:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-11.11:46:01::SCWBDomain::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-06-11.11:46:01::SCWBDomain::make: Entering directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zy
TRACE::2021-06-11.11:46:01::SCWBDomain::nqmp_pmufw_bsp'

TRACE::2021-06-11.11:46:01::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-11.11:46:01::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-11.11:46:01::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:46:01::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:46:01::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:46:01::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:46:01::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-11.11:46:01::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-11.11:46:01::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:46:01::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:46:01::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:46:01::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:46:01::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:46:01::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:46:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:46:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:01::SCWBDomain::Compiling dpdma

TRACE::2021-06-11.11:46:02::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:46:02::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:46:02::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:46:02::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:02::SCWBDomain::Compiling dppsu

TRACE::2021-06-11.11:46:02::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:46:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:02::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:02::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:02::SCWBDomain::Compiling Xilskey Library

TRACE::2021-06-11.11:46:02::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:46:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:02::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:02::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:02::SCWBDomain::Compiling XilSecure Library

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:46:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:46:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Compiling avbuf

TRACE::2021-06-11.11:46:03::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-11.11:46:03::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-06-11.11:46:03::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2021-06-11.11:46:03::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:46:03::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:46:03::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:46:03::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:46:03::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-11.11:46:03::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-06-11.11:46:03::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-11.11:46:03::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-06-11.11:46:03::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:46:03::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:46:03::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:46:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:46:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-11.11:46:03::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-06-11.11:46:03::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-11.11:46:03::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-06-11.11:46:03::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:46:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:46:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:46:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:46:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:46:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:46:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-11.11:46:03::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-06-11.11:46:03::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-11.11:46:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-06-11.11:46:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-11.11:46:03::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-06-11.11:46:03::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:46:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:46:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:46:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:46:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:46:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:46:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:46:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:46:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-11.11:46:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-06-11.11:46:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-11.11:46:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-06-11.11:46:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-11.11:46:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-06-11.11:46:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:46:03::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-11.11:46:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-06-11.11:46:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-06-11.11:46:03::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-11.11:46:03::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-11.11:46:03::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xpciepsu_g.o 
TRACE::2021-06-11.11:46:03::SCWBDomain::psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xiicps_hw.
TRACE::2021-06-11.11:46:03::SCWBDomain::o psu_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/m
TRACE::2021-06-11.11:46:03::SCWBDomain::icroblaze_invalidate_dcache_range.o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/microblaze_invalidate_icache.o psu_pmu_0/lib
TRACE::2021-06-11.11:46:03::SCWBDomain::/fcntl.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xcanps_selftes
TRACE::2021-06-11.11:46:03::SCWBDomain::t.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xcanps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_
TRACE::2021-06-11.11:46:03::SCWBDomain::0/lib/xzdma_g.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xcanps_g.o psu_
TRACE::2021-06-11.11:46:03::SCWBDomain::pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xgpio
TRACE::2021-06-11.11:46:03::SCWBDomain::ps_selftest.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps_intr.o ps
TRACE::2021-06-11.11:46:03::SCWBDomain::u_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/
TRACE::2021-06-11.11:46:03::SCWBDomain::lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/xemacps_hw.o 
TRACE::2021-06-11.11:46:03::SCWBDomain::psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xresetps_g.o psu
TRACE::2021-06-11.11:46:03::SCWBDomain::_pmu_0/lib/xxxvethernet.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xsdps_op
TRACE::2021-06-11.11:46:03::SCWBDomain::tions.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xil_testio.o p
TRACE::2021-06-11.11:46:03::SCWBDomain::su_pmu_0/lib/_exit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xpciepsu_ep.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/microblaze_disabl
TRACE::2021-06-11.11:46:03::SCWBDomain::e_exceptions.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xgpiops_
TRACE::2021-06-11.11:46:03::SCWBDomain::g.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xemacps_intr.o
TRACE::2021-06-11.11:46:03::SCWBDomain:: psu_pmu_0/lib/xcanps_hw.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xusbp
TRACE::2021-06-11.11:46:03::SCWBDomain::su_command.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xcsudma.o psu_pm
TRACE::2021-06-11.11:46:03::SCWBDomain::u_0/lib/xuartps_options.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xpciepsu.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/li
TRACE::2021-06-11.11:46:03::SCWBDomain::b/xgpiops_hw.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_enable_dcache.o p
TRACE::2021-06-11.11:46:03::SCWBDomain::su_pmu_0/lib/xxxvethernet_sinit.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/l
TRACE::2021-06-11.11:46:03::SCWBDomain::ib/xuartps.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xrtcpsu_sinit.o psu
TRACE::2021-06-11.11:46:03::SCWBDomain::_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xiicps_sin
TRACE::2021-06-11.11:46:03::SCWBDomain::it.o psu_pmu_0/lib/xxxvethernet_g.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/outbyte.o psu_pmu_0/lib/xusbpsu_
TRACE::2021-06-11.11:46:03::SCWBDomain::intr.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xpciepsu_caps.o psu_pmu_0/lib/xcanps_intr.o p
TRACE::2021-06-11.11:46:03::SCWBDomain::su_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xpciepsu_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/
TRACE::2021-06-11.11:46:03::SCWBDomain::lib/xcsudma_g.o psu_pmu_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_interrupt_
TRACE::2021-06-11.11:46:03::SCWBDomain::handler.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/microblaze_exce
TRACE::2021-06-11.11:46:03::SCWBDomain::ption_handler.o psu_pmu_0/lib/xemacps_control.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/microblaze_flus
TRACE::2021-06-11.11:46:03::SCWBDomain::h_dcache.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xvidc_edid.
TRACE::2021-06-11.11:46:03::SCWBDomain::o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xttcp
TRACE::2021-06-11.11:46:03::SCWBDomain::s_options.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu
TRACE::2021-06-11.11:46:03::SCWBDomain::_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/microblaze_e
TRACE::2021-06-11.11:46:03::SCWBDomain::nable_interrupts.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xuartps_
TRACE::2021-06-11.11:46:03::SCWBDomain::intr.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xu
TRACE::2021-06-11.11:46:03::SCWBDomain::artps_selftest.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_
TRACE::2021-06-11.11:46:03::SCWBDomain::0/lib/xsdps_sinit.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib
TRACE::2021-06-11.11:46:03::SCWBDomain::/xsdps_g.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/microblaze_flush_dcac
TRACE::2021-06-11.11:46:03::SCWBDomain::he_range.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/xii
TRACE::2021-06-11.11:46:03::SCWBDomain::cps.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xcanps.o psu_pmu_0/lib/microblaze_interrupts_g.o p
TRACE::2021-06-11.11:46:03::SCWBDomain::su_pmu_0/lib/microblaze_selftest.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xqspipsu_hw.o

TRACE::2021-06-11.11:46:03::SCWBDomain::Finished building libraries

TRACE::2021-06-11.11:46:03::SCWBDomain::make: Leaving directory '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zyn
TRACE::2021-06-11.11:46:03::SCWBDomain::qmp_pmufw_bsp'

TRACE::2021-06-11.11:46:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:46:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-06-11.11:46:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:46:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:46:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-06-11.11:46:03::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:46:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:46:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-06-11.11:46:04::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:46:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-06-11.11:46:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-06-11.11:46:04::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-06-11.11:46:04::SCWBDomain::mb-gcc -o pmufw.elf  xpfw_interrupts.o  pm_hooks.o  pm_config.o  pm_system.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_notifier.o  
TRACE::2021-06-11.11:46:04::SCWBDomain::xpfw_aib.o  xpfw_events.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  xpfw_
TRACE::2021-06-11.11:46:04::SCWBDomain::mod_dap.o  xpfw_platform.o  pm_node.o  xpfw_mod_common.o  pm_usb.o  xpfw_mod_sched.o  xpfw_crc.o  pm_master.o  xpfw_error_manag
TRACE::2021-06-11.11:46:04::SCWBDomain::er.o  xpfw_restart.o  xpfw_module.o  pm_requirement.o  pm_node_reset.o  pm_core.o  xpfw_xpu.o  pm_qspi.o  pm_binding.o  pm_mmio
TRACE::2021-06-11.11:46:04::SCWBDomain::_access.o  pm_slave.o  xpfw_mod_pm.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_rtc.o  pm_extern.o  xpfw_rom_interface.o  pm_csudma.
TRACE::2021-06-11.11:46:04::SCWBDomain::o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  pm_clock.o  xpfw_core.o  idle_hooks.o  pm_pll.o  pm_
TRACE::2021-06-11.11:46:04::SCWBDomain::periph.o  pm_gpp.o  xpfw_mod_rpu.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  -MMD -MP      -mli
TRACE::2021-06-11.11:46:04::SCWBDomain::ttle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-l
TRACE::2021-06-11.11:46:04::SCWBDomain::xil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2021-06-11.11:46:04::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2021-06-11.11:46:04::SCWBDomain::                                                         -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_
TRACE::2021-06-11.11:46:04::SCWBDomain::pmu_0/lib -Tlscript.ld

LOG::2021-06-11.11:46:05::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-06-11.11:46:05::SCWSystem::Not a boot domain 
LOG::2021-06-11.11:46:05::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-06-11.11:46:05::SCWDomain::Generating domain artifcats
TRACE::2021-06-11.11:46:05::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-11.11:46:05::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-11.11:46:05::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-06-11.11:46:05::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-11.11:46:05::SCWPlatform::Trying to open the hw design at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:05::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:05::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:05::SCWPlatform::DSA directory /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:46:05::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:46:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:46:05::SCWPlatform::Trying to set the existing hwdb with name mb_es_design_wrapper_1
TRACE::2021-06-11.11:46:05::SCWPlatform::Opened existing hwdb mb_es_design_wrapper_1
TRACE::2021-06-11.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-11.11:46:05::SCWMssOS::Checking the sw design at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-06-11.11:46:05::SCWMssOS::Sw design exists and opened at  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:46:05::SCWMssOS::Completed writing the mss file at /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-06-11.11:46:05::SCWMssOS::Mss edits present, copying mssfile into export location /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:46:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-11.11:46:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-11.11:46:05::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-06-11.11:46:05::SCWMssOS::doing bsp build ... 
TRACE::2021-06-11.11:46:05::SCWMssOS::System Command Ran  cd  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-06-11.11:46:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:46:05::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:46:05::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:46:05::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:46:05::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:46:05::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:46:05::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:46:05::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:46:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Compiling dpdma

TRACE::2021-06-11.11:46:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:46:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:46:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:05::SCWMssOS::Compiling dppsu

TRACE::2021-06-11.11:46:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:46:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:46:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:06::SCWMssOS::Compiling avbuf

TRACE::2021-06-11.11:46:07::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-06-11.11:46:07::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-06-11.11:46:07::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:46:07::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-06-11.11:46:07::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-06-11.11:46:07::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:46:07::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:46:07::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-06-11.11:46:07::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/xxvethernet_v1_5/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/xxvethernet_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-06-11.11:46:07::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-06-11.11:46:07::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-06-11.11:46:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:46:07::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:46:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_5/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:46:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-06-11.11:46:07::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_2/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:46:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-06-11.11:46:07::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-06-11.11:46:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-06-11.11:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-06-11.11:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-06-11.11:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-06-11.11:46:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-06-11.11:46:07::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-06-11.11:46:07::SCWMssOS::make --no-print-directory archive

TRACE::2021-06-11.11:46:07::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xttcps_g.o psu_cor
TRACE::2021-06-11.11:46:07::SCWMssOS::texa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/abort.o
TRACE::2021-06-11.11:46:07::SCWMssOS:: psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xre
TRACE::2021-06-11.11:46:07::SCWMssOS::setps.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/li
TRACE::2021-06-11.11:46:07::SCWMssOS::b/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xqspipsu_options.o psu_
TRACE::2021-06-11.11:46:07::SCWMssOS::cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xusbpsu_d
TRACE::2021-06-11.11:46:07::SCWMssOS::evice.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa
TRACE::2021-06-11.11:46:07::SCWMssOS::53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cor
TRACE::2021-06-11.11:46:07::SCWMssOS::texa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xclockps_fixedfact
TRACE::2021-06-11.11:46:07::SCWMssOS::or.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon_selftest.
TRACE::2021-06-11.11:46:07::SCWMssOS::o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xg
TRACE::2021-06-11.11:46:07::SCWMssOS::piops_sinit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib
TRACE::2021-06-11.11:46:07::SCWMssOS::/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa
TRACE::2021-06-11.11:46:07::SCWMssOS::53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xxxvethernet.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xsdps_
TRACE::2021-06-11.11:46:07::SCWMssOS::options.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/sle
TRACE::2021-06-11.11:46:07::SCWMssOS::ep.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xresetps_sin
TRACE::2021-06-11.11:46:07::SCWMssOS::it.o psu_cortexa53_0/lib/xpciepsu_ep.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/x
TRACE::2021-06-11.11:46:07::SCWMssOS::rtcpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/l
TRACE::2021-06-11.11:46:07::SCWMssOS::ib/xgpiops_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa5
TRACE::2021-06-11.11:46:07::SCWMssOS::3_0/lib/isatty.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xxxvethernet_g.o psu_cortexa53_0/lib/xusbpsu_event.o psu_c
TRACE::2021-06-11.11:46:07::SCWMssOS::ortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xusbpsu_si
TRACE::2021-06-11.11:46:07::SCWMssOS::nit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/
TRACE::2021-06-11.11:46:07::SCWMssOS::lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53
TRACE::2021-06-11.11:46:07::SCWMssOS::_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xpciepsu.o psu_cortexa53_0/lib/xzdma_selfte
TRACE::2021-06-11.11:46:07::SCWMssOS::st.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xxxvethernet_sinit.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:46:07::SCWMssOS::xsdps_card.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/li
TRACE::2021-06-11.11:46:07::SCWMssOS::b/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu_cor
TRACE::2021-06-11.11:46:07::SCWMssOS::texa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa
TRACE::2021-06-11.11:46:07::SCWMssOS::53_0/lib/read.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:46:07::SCWMssOS::unlink.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_corte
TRACE::2021-06-11.11:46:07::SCWMssOS::xa53_0/lib/xpciepsu_caps.o psu_cortexa53_0/lib/xcanps_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o 
TRACE::2021-06-11.11:46:07::SCWMssOS::psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xpc
TRACE::2021-06-11.11:46:07::SCWMssOS::iepsu_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa
TRACE::2021-06-11.11:46:07::SCWMssOS::53_0/lib/xpciepsu_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xusbpsu_ep0handler
TRACE::2021-06-11.11:46:07::SCWMssOS::.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/getp
TRACE::2021-06-11.11:46:07::SCWMssOS::id.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53
TRACE::2021-06-11.11:46:07::SCWMssOS::_0/lib/xipipsu.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xua
TRACE::2021-06-11.11:46:07::SCWMssOS::rtps_hw.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortex
TRACE::2021-06-11.11:46:07::SCWMssOS::a53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xvidc_edid_e
TRACE::2021-06-11.11:46:07::SCWMssOS::xt.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xz
TRACE::2021-06-11.11:46:07::SCWMssOS::dma.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/
TRACE::2021-06-11.11:46:07::SCWMssOS::xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0
TRACE::2021-06-11.11:46:07::SCWMssOS::/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cort
TRACE::2021-06-11.11:46:07::SCWMssOS::exa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon.o p
TRACE::2021-06-11.11:46:07::SCWMssOS::su_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xemacps_sini
TRACE::2021-06-11.11:46:07::SCWMssOS::t.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xresetps_g.o p
TRACE::2021-06-11.11:46:07::SCWMssOS::su_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xcoresightpsdcc.o

TRACE::2021-06-11.11:46:07::SCWMssOS::Finished building libraries

TRACE::2021-06-11.11:46:07::SCWMssOS::Copying to export directory.
TRACE::2021-06-11.11:46:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-11.11:46:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-06-11.11:46:07::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-06-11.11:46:07::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-06-11.11:46:07::SCWSystem::Completed Processing the sysconfig mb_es_design_wrapper
TRACE::2021-06-11.11:49:16::SCWPlatform::Clearing the existing platform
TRACE::2021-06-11.11:49:16::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-11.11:49:16::SCWBDomain::clearing the fsbl build
TRACE::2021-06-11.11:49:16::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-06-11.11:49:16::SCWBDomain::clearing the pmufw build
TRACE::2021-06-11.11:49:16::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-06-11.11:49:16::SCWMssOS::Removing the swdes entry for  /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-06-11.11:49:16::SCWSystem::Clearing the domains completed.
TRACE::2021-06-11.11:49:16::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-11.11:49:16::SCWPlatform::DSA given /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:49:16::SCWPlatform::DSA absoulate path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:49:16::SCWPlatform:: Platform location is /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw
TRACE::2021-06-11.11:49:16::SCWPlatform:: Platform Path /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
TRACE::2021-06-11.11:49:16::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-06-11.11:49:16::SCWPlatform::Removing the HwDB with name /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa
