# -Parametric-Sweep-of-Capacitance-in-CMOS-Ring-Oscillator.
 As part of my VLSI design study, I implemented a 5-stage CMOS ring oscillator using Cadence Virtuoso (GPDK 90nm) and analyzed how load capacitance and W/L ratios affect oscillation frequency.
