/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  reg [3:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_7z[11] & celloutsig_0_3z);
  assign celloutsig_1_16z = celloutsig_1_14z[5] | in_data[173];
  assign celloutsig_1_19z = celloutsig_1_17z | celloutsig_1_11z[4];
  assign celloutsig_0_30z = celloutsig_0_2z[9] | celloutsig_0_17z;
  assign celloutsig_1_0z = in_data[117] ^ in_data[154];
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_3z);
  assign celloutsig_1_17z = ~(in_data[124] ^ celloutsig_1_0z);
  assign celloutsig_1_14z = { celloutsig_1_11z[6:1], celloutsig_1_3z } + { celloutsig_1_6z[4:0], celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_10z = celloutsig_0_0z[5:0] + celloutsig_0_2z[5:0];
  assign celloutsig_0_12z = { celloutsig_0_7z[15:6], celloutsig_0_14z } & { celloutsig_0_5z[3], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[32:26] / { 1'h1, in_data[32:27] };
  assign celloutsig_0_4z = celloutsig_0_2z[6:3] / { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_1_4z = { celloutsig_1_1z[16:1], celloutsig_1_2z } == { celloutsig_1_1z[11:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z } == { celloutsig_1_8z[2:1], celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[50:46] == in_data[19:15];
  assign celloutsig_0_22z = celloutsig_0_12z[5:0] == celloutsig_0_12z[8:3];
  assign celloutsig_0_3z = celloutsig_0_0z[6:3] > celloutsig_0_0z[3:0];
  assign celloutsig_1_3z = in_data[98:96] > { celloutsig_1_1z[8:7], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_5z[3:1], celloutsig_0_5z } > celloutsig_0_7z[12:6];
  assign celloutsig_1_18z = { celloutsig_1_11z[6:1], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_16z } < { celloutsig_1_2z[0], celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_1_8z = { celloutsig_1_2z[0], celloutsig_1_7z, celloutsig_1_5z } % { 1'h1, celloutsig_1_5z, in_data[96] };
  assign celloutsig_1_1z = in_data[188] ? in_data[150:129] : in_data[168:147];
  assign celloutsig_1_11z = ~ { celloutsig_1_6z[2], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_7z = ~^ celloutsig_1_1z[20:17];
  assign celloutsig_1_9z = ~^ { celloutsig_1_6z[0], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_4z[3:1], celloutsig_0_9z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> celloutsig_1_1z[11:9];
  assign celloutsig_1_6z = { celloutsig_1_1z[7:4], celloutsig_1_4z, celloutsig_1_3z } >> in_data[146:141];
  assign celloutsig_0_7z = { celloutsig_0_0z[5:0], celloutsig_0_2z } >> in_data[90:74];
  assign celloutsig_1_10z = celloutsig_1_6z[5:2] >>> { in_data[141:140], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[58:48] >>> { celloutsig_0_0z[6:5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_7z[14:1] ~^ { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_22z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = celloutsig_0_2z[7:4];
  assign { out_data[128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
