Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 10 18:09:18 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minsec_clock_timing_summary_routed.rpt -pb minsec_clock_timing_summary_routed.pb -rpx minsec_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : minsec_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: U_ClkDiv1/r_tick_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CounterSec/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FNDCtrl/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.660        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.660        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.076ns (24.957%)  route 3.235ns (75.043%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          1.026     9.346    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     9.470 r  U_ClkDiv1/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.470    U_ClkDiv1/counter[3]
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y0          FDCE (Setup_fdce_C_D)        0.031    15.130    U_ClkDiv1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.076ns (24.980%)  route 3.231ns (75.020%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          1.022     9.342    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     9.466 r  U_ClkDiv1/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     9.466    U_ClkDiv1/counter[1]
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y0          FDCE (Setup_fdce_C_D)        0.029    15.128    U_ClkDiv1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.071ns (24.869%)  route 3.235ns (75.131%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          1.026     9.346    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.119     9.465 r  U_ClkDiv1/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     9.465    U_ClkDiv1/counter[4]
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y0          FDCE (Setup_fdce_C_D)        0.075    15.174    U_ClkDiv1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.070ns (24.875%)  route 3.231ns (75.125%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          1.022     9.342    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.118     9.460 r  U_ClkDiv1/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.460    U_ClkDiv1/counter[2]
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y0          FDCE (Setup_fdce_C_D)        0.075    15.174    U_ClkDiv1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.076ns (25.450%)  route 3.152ns (74.550%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          0.942     9.262    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  U_ClkDiv1/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.386    U_ClkDiv1/counter[22]
    SLICE_X59Y5          FDCE                                         r  U_ClkDiv1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.518    14.859    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y5          FDCE                                         r  U_ClkDiv1/counter_reg[22]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y5          FDCE (Setup_fdce_C_D)        0.031    15.129    U_ClkDiv1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.104ns (25.940%)  route 3.152ns (74.060%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          0.942     9.262    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.152     9.414 r  U_ClkDiv1/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.414    U_ClkDiv1/counter[24]
    SLICE_X59Y5          FDCE                                         r  U_ClkDiv1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.518    14.859    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y5          FDCE                                         r  U_ClkDiv1/counter_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y5          FDCE (Setup_fdce_C_D)        0.075    15.173    U_ClkDiv1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.076ns (25.850%)  route 3.086ns (74.150%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          0.877     9.197    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.321 r  U_ClkDiv1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.321    U_ClkDiv1/counter[6]
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y1          FDCE (Setup_fdce_C_D)        0.031    15.130    U_ClkDiv1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 1.076ns (25.875%)  route 3.082ns (74.125%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          0.873     9.193    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.317 r  U_ClkDiv1/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     9.317    U_ClkDiv1/counter[5]
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y1          FDCE (Setup_fdce_C_D)        0.029    15.128    U_ClkDiv1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.071ns (25.761%)  route 3.086ns (74.239%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          0.877     9.197    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.119     9.316 r  U_ClkDiv1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.316    U_ClkDiv1/counter[8]
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[8]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y1          FDCE (Setup_fdce_C_D)        0.075    15.174    U_ClkDiv1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 U_ClkDiv1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.070ns (25.768%)  route 3.082ns (74.232%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y4          FDCE                                         r  U_ClkDiv1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_ClkDiv1/counter_reg[18]/Q
                         net (fo=2, routed)           0.702     6.316    U_ClkDiv1/counter_reg_n_0_[18]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  U_ClkDiv1/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     6.875    U_ClkDiv1/counter[26]_i_8_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  U_ClkDiv1/counter[26]_i_7/O
                         net (fo=1, routed)           0.641     7.641    U_ClkDiv1/counter[26]_i_7_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  U_ClkDiv1/counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.196    U_ClkDiv1/counter[26]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          0.873     9.193    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.118     9.311 r  U_ClkDiv1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.311    U_ClkDiv1/counter[7]
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y1          FDCE                                         r  U_ClkDiv1/counter_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y1          FDCE (Setup_fdce_C_D)        0.075    15.174    U_ClkDiv1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_FNDCtrl/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDCtrl/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X61Y11         FDRE                                         r  U_FNDCtrl/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_FNDCtrl/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.168     1.784    U_FNDCtrl/U_ClkDiv/CLK
    SLICE_X61Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  U_FNDCtrl/U_ClkDiv/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_FNDCtrl/U_ClkDiv/r_tick_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  U_FNDCtrl/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.989    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X61Y11         FDRE                                         r  U_FNDCtrl/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.091     1.566    U_FNDCtrl/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_ClkDiv1/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.595     1.478    U_ClkDiv1/r_tick_reg_0
    SLICE_X61Y1          FDRE                                         r  U_ClkDiv1/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_ClkDiv1/r_tick_reg/Q
                         net (fo=8, routed)           0.180     1.800    U_ClkDiv1/CLK
    SLICE_X61Y1          LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  U_ClkDiv1/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    U_ClkDiv1/r_tick_i_1__0_n_0
    SLICE_X61Y1          FDRE                                         r  U_ClkDiv1/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    U_ClkDiv1/r_tick_reg_0
    SLICE_X61Y1          FDRE                                         r  U_ClkDiv1/r_tick_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.091     1.569    U_ClkDiv1/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 U_ClkDiv1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.595     1.478    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y2          FDCE                                         r  U_ClkDiv1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  U_ClkDiv1/counter_reg[0]/Q
                         net (fo=3, routed)           0.244     1.864    U_ClkDiv1/counter_reg_n_0_[0]
    SLICE_X59Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  U_ClkDiv1/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.909    U_ClkDiv1/counter[0]
    SLICE_X59Y2          FDCE                                         r  U_ClkDiv1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y2          FDCE                                         r  U_ClkDiv1/counter_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y2          FDCE (Hold_fdce_C_D)         0.092     1.570    U_ClkDiv1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 U_FNDCtrl/U_ClkDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDCtrl/U_ClkDiv/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.237ns (39.669%)  route 0.360ns (60.331%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X63Y13         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_FNDCtrl/U_ClkDiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.231     1.846    U_FNDCtrl/U_ClkDiv/counter[6]
    SLICE_X63Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  U_FNDCtrl/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.130     2.021    U_FNDCtrl/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X63Y12         LUT2 (Prop_lut2_I0_O)        0.051     2.072 r  U_FNDCtrl/U_ClkDiv/counter[4]_i_1__2/O
                         net (fo=1, routed)           0.000     2.072    U_FNDCtrl/U_ClkDiv/counter_0[4]
    SLICE_X63Y12         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.989    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X63Y12         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X63Y12         FDCE (Hold_fdce_C_D)         0.107     1.597    U_FNDCtrl/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 U_FNDCtrl/U_ClkDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDCtrl/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.057%)  route 0.360ns (60.943%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X63Y13         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_FNDCtrl/U_ClkDiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.231     1.846    U_FNDCtrl/U_ClkDiv/counter[6]
    SLICE_X63Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  U_FNDCtrl/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.130     2.021    U_FNDCtrl/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X63Y12         LUT2 (Prop_lut2_I0_O)        0.045     2.066 r  U_FNDCtrl/U_ClkDiv/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.066    U_FNDCtrl/U_ClkDiv/counter_0[2]
    SLICE_X63Y12         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.989    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X63Y12         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X63Y12         FDCE (Hold_fdce_C_D)         0.092     1.582    U_FNDCtrl/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_ClkDiv1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.595     1.478    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y2          FDCE                                         r  U_ClkDiv1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_ClkDiv1/counter_reg[11]/Q
                         net (fo=2, routed)           0.069     1.688    U_ClkDiv1/counter_reg_n_0_[11]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  U_ClkDiv1/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.961    U_ClkDiv1/counter0_carry__1_n_5
    SLICE_X59Y2          LUT2 (Prop_lut2_I1_O)        0.108     2.069 r  U_ClkDiv1/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.069    U_ClkDiv1/counter[11]
    SLICE_X59Y2          FDCE                                         r  U_ClkDiv1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y2          FDCE                                         r  U_ClkDiv1/counter_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y2          FDCE (Hold_fdce_C_D)         0.092     1.570    U_ClkDiv1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_FNDCtrl/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDCtrl/U_ClkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X63Y14         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_FNDCtrl/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.069     1.684    U_FNDCtrl/U_ClkDiv/counter[11]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  U_FNDCtrl/U_ClkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.957    U_FNDCtrl/U_ClkDiv/data0[11]
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.108     2.065 r  U_FNDCtrl/U_ClkDiv/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.065    U_FNDCtrl/U_ClkDiv/counter_0[11]
    SLICE_X63Y14         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.988    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X63Y14         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.092     1.566    U_FNDCtrl/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 U_ClkDiv1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.360ns (60.845%)  route 0.232ns (39.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.595     1.478    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_ClkDiv1/counter_reg[3]/Q
                         net (fo=2, routed)           0.070     1.690    U_ClkDiv1/counter_reg_n_0_[3]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.801 r  U_ClkDiv1/counter0_carry/O[2]
                         net (fo=1, routed)           0.161     1.962    U_ClkDiv1/counter0_carry_n_5
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.108     2.070 r  U_ClkDiv1/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.070    U_ClkDiv1/counter[3]
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y0          FDCE                                         r  U_ClkDiv1/counter_reg[3]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.092     1.570    U_ClkDiv1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 U_FNDCtrl/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDCtrl/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.187ns (37.902%)  route 0.306ns (62.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y12         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_FNDCtrl/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.148     1.764    U_FNDCtrl/U_ClkDiv/counter[0]
    SLICE_X63Y12         LUT1 (Prop_lut1_I0_O)        0.046     1.810 r  U_FNDCtrl/U_ClkDiv/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.159     1.969    U_FNDCtrl/U_ClkDiv/counter_0[0]
    SLICE_X62Y12         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.989    U_FNDCtrl/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y12         FDCE                                         r  U_FNDCtrl/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)        -0.007     1.468    U_FNDCtrl/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 U_ClkDiv1/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.670%)  route 0.417ns (64.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.477    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y5          FDCE                                         r  U_ClkDiv1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_ClkDiv1/counter_reg[25]/Q
                         net (fo=2, routed)           0.208     1.826    U_ClkDiv1/counter_reg_n_0_[25]
    SLICE_X59Y3          LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  U_ClkDiv1/counter[26]_i_2/O
                         net (fo=27, routed)          0.209     2.080    U_ClkDiv1/counter[26]_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.045     2.125 r  U_ClkDiv1/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.125    U_ClkDiv1/counter[26]
    SLICE_X59Y5          FDCE                                         r  U_ClkDiv1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    U_ClkDiv1/r_tick_reg_0
    SLICE_X59Y5          FDCE                                         r  U_ClkDiv1/counter_reg[26]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y5          FDCE (Hold_fdce_C_D)         0.107     1.584    U_ClkDiv1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y2    U_ClkDiv1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y2    U_ClkDiv1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y2    U_ClkDiv1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y5    U_ClkDiv1/counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y5    U_ClkDiv1/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y5    U_ClkDiv1/counter_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y5    U_ClkDiv1/counter_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y5    U_ClkDiv1/counter_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y0    U_ClkDiv1/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_FNDCtrl/U_ClkDiv/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   U_FNDCtrl/U_ClkDiv/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   U_FNDCtrl/U_ClkDiv/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   U_FNDCtrl/U_ClkDiv/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   U_FNDCtrl/U_ClkDiv/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   U_FNDCtrl/U_ClkDiv/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   U_FNDCtrl/U_ClkDiv/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   U_FNDCtrl/U_ClkDiv/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_FNDCtrl/U_ClkDiv/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_FNDCtrl/U_ClkDiv/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y2    U_ClkDiv1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y2    U_ClkDiv1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y2    U_ClkDiv1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    U_ClkDiv1/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    U_ClkDiv1/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    U_ClkDiv1/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    U_ClkDiv1/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    U_ClkDiv1/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y0    U_ClkDiv1/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y0    U_ClkDiv1/counter_reg[3]/C



