
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/bugrakurgn/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v
Parsing SystemVerilog input from `/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v' to AST representation.
Storing AST representation for module `$abstract\pc'.
Storing AST representation for module `$abstract\instr_mem'.
Storing AST representation for module `$abstract\alu_ext'.
Storing AST representation for module `$abstract\regfile'.
Storing AST representation for module `$abstract\hex7seg'.
Storing AST representation for module `$abstract\semi_cpu_top'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\semi_cpu_top'.
Generating RTLIL representation for module `\semi_cpu_top'.

4.1. Analyzing design hierarchy..
Top module:  \semi_cpu_top

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\hex7seg'.
Generating RTLIL representation for module `\hex7seg'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\alu_ext'.
Generating RTLIL representation for module `\alu_ext'.

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\regfile'.
Generating RTLIL representation for module `\regfile'.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\instr_mem'.
Generating RTLIL representation for module `\instr_mem'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\pc'.
Generating RTLIL representation for module `\pc'.

4.7. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc

4.8. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc
Removing unused module `$abstract\semi_cpu_top'.
Removing unused module `$abstract\hex7seg'.
Removing unused module `$abstract\regfile'.
Removing unused module `$abstract\alu_ext'.
Removing unused module `$abstract\instr_mem'.
Removing unused module `$abstract\pc'.
Removed 6 unused modules.

5. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/Fifth_Project/runs/RUN_2025.06.05_09.32.55/tmp/synthesis/hierarchy.dot'.
Dumping module semi_cpu_top to page 1.
Renaming module semi_cpu_top to semi_cpu_top.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc

7.2. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Used module:     \hex7seg
Used module:     \alu_ext
Used module:     \regfile
Used module:     \instr_mem
Used module:     \pc
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:38$131 in module instr_mem.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$50 in module regfile.
Removed 1 dead cases from process $proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:57$10 in module alu_ext.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:57$10 in module alu_ext.
Removed 1 dead cases from process $proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:96$9 in module hex7seg.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:96$9 in module hex7seg.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:20$132 in module pc.
Removed a total of 2 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 41 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\pc.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:20$132'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~4 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\instr_mem.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:38$131'.
     1/1: $1\instr[31:0]
Creating decoders for process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
Creating decoders for process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:86$57'.
Creating decoders for process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$50'.
     1/3: $1$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$56
     2/3: $1$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_DATA[31:0]$55
     3/3: $1$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_ADDR[4:0]$54
Creating decoders for process `\alu_ext.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:57$10'.
     1/1: $1\Y[31:0]
Creating decoders for process `\hex7seg.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:96$9'.
     1/1: $1\seg[6:0]
Creating decoders for process `\pc.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:20$132'.
     1/1: $0\addr[2:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\instr_mem.\instr' from process `\instr_mem.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:38$131'.
No latch inferred for signal `\regfile.\i' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$17_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$18_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$19_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$20_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$21_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$22_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$23_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$24_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$25_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$26_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$27_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$28_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$29_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$30_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$31_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$32_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$33_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$34_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$35_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$36_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$37_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$38_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$39_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$40_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$41_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$42_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$43_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$44_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$45_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$46_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$47_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$48_EN' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
No latch inferred for signal `\regfile.\RD1' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:86$57'.
No latch inferred for signal `\regfile.\RD2' from process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:86$57'.
No latch inferred for signal `\alu_ext.\Y' from process `\alu_ext.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:57$10'.
No latch inferred for signal `\hex7seg.\seg' from process `\hex7seg.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:96$9'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_ADDR' using process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$50'.
  created $dff cell `$procdff$167' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_DATA' using process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$50'.
  created $dff cell `$procdff$168' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN' using process `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$50'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\pc.\addr' using process `\pc.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:20$132'.
  created $adff cell `$procdff$170' with positive edge clock and negative level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\instr_mem.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:38$131'.
Removing empty process `instr_mem.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:38$131'.
Removing empty process `regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:0$92'.
Removing empty process `regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:86$57'.
Found and cleaned up 1 empty switch in `\regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$50'.
Removing empty process `regfile.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$50'.
Found and cleaned up 1 empty switch in `\alu_ext.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:57$10'.
Removing empty process `alu_ext.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:57$10'.
Found and cleaned up 1 empty switch in `\hex7seg.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:96$9'.
Removing empty process `hex7seg.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:96$9'.
Found and cleaned up 1 empty switch in `\pc.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:20$132'.
Removing empty process `pc.$proc$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:20$132'.
Cleaned up 5 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module semi_cpu_top...
Checking module instr_mem...
Checking module regfile...
Checking module alu_ext...
Checking module hex7seg...
Checking module pc...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~1 debug messages>
Optimizing module instr_mem.
<suppressed ~1 debug messages>
Optimizing module regfile.
Optimizing module alu_ext.
<suppressed ~1 debug messages>
Optimizing module hex7seg.
Optimizing module pc.

21. Executing FLATTEN pass (flatten design).
Deleting now unused module instr_mem.
Deleting now unused module regfile.
Deleting now unused module alu_ext.
Deleting now unused module hex7seg.
Deleting now unused module pc.
<suppressed ~5 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 4 unused cells and 95 unused wires.
<suppressed ~5 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
    New ctrl vector for $pmux cell $flatten\u_alu.$procmux$156: { $flatten\u_alu.$procmux$163_CTRL $flatten\u_alu.$procmux$160_CMP $flatten\u_alu.$procmux$159_CMP $auto$opt_reduce.cc:134:opt_pmux$175 $auto$opt_reduce.cc:134:opt_pmux$173 }
    Consolidated identical input bits for $mux cell $flatten\u_rf.$procmux$148:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53
      New ports: A=1'0, B=1'1, Y=$flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0]
      New connections: $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [31:1] = { $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] $flatten\u_rf.$0$memwr$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:85$49_EN[31:0]$53 [0] }
  Optimizing cells in module \semi_cpu_top.
Performed a total of 2 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

24.16. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_pc.$procdff$170 ($adff) from module semi_cpu_top (D = $flatten\u_pc.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:22$134_Y, Q = \u_pc.addr).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

26.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

26.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

26.16. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_hex7.$auto$mem.cc:328:emit$138 ($flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$60 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$61 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$62 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$63 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$64 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$65 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$66 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$67 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$68 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$69 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$70 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$71 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$72 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$73 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$74 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$75 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$76 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$77 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$78 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$79 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$80 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$81 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$82 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$83 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$84 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$85 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$86 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$87 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$88 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$89 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$90 (u_rf.registers).
Removed top 27 address bits (of 32) from memory init port semi_cpu_top.$flatten\u_rf.$meminit$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:83$91 (u_rf.registers).
Removed top 2 bits (of 3) from port B of cell semi_cpu_top.$ne$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:150$3 ($ne).
Removed top 2 bits (of 3) from port B of cell semi_cpu_top.$flatten\u_pc.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:22$134 ($add).
Removed top 2 bits (of 3) from port B of cell semi_cpu_top.$flatten\u_imem.$procmux$145_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell semi_cpu_top.$flatten\u_imem.$procmux$144_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell semi_cpu_top.$flatten\u_imem.$procmux$143_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell semi_cpu_top.$flatten\u_alu.$procmux$163_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell semi_cpu_top.$flatten\u_alu.$procmux$162_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell semi_cpu_top.$flatten\u_alu.$procmux$161_CMP0 ($eq).

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module semi_cpu_top:
  creating $macc model for $flatten\u_alu.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:60$11 ($add).
  creating $macc model for $flatten\u_alu.$sub$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:61$12 ($sub).
  creating $macc model for $flatten\u_pc.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:22$134 ($add).
  creating $alu model for $macc $flatten\u_pc.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:22$134.
  creating $alu model for $macc $flatten\u_alu.$sub$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:61$12.
  creating $alu model for $macc $flatten\u_alu.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:60$11.
  creating $alu cell for $flatten\u_alu.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:60$11: $auto$alumacc.cc:485:replace_alu$177
  creating $alu cell for $flatten\u_alu.$sub$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:61$12: $auto$alumacc.cc:485:replace_alu$180
  creating $alu cell for $flatten\u_pc.$add$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:22$134: $auto$alumacc.cc:485:replace_alu$183
  created 3 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module semi_cpu_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:88$59 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$175 $auto$opt_reduce.cc:134:opt_pmux$173 $flatten\u_alu.$procmux$160_CMP $flatten\u_alu.$procmux$159_CMP $logic_or$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$7_Y }.
    Found 1 candidates: $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:87$58
    Analyzing resource sharing with $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:87$58 ($memrd):
      Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$175 $auto$opt_reduce.cc:134:opt_pmux$173 $flatten\u_alu.$procmux$160_CMP $flatten\u_alu.$procmux$159_CMP }.
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:88$59: { $auto$opt_reduce.cc:134:opt_pmux$173 $logic_or$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$7_Y } = 2'10
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:88$59: { $auto$opt_reduce.cc:134:opt_pmux$175 $logic_or$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$7_Y } = 2'10
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:88$59: { $flatten\u_alu.$procmux$159_CMP $logic_or$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$7_Y } = 2'10
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:88$59: { $flatten\u_alu.$procmux$160_CMP $logic_or$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$7_Y } = 2'10
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:87$58: $auto$opt_reduce.cc:134:opt_pmux$175 = 1'1
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:87$58: $flatten\u_alu.$procmux$160_CMP = 1'1
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:87$58: $flatten\u_alu.$procmux$159_CMP = 1'1
      Activation pattern for cell $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:87$58: $auto$opt_reduce.cc:134:opt_pmux$173 = 1'1
      Size of SAT problem: 0 cells, 353 variables, 972 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$175 $auto$opt_reduce.cc:134:opt_pmux$173 $flatten\u_alu.$procmux$160_CMP $flatten\u_alu.$procmux$159_CMP $logic_or$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$7_Y } = 5'00100
  Analyzing resource sharing options for $flatten\u_rf.$memrd$\registers$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:87$58 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$175 $auto$opt_reduce.cc:134:opt_pmux$173 $flatten\u_alu.$procmux$160_CMP $flatten\u_alu.$procmux$159_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_alu.$shr$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:63$14 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\u_alu.$procmux$159_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_alu.$shl$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:62$13 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\u_alu.$procmux$160_CMP.
    No candidates found.

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

32.9. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing semi_cpu_top.u_rf.registers write port 0.

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136'[0] in module `\semi_cpu_top': no output FF found.
Checking read port `\u_rf.registers'[0] in module `\semi_cpu_top': no output FF found.
Checking read port `\u_rf.registers'[1] in module `\semi_cpu_top': no output FF found.
Checking read port address `$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136'[0] in module `\semi_cpu_top': no address FF found.
Checking read port address `\u_rf.registers'[0] in module `\semi_cpu_top': no address FF found.
Checking read port address `\u_rf.registers'[1] in module `\semi_cpu_top': no address FF found.

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory semi_cpu_top.u_rf.registers by address:

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~4 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

35.5. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136 in module \semi_cpu_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \u_rf.registers in module \semi_cpu_top:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~10 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][6]$231:
      Old ports: A=7'1000110, B=7'0100001, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211 [1:0]
      New connections: $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211 [6:2] = { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211 [1:0] 2'00 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][5]$228:
      Old ports: A=7'0001000, B=7'0000011, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209 [0] }
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209 [6:4] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209 [2:1] } = { 4'0000 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][4]$225:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$a$208
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$a$208 [4]
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$a$208 [6:5] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$a$208 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][3]$222:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [1] }
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [6:4] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [2] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [0] } = { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][2]$219:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$a$205
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$a$205 [1:0]
      New connections: $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$a$205 [6:2] = { 3'001 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$a$205 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][1]$216:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203 [4] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203 [2] }
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203 [6:5] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][0]$213:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [0]
      New connections: $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [6:1] = { 1'1 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [0] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [0] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][3][7]$234:
      Old ports: A=7'0000110, B=7'0001110, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$b$212
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$b$212 [3]
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$b$212 [6:4] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$b$212 [2:0] } = 6'000110
    Consolidated identical input bits for $pmux cell $flatten\u_imem.$procmux$140:
      Old ports: A=0, B=192'110010100000001010000000000000001100111100000011110000000000000001011001010100111100000000000000111101001100100101000000000000001100010100000000100000000000000010011110110010010100000000000000, Y=\u_imem.instr
      New ports: A=13'0000000000000, B=78'110101000011011011110001110101001110111111010010100111001010000101001110101001, Y={ \u_imem.instr [31:29] \u_imem.instr [27:24] \u_imem.instr [22] \u_imem.instr [20:19] \u_imem.instr [17] \u_imem.instr [15:14] }
      New connections: { \u_imem.instr [28] \u_imem.instr [23] \u_imem.instr [21] \u_imem.instr [18] \u_imem.instr [16] \u_imem.instr [13:0] } = { \u_imem.instr [22] \u_imem.instr [19] 2'00 \u_imem.instr [14] 14'00000000000000 }
  Optimizing cells in module \semi_cpu_top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$210:
      Old ports: A=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211, B=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$b$212, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200
      New ports: A={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211 [1] 1'0 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$a$211 [1:0] }, B={ 1'0 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][3]$b$212 [3] 2'10 }, Y={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200 [6] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200 [1:0] }
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200 [5:4] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200 [2] } = { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200 [0] 1'0 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$b$200 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$207:
      Old ports: A=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$a$208, B=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$a$199
      New ports: A={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$a$208 [4] 2'00 }, B={ 1'0 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][2]$b$209 [0] }, Y={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$a$199 [4:3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$a$199 [0] }
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$a$199 [6:5] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$a$199 [2:1] } = { 3'000 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][1]$a$199 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$204:
      Old ports: A=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$a$205, B=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$b$197
      New ports: A={ 2'01 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$a$205 [0] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$a$205 [1:0] }, B={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][1]$b$206 [1] 1'0 }, Y={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$b$197 [5:3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$b$197 [1:0] }
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$b$197 [6] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$b$197 [2] } = { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$b$197 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$201:
      Old ports: A=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202, B=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203, Y=$memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$a$196
      New ports: A={ 1'1 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [0] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [0] 1'0 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$a$202 [0] }, B={ 2'01 $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203 [4] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][2][0]$b$203 [2] 1'0 }, Y={ $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$a$196 [6:4] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$a$196 [2] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$a$196 [0] }
      New connections: { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$a$196 [3] $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$a$196 [1] } = { $memory$flatten\u_hex7.$auto$proc_rom.cc:150:do_switch$136$rdmux[0][1][0]$a$196 [0] 1'0 }
  Optimizing cells in module \semi_cpu_top.
Performed a total of 13 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

37.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_alu.$procmux$156 in front of them:
        $auto$alumacc.cc:485:replace_alu$180
        $auto$alumacc.cc:485:replace_alu$177

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 0 unused cells and 128 unused wires.
<suppressed ~1 debug messages>

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~7 debug messages>

37.10. Rerunning OPT passes. (Maybe there is more to do..)

37.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][1][1]$307.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][1][1]$307.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][2][2]$316.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][2][2]$316.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][2][3]$319.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][2][3]$319.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][3][4]$334.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][3][4]$334.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][3][5]$337.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][3][5]$337.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][3][6]$340.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][3][6]$340.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][3][7]$343.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][3][7]$343.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][0]$346.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][10]$376.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][10]$376.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][11]$379.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][11]$379.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][12]$382.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][12]$382.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][13]$385.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][13]$385.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][14]$388.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][14]$388.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][15]$391.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][15]$391.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][1]$349.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][2]$352.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][3]$355.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][4]$358.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][5]$361.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][6]$364.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][7]$367.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][8]$370.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][8]$370.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[0][4][9]$373.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[0][4][9]$373.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][3][1]$418.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][3][1]$418.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][3][3]$424.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][3][3]$424.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][3][5]$430.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][3][5]$430.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][3][7]$436.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][3][7]$436.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][0]$439.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][10]$469.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][10]$469.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][11]$472.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][11]$472.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][12]$475.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][13]$478.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][14]$481.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][14]$481.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][15]$484.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][15]$484.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][1]$442.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][2]$445.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][2]$445.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][3]$448.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][3]$448.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][4]$451.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][5]$454.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][6]$457.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][6]$457.
    dead port 1/2 on $mux $memory\u_rf.registers$rdmux[1][4][7]$460.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][7]$460.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][8]$463.
    dead port 2/2 on $mux $memory\u_rf.registers$rdmux[1][4][9]$466.
Removed 70 multiplexer ports.
<suppressed ~40 debug messages>

37.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
    New ctrl vector for $pmux cell $flatten\u_alu.$procmux$156: { $flatten\u_alu.$procmux$160_CMP $flatten\u_alu.$procmux$159_CMP $auto$opt_reduce.cc:134:opt_pmux$739 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$738: { $flatten\u_alu.$procmux$162_CMP $flatten\u_alu.$procmux$161_CMP $eq$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$6_Y $eq$/openlane/designs/Fifth_Project/src/cse224_lab5_20210702025.v:159$5_Y }
  Optimizing cells in module \semi_cpu_top.
Performed a total of 2 changes.

37.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

37.14. Executing OPT_SHARE pass.

37.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_rf.registers[9]$255 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[9]).
Adding EN signal on $memory\u_rf.registers[8]$253 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[8]).
Adding EN signal on $memory\u_rf.registers[7]$251 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[7]).
Adding EN signal on $memory\u_rf.registers[6]$249 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[6]).
Adding EN signal on $memory\u_rf.registers[5]$247 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[5]).
Adding EN signal on $memory\u_rf.registers[4]$245 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[4]).
Adding EN signal on $memory\u_rf.registers[3]$243 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[3]).
Adding EN signal on $memory\u_rf.registers[31]$299 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[31]).
Adding EN signal on $memory\u_rf.registers[30]$297 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[30]).
Adding EN signal on $memory\u_rf.registers[2]$241 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[2]).
Adding EN signal on $memory\u_rf.registers[29]$295 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[29]).
Adding EN signal on $memory\u_rf.registers[28]$293 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[28]).
Adding EN signal on $memory\u_rf.registers[27]$291 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[27]).
Adding EN signal on $memory\u_rf.registers[26]$289 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[26]).
Adding EN signal on $memory\u_rf.registers[25]$287 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[25]).
Adding EN signal on $memory\u_rf.registers[24]$285 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[24]).
Adding EN signal on $memory\u_rf.registers[23]$283 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[23]).
Adding EN signal on $memory\u_rf.registers[22]$281 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[22]).
Adding EN signal on $memory\u_rf.registers[21]$279 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[21]).
Adding EN signal on $memory\u_rf.registers[20]$277 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[20]).
Adding EN signal on $memory\u_rf.registers[1]$239 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[1]).
Adding EN signal on $memory\u_rf.registers[19]$275 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[19]).
Adding EN signal on $memory\u_rf.registers[18]$273 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[18]).
Adding EN signal on $memory\u_rf.registers[17]$271 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[17]).
Adding EN signal on $memory\u_rf.registers[16]$269 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[16]).
Adding EN signal on $memory\u_rf.registers[15]$267 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[15]).
Adding EN signal on $memory\u_rf.registers[14]$265 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[14]).
Adding EN signal on $memory\u_rf.registers[13]$263 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[13]).
Adding EN signal on $memory\u_rf.registers[12]$261 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[12]).
Adding EN signal on $memory\u_rf.registers[11]$259 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[11]).
Adding EN signal on $memory\u_rf.registers[10]$257 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[10]).
Adding EN signal on $memory\u_rf.registers[0]$237 ($dff) from module semi_cpu_top (D = \u_rf.WD3, Q = \u_rf.registers[0]).

37.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 95 unused cells and 144 unused wires.
<suppressed ~116 debug messages>

37.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

37.18. Rerunning OPT passes. (Maybe there is more to do..)

37.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

37.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

37.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

37.22. Executing OPT_SHARE pass.

37.23. Executing OPT_DFF pass (perform DFF optimizations).

37.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

37.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

37.26. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$58130708b3202f947c6fe366a4b18c6b8281626a\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1645 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~388 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 21 unused cells and 429 unused wires.
<suppressed ~22 debug messages>

39.5. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\semi_cpu_top' to `<abc-temp-dir>/input.blif'..
Extracted 1549 gates and 1938 wires to a netlist network with 387 inputs and 54 outputs.

40.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:               NOR cells:       60
ABC RESULTS:               MUX cells:      761
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOT cells:      325
ABC RESULTS:             ORNOT cells:       26
ABC RESULTS:                OR cells:      186
ABC RESULTS:            ANDNOT cells:      295
ABC RESULTS:              NAND cells:       21
ABC RESULTS:               XOR cells:       70
ABC RESULTS:        internal signals:     1497
ABC RESULTS:           input signals:      387
ABC RESULTS:          output signals:       54
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.
<suppressed ~197 debug messages>

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 3 unused cells and 714 unused wires.
<suppressed ~5 debug messages>

41.5. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \semi_cpu_top

42.2. Analyzing design hierarchy..
Top module:  \semi_cpu_top
Removed 0 unused modules.

43. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               1780
   Number of wire bits:           2639
   Number of public wires:          47
   Number of public wire bits:     902
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2160
     $_ANDNOT_                     294
     $_AND_                          8
     $_DFFE_PN0P_                    3
     $_DFFE_PP_                    384
     $_MUX_                        761
     $_NAND_                        21
     $_NOR_                         60
     $_NOT_                        322
     $_ORNOT_                       26
     $_OR_                         186
     $_XNOR_                        25
     $_XOR_                         70

44. Executing CHECK pass (checking for obvious problems).
Checking module semi_cpu_top...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/Fifth_Project/runs/RUN_2025.06.05_09.32.55/tmp/synthesis/post_techmap.dot'.
Dumping module semi_cpu_top to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \semi_cpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \semi_cpu_top.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\semi_cpu_top'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module semi_cpu_top.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~29 debug messages>

49. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               1751
   Number of wire bits:           2166
   Number of public wires:          18
   Number of public wire bits:     429
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2160
     $_ANDNOT_                     294
     $_AND_                          8
     $_DFFE_PN0P_                    3
     $_DFFE_PP_                    384
     $_MUX_                        761
     $_NAND_                        21
     $_NOR_                         60
     $_NOT_                        322
     $_ORNOT_                       26
     $_OR_                         186
     $_XNOR_                        25
     $_XOR_                         70

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/bugrakurgn/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\semi_cpu_top':
  mapped 3 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 384 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

55. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               2138
   Number of wire bits:           2553
   Number of public wires:          18
   Number of public wire bits:     429
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2547
     $_ANDNOT_                     294
     $_AND_                          8
     $_MUX_                       1148
     $_NAND_                        21
     $_NOR_                         60
     $_NOT_                        322
     $_ORNOT_                       26
     $_OR_                         186
     $_XNOR_                        25
     $_XOR_                         70
     sky130_fd_sc_hd__dfrtp_2        3
     sky130_fd_sc_hd__dfxtp_2      384

[INFO]: USING STRATEGY AREA 0

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\semi_cpu_top' to `/tmp/yosys-abc-x18IkD/input.blif'..
Extracted 2160 gates and 2548 wires to a netlist network with 388 inputs and 426 outputs.

56.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-x18IkD/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-x18IkD/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-x18IkD/input.blif 
ABC: + read_lib -w /openlane/designs/Fifth_Project/runs/RUN_2025.06.05_09.32.55/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/Fifth_Project/runs/RUN_2025.06.05_09.32.55/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    9.54 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/Fifth_Project/runs/RUN_2025.06.05_09.32.55/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/Fifth_Project/runs/RUN_2025.06.05_09.32.55/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000 
ABC: Current delay (6886.15 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   1514 ( 47.0 %)   Cap = 11.7 ff ( 11.7 %)   Area =    10632.70 ( 52.9 %)   Delay =  7531.10 ps  (  2.4 %)               
ABC: Path  0 --       5 : 0    4 pi                       A =   0.00  Df =  24.4  -13.9 ps  S =  39.5 ps  Cin =  0.0 ff  Cout =   7.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     817 : 2    3 sky130_fd_sc_hd__or2b_2  A =   8.76  Df = 320.3 -156.4 ps  S =  61.6 ps  Cin =  1.6 ff  Cout =   6.2 ff  Cmax = 312.2 ff  G =  376  
ABC: Path  2 --     818 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 524.1  -53.6 ps  S = 373.3 ps  Cin =  2.1 ff  Cout =  31.4 ff  Cmax = 130.0 ff  G = 1415  
ABC: Path  3 --     975 : 4    1 sky130_fd_sc_hd__a31o_2  A =   8.76  Df = 806.6 -132.0 ps  S =  40.2 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 271.9 ff  G =  102  
ABC: Path  4 --     977 : 3    3 sky130_fd_sc_hd__o21a_2  A =   8.76  Df =1005.0 -114.4 ps  S =  56.9 ps  Cin =  2.4 ff  Cout =   7.9 ff  Cmax = 294.8 ff  G =  314  
ABC: Path  5 --    1042 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =1611.9 -598.1 ps  S =  90.1 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 265.5 ff  G =   91  
ABC: Path  6 --    1043 : 4    5 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2232.4 -732.0 ps  S = 148.8 ps  Cin =  1.5 ff  Cout =  16.2 ff  Cmax = 310.4 ff  G = 1029  
ABC: Path  7 --    1215 : 4    5 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =2964.6-1219.1 ps  S = 126.9 ps  Cin =  1.5 ff  Cout =   9.8 ff  Cmax = 265.5 ff  G =  629  
ABC: Path  8 --    1338 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =3700.6-1580.5 ps  S = 137.1 ps  Cin =  1.5 ff  Cout =  12.3 ff  Cmax = 310.4 ff  G =  783  
ABC: Path  9 --    1429 : 4    5 sky130_fd_sc_hd__or4_2   A =   8.76  Df =4452.9-2173.3 ps  S = 145.5 ps  Cin =  1.5 ff  Cout =  14.9 ff  Cmax = 310.4 ff  G =  948  
ABC: Path 10 --    1468 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =4997.3-2568.4 ps  S = 106.0 ps  Cin =  1.5 ff  Cout =  11.6 ff  Cmax = 310.4 ff  G =  733  
ABC: Path 11 --    1485 : 3    1 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =5195.7-2659.2 ps  S =  31.2 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 309.5 ff  G =   63  
ABC: Path 12 --    1487 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5511.1 -173.9 ps  S =  77.4 ps  Cin =  1.5 ff  Cout =  10.9 ff  Cmax = 299.4 ff  G =  722  
ABC: Path 13 --    1499 : 3    1 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =6037.5 -300.8 ps  S =  32.3 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 309.5 ff  G =  101  
ABC: Path 14 --    1500 : 3    3 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =6253.0 -227.2 ps  S =  94.3 ps  Cin =  2.4 ff  Cout =  16.4 ff  Cmax = 309.5 ff  G =  670  
ABC: Path 15 --    1511 : 2    1 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =6419.2 -242.8 ps  S =  88.3 ps  Cin =  8.6 ff  Cout =   2.5 ff  Cmax = 130.0 ff  G =   27  
ABC: Path 16 --    1516 : 5    1 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =6735.0 -420.8 ps  S =  49.6 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 299.4 ff  G =   90  
ABC: Path 17 --    1517 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df =6984.2 -290.8 ps  S = 482.1 ps  Cin =  2.1 ff  Cout =  40.9 ff  Cmax = 130.0 ff  G = 1930  
ABC: Path 18 --    1793 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =7312.2 -379.8 ps  S =  46.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 19 --    1794 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =7531.1 -274.6 ps  S = 396.9 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi4 (\u_imem.addr [1]).  End-point = po165 ($auto$rtlil.cc:2684:MuxGate$6311).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  388/  426  lat =    0  nd =  1514  edge =   3088  area =10630.88  delay =23.00  lev = 23
ABC: + write_blif /tmp/yosys-abc-x18IkD/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      291
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      700
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       16
ABC RESULTS:        internal signals:     1734
ABC RESULTS:           input signals:      388
ABC RESULTS:          output signals:      426
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \semi_cpu_top..
Removed 672 unused cells and 2999 unused wires.
<suppressed ~673 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).

62. Executing CHECK pass (checking for obvious problems).
Checking module semi_cpu_top...
Found and reported 0 problems.

63. Printing statistics.

=== semi_cpu_top ===

   Number of wires:               1419
   Number of wire bits:           1456
   Number of public wires:         392
   Number of public wire bits:     429
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1229
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2       11
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       5
     sky130_fd_sc_hd__a21o_2        31
     sky130_fd_sc_hd__a21oi_2       22
     sky130_fd_sc_hd__a221o_2        4
     sky130_fd_sc_hd__a22o_2        17
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       6
     sky130_fd_sc_hd__a31o_2        16
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         9
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2        28
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2        11
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__buf_1        252
     sky130_fd_sc_hd__dfrtp_2        3
     sky130_fd_sc_hd__dfxtp_2      160
     sky130_fd_sc_hd__inv_2         12
     sky130_fd_sc_hd__mux2_2       291
     sky130_fd_sc_hd__nand2_2       28
     sky130_fd_sc_hd__nand3_2        6
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        4
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        41
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2         4
     sky130_fd_sc_hd__o211a_2       21
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2        37
     sky130_fd_sc_hd__o21ai_2       27
     sky130_fd_sc_hd__o21ba_2        4
     sky130_fd_sc_hd__o221a_2        4
     sky130_fd_sc_hd__o22a_2         7
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2        14
     sky130_fd_sc_hd__o31ai_2        6
     sky130_fd_sc_hd__or2_2         45
     sky130_fd_sc_hd__or2b_2         8
     sky130_fd_sc_hd__or3_2         12
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4_2          7
     sky130_fd_sc_hd__or4b_2         3
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       20
     sky130_fd_sc_hd__xor2_2        16

   Chip area for module '\semi_cpu_top': 12433.174400

64. Executing Verilog backend.
Dumping module `\semi_cpu_top'.

65. Executing JSON backend.

End of script. Logfile hash: 901424db45, CPU: user 1.21s system 0.03s, MEM: 42.71 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 68% 2x abc (2 sec), 5% 27x opt_expr (0 sec), ...
