Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 17 14:35:25 2021
| Host         : dabby running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.457        0.000                      0                   26        0.247        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.457        0.000                      0                   26        0.247        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 13.645 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.359    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  inst_on_sw_led_blink/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.473    inst_on_sw_led_blink/cnt_reg[20]_i_1_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.696 r  inst_on_sw_led_blink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.696    inst_on_sw_led_blink/cnt_reg[24]_i_1_n_7
    SLICE_X113Y111       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.857    13.645    inst_on_sw_led_blink/i_clk
    SLICE_X113Y111       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[24]/C
                         clock pessimism              0.481    14.127    
                         clock uncertainty           -0.035    14.091    
    SLICE_X113Y111       FDRE (Setup_fdre_C_D)        0.062    14.153    inst_on_sw_led_blink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.359    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.693 r  inst_on_sw_led_blink/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.693    inst_on_sw_led_blink/cnt_reg[20]_i_1_n_6
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[21]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y110       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.359    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.672 r  inst_on_sw_led_blink/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.672    inst_on_sw_led_blink/cnt_reg[20]_i_1_n_4
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[23]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y110       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.359    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.598 r  inst_on_sw_led_blink/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.598    inst_on_sw_led_blink/cnt_reg[20]_i_1_n_5
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[22]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y110       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.359    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.582 r  inst_on_sw_led_blink/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.582    inst_on_sw_led_blink/cnt_reg[20]_i_1_n_7
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[20]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y110       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.579 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.579    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_6
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[17]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y109       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.558 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.558    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_4
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[19]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y109       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.711ns (73.458%)  route 0.618ns (26.542%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.484 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.484    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_5
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[18]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y109       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.695ns (73.275%)  route 0.618ns (26.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.245    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.468 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.468    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_7
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.858    13.646    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[16]/C
                         clock pessimism              0.481    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X113Y109       FDRE (Setup_fdre_C_D)        0.062    14.154    inst_on_sw_led_blink/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 inst_on_sw_led_blink/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.155    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  inst_on_sw_led_blink/cnt_reg[1]/Q
                         net (fo=1, routed)           0.618     7.229    inst_on_sw_led_blink/cnt_reg_n_0_[1]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.903 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.903    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.465 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.465    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_6
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.859    13.647    inst_on_sw_led_blink/i_clk
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[13]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.062    14.155    inst_on_sw_led_blink/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/o_led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.620%)  route 0.182ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.716     1.826    inst_on_sw_led_blink/i_clk
    SLICE_X113Y111       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141     1.967 r  inst_on_sw_led_blink/cnt_reg[24]/Q
                         net (fo=2, routed)           0.182     2.150    inst_on_sw_led_blink/p_1_in
    SLICE_X112Y108       FDRE                                         r  inst_on_sw_led_blink/o_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.993     2.360    inst_on_sw_led_blink/i_clk
    SLICE_X112Y108       FDRE                                         r  inst_on_sw_led_blink/o_led_reg/C
                         clock pessimism             -0.516     1.843    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.059     1.902    inst_on_sw_led_blink/o_led_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.827    inst_on_sw_led_blink/i_clk
    SLICE_X113Y107       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  inst_on_sw_led_blink/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     2.077    inst_on_sw_led_blink/cnt_reg_n_0_[11]
    SLICE_X113Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.185 r  inst_on_sw_led_blink/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.185    inst_on_sw_led_blink/cnt_reg[8]_i_1_n_4
    SLICE_X113Y107       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.993     2.360    inst_on_sw_led_blink/i_clk
    SLICE_X113Y107       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[11]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.105     1.932    inst_on_sw_led_blink/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.827    inst_on_sw_led_blink/i_clk
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  inst_on_sw_led_blink/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     2.077    inst_on_sw_led_blink/cnt_reg_n_0_[15]
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.185 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.185    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_4
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.993     2.360    inst_on_sw_led_blink/i_clk
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[15]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.105     1.932    inst_on_sw_led_blink/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.827    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  inst_on_sw_led_blink/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     2.077    inst_on_sw_led_blink/cnt_reg_n_0_[19]
    SLICE_X113Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.185 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.185    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_4
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.993     2.360    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[19]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.105     1.932    inst_on_sw_led_blink/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.716     1.826    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.967 r  inst_on_sw_led_blink/cnt_reg[23]/Q
                         net (fo=1, routed)           0.108     2.076    inst_on_sw_led_blink/cnt_reg_n_0_[23]
    SLICE_X113Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.184 r  inst_on_sw_led_blink/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.184    inst_on_sw_led_blink/cnt_reg[20]_i_1_n_4
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.992     2.359    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[23]/C
                         clock pessimism             -0.532     1.826    
    SLICE_X113Y110       FDRE (Hold_fdre_C_D)         0.105     1.931    inst_on_sw_led_blink/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.828    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  inst_on_sw_led_blink/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     2.078    inst_on_sw_led_blink/cnt_reg_n_0_[3]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.186 r  inst_on_sw_led_blink/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.186    inst_on_sw_led_blink/cnt_reg[0]_i_1_n_4
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.361    inst_on_sw_led_blink/i_clk
    SLICE_X113Y105       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[3]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.105     1.933    inst_on_sw_led_blink/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.828    inst_on_sw_led_blink/i_clk
    SLICE_X113Y106       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  inst_on_sw_led_blink/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     2.078    inst_on_sw_led_blink/cnt_reg_n_0_[7]
    SLICE_X113Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.186 r  inst_on_sw_led_blink/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.186    inst_on_sw_led_blink/cnt_reg[4]_i_1_n_4
    SLICE_X113Y106       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.361    inst_on_sw_led_blink/i_clk
    SLICE_X113Y106       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[7]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.105     1.933    inst_on_sw_led_blink/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.827    inst_on_sw_led_blink/i_clk
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  inst_on_sw_led_blink/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     2.074    inst_on_sw_led_blink/cnt_reg_n_0_[12]
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.189 r  inst_on_sw_led_blink/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    inst_on_sw_led_blink/cnt_reg[12]_i_1_n_7
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.993     2.360    inst_on_sw_led_blink/i_clk
    SLICE_X113Y108       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[12]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.105     1.932    inst_on_sw_led_blink/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.827    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  inst_on_sw_led_blink/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     2.074    inst_on_sw_led_blink/cnt_reg_n_0_[16]
    SLICE_X113Y109       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.189 r  inst_on_sw_led_blink/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    inst_on_sw_led_blink/cnt_reg[16]_i_1_n_7
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.993     2.360    inst_on_sw_led_blink/i_clk
    SLICE_X113Y109       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[16]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.105     1.932    inst_on_sw_led_blink/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_on_sw_led_blink/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_on_sw_led_blink/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.716     1.826    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.967 r  inst_on_sw_led_blink/cnt_reg[20]/Q
                         net (fo=1, routed)           0.105     2.073    inst_on_sw_led_blink/cnt_reg_n_0_[20]
    SLICE_X113Y110       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.188 r  inst_on_sw_led_blink/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.188    inst_on_sw_led_blink/cnt_reg[20]_i_1_n_7
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.992     2.359    inst_on_sw_led_blink/i_clk
    SLICE_X113Y110       FDRE                                         r  inst_on_sw_led_blink/cnt_reg[20]/C
                         clock pessimism             -0.532     1.826    
    SLICE_X113Y110       FDRE (Hold_fdre_C_D)         0.105     1.931    inst_on_sw_led_blink/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y105  inst_on_sw_led_blink/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  inst_on_sw_led_blink/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  inst_on_sw_led_blink/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  inst_on_sw_led_blink/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  inst_on_sw_led_blink/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  inst_on_sw_led_blink/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  inst_on_sw_led_blink/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  inst_on_sw_led_blink/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  inst_on_sw_led_blink/cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  inst_on_sw_led_blink/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  inst_on_sw_led_blink/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  inst_on_sw_led_blink/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  inst_on_sw_led_blink/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  inst_on_sw_led_blink/cnt_reg[18]/C



